
Pong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000084c  08005b7c  08005b7c  00006b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063c8  080063c8  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080063c8  080063c8  000073c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063d0  080063d0  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063d0  080063d0  000073d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080063d4  080063d4  000073d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080063d8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006b8  20000068  08006440  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000720  08006440  00008720  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010055  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000273c  00000000  00000000  000180ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  0001a830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8c  00000000  00000000  0001b5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000273b9  00000000  00000000  0001c07c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001283c  00000000  00000000  00043435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ebded  00000000  00000000  00055c71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00141a5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c94  00000000  00000000  00141aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00145738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005b64 	.word	0x08005b64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08005b64 	.word	0x08005b64

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f001 fb66 	bl	8001c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f80f 	bl	80005c6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f000 f90e 	bl	80007c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ac:	f000 f8dc 	bl	8000768 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80005b0:	f000 f85a 	bl	8000668 <MX_I2C1_Init>
  MX_I2C2_Init();
 80005b4:	f000 f898 	bl	80006e8 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 80005b8:	f001 f8b8 	bl	800172c <ssd1306_Init>
  pong_setup();
 80005bc:	f000 fd16 	bl	8000fec <pong_setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    pong_loop();
 80005c0:	f000 fb9e 	bl	8000d00 <pong_loop>
 80005c4:	e7fc      	b.n	80005c0 <main+0x24>

080005c6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c6:	b580      	push	{r7, lr}
 80005c8:	b096      	sub	sp, #88	@ 0x58
 80005ca:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005cc:	f107 0314 	add.w	r3, r7, #20
 80005d0:	2244      	movs	r2, #68	@ 0x44
 80005d2:	2100      	movs	r1, #0
 80005d4:	4618      	mov	r0, r3
 80005d6:	f004 fe47 	bl	8005268 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005da:	463b      	mov	r3, r7
 80005dc:	2200      	movs	r2, #0
 80005de:	601a      	str	r2, [r3, #0]
 80005e0:	605a      	str	r2, [r3, #4]
 80005e2:	609a      	str	r2, [r3, #8]
 80005e4:	60da      	str	r2, [r3, #12]
 80005e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005e8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005ec:	f002 fde6 	bl	80031bc <HAL_PWREx_ControlVoltageScaling>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005f6:	f000 f93d 	bl	8000874 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005fa:	2302      	movs	r3, #2
 80005fc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000604:	2310      	movs	r3, #16
 8000606:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000608:	2302      	movs	r3, #2
 800060a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800060c:	2302      	movs	r3, #2
 800060e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000610:	2301      	movs	r3, #1
 8000612:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000614:	230a      	movs	r3, #10
 8000616:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000618:	2307      	movs	r3, #7
 800061a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800061c:	2302      	movs	r3, #2
 800061e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000620:	2302      	movs	r3, #2
 8000622:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000624:	f107 0314 	add.w	r3, r7, #20
 8000628:	4618      	mov	r0, r3
 800062a:	f002 fe1d 	bl	8003268 <HAL_RCC_OscConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000634:	f000 f91e 	bl	8000874 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000638:	230f      	movs	r3, #15
 800063a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063c:	2303      	movs	r3, #3
 800063e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000644:	2300      	movs	r3, #0
 8000646:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000648:	2300      	movs	r3, #0
 800064a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800064c:	463b      	mov	r3, r7
 800064e:	2104      	movs	r1, #4
 8000650:	4618      	mov	r0, r3
 8000652:	f003 f9e5 	bl	8003a20 <HAL_RCC_ClockConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800065c:	f000 f90a 	bl	8000874 <Error_Handler>
  }
}
 8000660:	bf00      	nop
 8000662:	3758      	adds	r7, #88	@ 0x58
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800066c:	4b1b      	ldr	r3, [pc, #108]	@ (80006dc <MX_I2C1_Init+0x74>)
 800066e:	4a1c      	ldr	r2, [pc, #112]	@ (80006e0 <MX_I2C1_Init+0x78>)
 8000670:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000672:	4b1a      	ldr	r3, [pc, #104]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000674:	4a1b      	ldr	r2, [pc, #108]	@ (80006e4 <MX_I2C1_Init+0x7c>)
 8000676:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000678:	4b18      	ldr	r3, [pc, #96]	@ (80006dc <MX_I2C1_Init+0x74>)
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800067e:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000680:	2201      	movs	r2, #1
 8000682:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000684:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000686:	2200      	movs	r2, #0
 8000688:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800068a:	4b14      	ldr	r3, [pc, #80]	@ (80006dc <MX_I2C1_Init+0x74>)
 800068c:	2200      	movs	r2, #0
 800068e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000690:	4b12      	ldr	r3, [pc, #72]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000692:	2200      	movs	r2, #0
 8000694:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000696:	4b11      	ldr	r3, [pc, #68]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000698:	2200      	movs	r2, #0
 800069a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800069c:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <MX_I2C1_Init+0x74>)
 800069e:	2200      	movs	r2, #0
 80006a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006a2:	480e      	ldr	r0, [pc, #56]	@ (80006dc <MX_I2C1_Init+0x74>)
 80006a4:	f001 fe2c 	bl	8002300 <HAL_I2C_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006ae:	f000 f8e1 	bl	8000874 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006b2:	2100      	movs	r1, #0
 80006b4:	4809      	ldr	r0, [pc, #36]	@ (80006dc <MX_I2C1_Init+0x74>)
 80006b6:	f002 fcdb 	bl	8003070 <HAL_I2CEx_ConfigAnalogFilter>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006c0:	f000 f8d8 	bl	8000874 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006c4:	2100      	movs	r1, #0
 80006c6:	4805      	ldr	r0, [pc, #20]	@ (80006dc <MX_I2C1_Init+0x74>)
 80006c8:	f002 fd1d 	bl	8003106 <HAL_I2CEx_ConfigDigitalFilter>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006d2:	f000 f8cf 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000084 	.word	0x20000084
 80006e0:	40005400 	.word	0x40005400
 80006e4:	10d19ce4 	.word	0x10d19ce4

080006e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80006ec:	4b1b      	ldr	r3, [pc, #108]	@ (800075c <MX_I2C2_Init+0x74>)
 80006ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000760 <MX_I2C2_Init+0x78>)
 80006f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <MX_I2C2_Init+0x74>)
 80006f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000764 <MX_I2C2_Init+0x7c>)
 80006f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80006f8:	4b18      	ldr	r3, [pc, #96]	@ (800075c <MX_I2C2_Init+0x74>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006fe:	4b17      	ldr	r3, [pc, #92]	@ (800075c <MX_I2C2_Init+0x74>)
 8000700:	2201      	movs	r2, #1
 8000702:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000704:	4b15      	ldr	r3, [pc, #84]	@ (800075c <MX_I2C2_Init+0x74>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800070a:	4b14      	ldr	r3, [pc, #80]	@ (800075c <MX_I2C2_Init+0x74>)
 800070c:	2200      	movs	r2, #0
 800070e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000710:	4b12      	ldr	r3, [pc, #72]	@ (800075c <MX_I2C2_Init+0x74>)
 8000712:	2200      	movs	r2, #0
 8000714:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000716:	4b11      	ldr	r3, [pc, #68]	@ (800075c <MX_I2C2_Init+0x74>)
 8000718:	2200      	movs	r2, #0
 800071a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800071c:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <MX_I2C2_Init+0x74>)
 800071e:	2200      	movs	r2, #0
 8000720:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000722:	480e      	ldr	r0, [pc, #56]	@ (800075c <MX_I2C2_Init+0x74>)
 8000724:	f001 fdec 	bl	8002300 <HAL_I2C_Init>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800072e:	f000 f8a1 	bl	8000874 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000732:	2100      	movs	r1, #0
 8000734:	4809      	ldr	r0, [pc, #36]	@ (800075c <MX_I2C2_Init+0x74>)
 8000736:	f002 fc9b 	bl	8003070 <HAL_I2CEx_ConfigAnalogFilter>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000740:	f000 f898 	bl	8000874 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000744:	2100      	movs	r1, #0
 8000746:	4805      	ldr	r0, [pc, #20]	@ (800075c <MX_I2C2_Init+0x74>)
 8000748:	f002 fcdd 	bl	8003106 <HAL_I2CEx_ConfigDigitalFilter>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000752:	f000 f88f 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	200000d8 	.word	0x200000d8
 8000760:	40005800 	.word	0x40005800
 8000764:	10d19ce4 	.word	0x10d19ce4

08000768 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800076c:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 800076e:	4a15      	ldr	r2, [pc, #84]	@ (80007c4 <MX_USART2_UART_Init+0x5c>)
 8000770:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000772:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 8000774:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000778:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800077a:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 800077c:	2200      	movs	r2, #0
 800077e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000780:	4b0f      	ldr	r3, [pc, #60]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 8000782:	2200      	movs	r2, #0
 8000784:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000786:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 8000788:	2200      	movs	r2, #0
 800078a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800078c:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 800078e:	220c      	movs	r2, #12
 8000790:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000792:	4b0b      	ldr	r3, [pc, #44]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 8000794:	2200      	movs	r2, #0
 8000796:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000798:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 800079a:	2200      	movs	r2, #0
 800079c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800079e:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007aa:	4805      	ldr	r0, [pc, #20]	@ (80007c0 <MX_USART2_UART_Init+0x58>)
 80007ac:	f004 f818 	bl	80047e0 <HAL_UART_Init>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007b6:	f000 f85d 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	2000012c 	.word	0x2000012c
 80007c4:	40004400 	.word	0x40004400

080007c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08a      	sub	sp, #40	@ 0x28
 80007cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ce:	f107 0314 	add.w	r3, r7, #20
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	60da      	str	r2, [r3, #12]
 80007dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007de:	4b23      	ldr	r3, [pc, #140]	@ (800086c <MX_GPIO_Init+0xa4>)
 80007e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e2:	4a22      	ldr	r2, [pc, #136]	@ (800086c <MX_GPIO_Init+0xa4>)
 80007e4:	f043 0304 	orr.w	r3, r3, #4
 80007e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ea:	4b20      	ldr	r3, [pc, #128]	@ (800086c <MX_GPIO_Init+0xa4>)
 80007ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ee:	f003 0304 	and.w	r3, r3, #4
 80007f2:	613b      	str	r3, [r7, #16]
 80007f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007f6:	4b1d      	ldr	r3, [pc, #116]	@ (800086c <MX_GPIO_Init+0xa4>)
 80007f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fa:	4a1c      	ldr	r2, [pc, #112]	@ (800086c <MX_GPIO_Init+0xa4>)
 80007fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000800:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000802:	4b1a      	ldr	r3, [pc, #104]	@ (800086c <MX_GPIO_Init+0xa4>)
 8000804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800080a:	60fb      	str	r3, [r7, #12]
 800080c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800080e:	4b17      	ldr	r3, [pc, #92]	@ (800086c <MX_GPIO_Init+0xa4>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000812:	4a16      	ldr	r2, [pc, #88]	@ (800086c <MX_GPIO_Init+0xa4>)
 8000814:	f043 0301 	orr.w	r3, r3, #1
 8000818:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081a:	4b14      	ldr	r3, [pc, #80]	@ (800086c <MX_GPIO_Init+0xa4>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000826:	4b11      	ldr	r3, [pc, #68]	@ (800086c <MX_GPIO_Init+0xa4>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082a:	4a10      	ldr	r2, [pc, #64]	@ (800086c <MX_GPIO_Init+0xa4>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000832:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_GPIO_Init+0xa4>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	607b      	str	r3, [r7, #4]
 800083c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	2101      	movs	r1, #1
 8000842:	480b      	ldr	r0, [pc, #44]	@ (8000870 <MX_GPIO_Init+0xa8>)
 8000844:	f001 fd44 	bl	80022d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8000848:	2301      	movs	r3, #1
 800084a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084c:	2301      	movs	r3, #1
 800084e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000854:	2300      	movs	r3, #0
 8000856:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	4619      	mov	r1, r3
 800085e:	4804      	ldr	r0, [pc, #16]	@ (8000870 <MX_GPIO_Init+0xa8>)
 8000860:	f001 fb8c 	bl	8001f7c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000864:	bf00      	nop
 8000866:	3728      	adds	r7, #40	@ 0x28
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	40021000 	.word	0x40021000
 8000870:	48000800 	.word	0x48000800

08000874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000878:	b672      	cpsid	i
}
 800087a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <Error_Handler+0x8>

08000880 <delay_ms>:

const uint8_t PLAYER2_X = 115;
uint8_t player2_y = 16;

/* Delay in ms using HAL */
void delay_ms(uint32_t ms) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f001 fa6d 	bl	8001d68 <HAL_Delay>
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <tone>:

/* Buzzer tone functions - FIXED */
void tone(uint16_t frequency, uint16_t duration) {
 8000898:	b580      	push	{r7, lr}
 800089a:	b088      	sub	sp, #32
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	460a      	mov	r2, r1
 80008a2:	80fb      	strh	r3, [r7, #6]
 80008a4:	4613      	mov	r3, r2
 80008a6:	80bb      	strh	r3, [r7, #4]
    // Simple blocking tone generation
    uint32_t period_us = 1000000 / frequency / 2; // Half period in microseconds
 80008a8:	88fb      	ldrh	r3, [r7, #6]
 80008aa:	4a1e      	ldr	r2, [pc, #120]	@ (8000924 <tone+0x8c>)
 80008ac:	fb92 f3f3 	sdiv	r3, r2, r3
 80008b0:	0fda      	lsrs	r2, r3, #31
 80008b2:	4413      	add	r3, r2
 80008b4:	105b      	asrs	r3, r3, #1
 80008b6:	61bb      	str	r3, [r7, #24]
    uint32_t cycles = (uint32_t)frequency * duration / 1000;
 80008b8:	88fb      	ldrh	r3, [r7, #6]
 80008ba:	88ba      	ldrh	r2, [r7, #4]
 80008bc:	fb02 f303 	mul.w	r3, r2, r3
 80008c0:	4a19      	ldr	r2, [pc, #100]	@ (8000928 <tone+0x90>)
 80008c2:	fba2 2303 	umull	r2, r3, r2, r3
 80008c6:	099b      	lsrs	r3, r3, #6
 80008c8:	617b      	str	r3, [r7, #20]

    for(uint32_t i = 0; i < cycles; i++) {
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
 80008ce:	e020      	b.n	8000912 <tone+0x7a>
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 80008d0:	2201      	movs	r2, #1
 80008d2:	2101      	movs	r1, #1
 80008d4:	4815      	ldr	r0, [pc, #84]	@ (800092c <tone+0x94>)
 80008d6:	f001 fcfb 	bl	80022d0 <HAL_GPIO_WritePin>
        for(volatile uint32_t d = 0; d < period_us; d++); // Rough delay
 80008da:	2300      	movs	r3, #0
 80008dc:	613b      	str	r3, [r7, #16]
 80008de:	e002      	b.n	80008e6 <tone+0x4e>
 80008e0:	693b      	ldr	r3, [r7, #16]
 80008e2:	3301      	adds	r3, #1
 80008e4:	613b      	str	r3, [r7, #16]
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	69ba      	ldr	r2, [r7, #24]
 80008ea:	429a      	cmp	r2, r3
 80008ec:	d8f8      	bhi.n	80008e0 <tone+0x48>
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2101      	movs	r1, #1
 80008f2:	480e      	ldr	r0, [pc, #56]	@ (800092c <tone+0x94>)
 80008f4:	f001 fcec 	bl	80022d0 <HAL_GPIO_WritePin>
        for(volatile uint32_t d = 0; d < period_us; d++); // Rough delay
 80008f8:	2300      	movs	r3, #0
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	e002      	b.n	8000904 <tone+0x6c>
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	3301      	adds	r3, #1
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	69ba      	ldr	r2, [r7, #24]
 8000908:	429a      	cmp	r2, r3
 800090a:	d8f8      	bhi.n	80008fe <tone+0x66>
    for(uint32_t i = 0; i < cycles; i++) {
 800090c:	69fb      	ldr	r3, [r7, #28]
 800090e:	3301      	adds	r3, #1
 8000910:	61fb      	str	r3, [r7, #28]
 8000912:	69fa      	ldr	r2, [r7, #28]
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	429a      	cmp	r2, r3
 8000918:	d3da      	bcc.n	80008d0 <tone+0x38>
    }
}
 800091a:	bf00      	nop
 800091c:	bf00      	nop
 800091e:	3720      	adds	r7, #32
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	000f4240 	.word	0x000f4240
 8000928:	10624dd3 	.word	0x10624dd3
 800092c:	48000800 	.word	0x48000800

08000930 <noTone>:

void noTone(void) {
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000934:	2200      	movs	r2, #0
 8000936:	2101      	movs	r1, #1
 8000938:	4802      	ldr	r0, [pc, #8]	@ (8000944 <noTone+0x14>)
 800093a:	f001 fcc9 	bl	80022d0 <HAL_GPIO_WritePin>
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	48000800 	.word	0x48000800

08000948 <player1PaddleTone>:

void player1PaddleTone(void) {
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
    tone(250, 50);
 800094c:	2132      	movs	r1, #50	@ 0x32
 800094e:	20fa      	movs	r0, #250	@ 0xfa
 8000950:	f7ff ffa2 	bl	8000898 <tone>
    noTone();
 8000954:	f7ff ffec 	bl	8000930 <noTone>
}
 8000958:	bf00      	nop
 800095a:	bd80      	pop	{r7, pc}

0800095c <player2PaddleTone>:

void player2PaddleTone(void) {
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
    tone(225, 50);
 8000960:	2132      	movs	r1, #50	@ 0x32
 8000962:	20e1      	movs	r0, #225	@ 0xe1
 8000964:	f7ff ff98 	bl	8000898 <tone>
    noTone();
 8000968:	f7ff ffe2 	bl	8000930 <noTone>
}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}

08000970 <wallTone>:

void wallTone(void) {
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
    tone(200, 50);
 8000974:	2132      	movs	r1, #50	@ 0x32
 8000976:	20c8      	movs	r0, #200	@ 0xc8
 8000978:	f7ff ff8e 	bl	8000898 <tone>
    noTone();
 800097c:	f7ff ffd8 	bl	8000930 <noTone>
}
 8000980:	bf00      	nop
 8000982:	bd80      	pop	{r7, pc}

08000984 <player1_scoreTone>:

void player1_scoreTone(void) {
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
    tone(200, 100);
 8000988:	2164      	movs	r1, #100	@ 0x64
 800098a:	20c8      	movs	r0, #200	@ 0xc8
 800098c:	f7ff ff84 	bl	8000898 <tone>
    delay_ms(50);
 8000990:	2032      	movs	r0, #50	@ 0x32
 8000992:	f7ff ff75 	bl	8000880 <delay_ms>
    tone(250, 100);
 8000996:	2164      	movs	r1, #100	@ 0x64
 8000998:	20fa      	movs	r0, #250	@ 0xfa
 800099a:	f7ff ff7d 	bl	8000898 <tone>
    noTone();
 800099e:	f7ff ffc7 	bl	8000930 <noTone>
}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <player2_scoreTone>:

void player2_scoreTone(void) {
 80009a6:	b580      	push	{r7, lr}
 80009a8:	af00      	add	r7, sp, #0
    tone(250, 100);
 80009aa:	2164      	movs	r1, #100	@ 0x64
 80009ac:	20fa      	movs	r0, #250	@ 0xfa
 80009ae:	f7ff ff73 	bl	8000898 <tone>
    delay_ms(50);
 80009b2:	2032      	movs	r0, #50	@ 0x32
 80009b4:	f7ff ff64 	bl	8000880 <delay_ms>
    tone(200, 100);
 80009b8:	2164      	movs	r1, #100	@ 0x64
 80009ba:	20c8      	movs	r0, #200	@ 0xc8
 80009bc:	f7ff ff6c 	bl	8000898 <tone>
    noTone();
 80009c0:	f7ff ffb6 	bl	8000930 <noTone>
}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <startupTone>:

void startupTone(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
    tone(262, 100);  // C
 80009cc:	2164      	movs	r1, #100	@ 0x64
 80009ce:	f44f 7083 	mov.w	r0, #262	@ 0x106
 80009d2:	f7ff ff61 	bl	8000898 <tone>
    delay_ms(50);
 80009d6:	2032      	movs	r0, #50	@ 0x32
 80009d8:	f7ff ff52 	bl	8000880 <delay_ms>
    tone(330, 100);  // E
 80009dc:	2164      	movs	r1, #100	@ 0x64
 80009de:	f44f 70a5 	mov.w	r0, #330	@ 0x14a
 80009e2:	f7ff ff59 	bl	8000898 <tone>
    delay_ms(50);
 80009e6:	2032      	movs	r0, #50	@ 0x32
 80009e8:	f7ff ff4a 	bl	8000880 <delay_ms>
    tone(392, 150);  // G
 80009ec:	2196      	movs	r1, #150	@ 0x96
 80009ee:	f44f 70c4 	mov.w	r0, #392	@ 0x188
 80009f2:	f7ff ff51 	bl	8000898 <tone>
    noTone();
 80009f6:	f7ff ff9b 	bl	8000930 <noTone>
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}

080009fe <drawCourt>:

/* Draw game border */
void drawCourt(void) {
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b082      	sub	sp, #8
 8000a02:	af02      	add	r7, sp, #8
    ssd1306_DrawRectangle(0, 0, BOARD_SIZE_X, BOARD_SIZE_Y, White);
 8000a04:	2301      	movs	r3, #1
 8000a06:	9300      	str	r3, [sp, #0]
 8000a08:	2333      	movs	r3, #51	@ 0x33
 8000a0a:	227f      	movs	r2, #127	@ 0x7f
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	2000      	movs	r0, #0
 8000a10:	f001 f8c6 	bl	8001ba0 <ssd1306_DrawRectangle>
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
	...

08000a1c <drawStartScreen>:

/* Draw pretty start screen */
void drawStartScreen(void) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b084      	sub	sp, #16
 8000a20:	af02      	add	r7, sp, #8
    static uint32_t last_blink = 0;
    static bool blink_state = true;
    uint32_t now = HAL_GetTick();
 8000a22:	f001 f995 	bl	8001d50 <HAL_GetTick>
 8000a26:	6078      	str	r0, [r7, #4]

    ssd1306_Clear();
 8000a28:	f000 fe74 	bl	8001714 <ssd1306_Clear>

    // Draw decorative border
    ssd1306_DrawRectangle(0, 0, BOARD_SIZE_X, BOARD_SIZE_Y, White);
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	9300      	str	r3, [sp, #0]
 8000a30:	2333      	movs	r3, #51	@ 0x33
 8000a32:	227f      	movs	r2, #127	@ 0x7f
 8000a34:	2100      	movs	r1, #0
 8000a36:	2000      	movs	r0, #0
 8000a38:	f001 f8b2 	bl	8001ba0 <ssd1306_DrawRectangle>
    ssd1306_DrawRectangle(2, 2, BOARD_SIZE_X - 2, BOARD_SIZE_Y - 2, White);
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	2331      	movs	r3, #49	@ 0x31
 8000a42:	227d      	movs	r2, #125	@ 0x7d
 8000a44:	2102      	movs	r1, #2
 8000a46:	2002      	movs	r0, #2
 8000a48:	f001 f8aa 	bl	8001ba0 <ssd1306_DrawRectangle>

    // Title
    ssd1306_SetCursor(38, 18);
 8000a4c:	2112      	movs	r1, #18
 8000a4e:	2026      	movs	r0, #38	@ 0x26
 8000a50:	f001 f822 	bl	8001a98 <ssd1306_SetCursor>
    ssd1306_WriteString("PONG", Font_7x10, White);
 8000a54:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad4 <drawStartScreen+0xb8>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	9200      	str	r2, [sp, #0]
 8000a5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a5c:	481e      	ldr	r0, [pc, #120]	@ (8000ad8 <drawStartScreen+0xbc>)
 8000a5e:	f000 fff5 	bl	8001a4c <ssd1306_WriteString>

    // Course info
    ssd1306_SetCursor(25, 30);
 8000a62:	211e      	movs	r1, #30
 8000a64:	2019      	movs	r0, #25
 8000a66:	f001 f817 	bl	8001a98 <ssd1306_SetCursor>
    ssd1306_WriteString("ECE-3710", Font_7x10, White);
 8000a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ad4 <drawStartScreen+0xb8>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	9200      	str	r2, [sp, #0]
 8000a70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a72:	481a      	ldr	r0, [pc, #104]	@ (8000adc <drawStartScreen+0xc0>)
 8000a74:	f000 ffea 	bl	8001a4c <ssd1306_WriteString>

    // Blinking "Press C" text
    if (now - last_blink > 500) {
 8000a78:	4b19      	ldr	r3, [pc, #100]	@ (8000ae0 <drawStartScreen+0xc4>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	687a      	ldr	r2, [r7, #4]
 8000a7e:	1ad3      	subs	r3, r2, r3
 8000a80:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a84:	d911      	bls.n	8000aaa <drawStartScreen+0x8e>
        blink_state = !blink_state;
 8000a86:	4b17      	ldr	r3, [pc, #92]	@ (8000ae4 <drawStartScreen+0xc8>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	bf14      	ite	ne
 8000a8e:	2301      	movne	r3, #1
 8000a90:	2300      	moveq	r3, #0
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	f083 0301 	eor.w	r3, r3, #1
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <drawStartScreen+0xc8>)
 8000aa2:	701a      	strb	r2, [r3, #0]
        last_blink = now;
 8000aa4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ae0 <drawStartScreen+0xc4>)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6013      	str	r3, [r2, #0]
    }

    if (blink_state) {
 8000aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae4 <drawStartScreen+0xc8>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d00a      	beq.n	8000ac8 <drawStartScreen+0xac>
        ssd1306_SetCursor(20, BOARD_SIZE_Y + 2);
 8000ab2:	2135      	movs	r1, #53	@ 0x35
 8000ab4:	2014      	movs	r0, #20
 8000ab6:	f000 ffef 	bl	8001a98 <ssd1306_SetCursor>
        ssd1306_WriteString("PRESS C START", Font_7x10, White);
 8000aba:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <drawStartScreen+0xb8>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	9200      	str	r2, [sp, #0]
 8000ac0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ac2:	4809      	ldr	r0, [pc, #36]	@ (8000ae8 <drawStartScreen+0xcc>)
 8000ac4:	f000 ffc2 	bl	8001a4c <ssd1306_WriteString>
    }

    ssd1306_UpdateScreen();
 8000ac8:	f000 feb2 	bl	8001830 <ssd1306_UpdateScreen>
}
 8000acc:	bf00      	nop
 8000ace:	3708      	adds	r7, #8
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	08006388 	.word	0x08006388
 8000ad8:	08005b7c 	.word	0x08005b7c
 8000adc:	08005b84 	.word	0x08005b84
 8000ae0:	200001c0 	.word	0x200001c0
 8000ae4:	20000007 	.word	0x20000007
 8000ae8:	08005b90 	.word	0x08005b90

08000aec <drawGame>:

/* Draw everything */
void drawGame(void) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af02      	add	r7, sp, #8
    ssd1306_Clear();
 8000af2:	f000 fe0f 	bl	8001714 <ssd1306_Clear>

    // Draw border
    drawCourt();
 8000af6:	f7ff ff82 	bl	80009fe <drawCourt>

    // Draw ball
    ssd1306_DrawPixel(ball_x, ball_y, White);
 8000afa:	4b28      	ldr	r3, [pc, #160]	@ (8000b9c <drawGame+0xb0>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	4a28      	ldr	r2, [pc, #160]	@ (8000ba0 <drawGame+0xb4>)
 8000b00:	7811      	ldrb	r1, [r2, #0]
 8000b02:	2201      	movs	r2, #1
 8000b04:	4618      	mov	r0, r3
 8000b06:	f000 febb 	bl	8001880 <ssd1306_DrawPixel>

    // Draw paddles
    for (uint8_t i = 0; i < PADDLE_HEIGHT; i++) {
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	71fb      	strb	r3, [r7, #7]
 8000b0e:	e016      	b.n	8000b3e <drawGame+0x52>
        ssd1306_DrawPixel(PLAYER1_X, player1_y + i, White);
 8000b10:	200c      	movs	r0, #12
 8000b12:	4b24      	ldr	r3, [pc, #144]	@ (8000ba4 <drawGame+0xb8>)
 8000b14:	781a      	ldrb	r2, [r3, #0]
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	4413      	add	r3, r2
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	4619      	mov	r1, r3
 8000b20:	f000 feae 	bl	8001880 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(PLAYER2_X, player2_y + i, White);
 8000b24:	2073      	movs	r0, #115	@ 0x73
 8000b26:	4b20      	ldr	r3, [pc, #128]	@ (8000ba8 <drawGame+0xbc>)
 8000b28:	781a      	ldrb	r2, [r3, #0]
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	2201      	movs	r2, #1
 8000b32:	4619      	mov	r1, r3
 8000b34:	f000 fea4 	bl	8001880 <ssd1306_DrawPixel>
    for (uint8_t i = 0; i < PADDLE_HEIGHT; i++) {
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	71fb      	strb	r3, [r7, #7]
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	2b0b      	cmp	r3, #11
 8000b42:	d9e5      	bls.n	8000b10 <drawGame+0x24>
    }

    // Draw scores
    ssd1306_SetCursor(0, BOARD_SIZE_Y + 2);
 8000b44:	2135      	movs	r1, #53	@ 0x35
 8000b46:	2000      	movs	r0, #0
 8000b48:	f000 ffa6 	bl	8001a98 <ssd1306_SetCursor>
    char buf[4];
    sprintf(buf, "%d", player1_score);
 8000b4c:	4b17      	ldr	r3, [pc, #92]	@ (8000bac <drawGame+0xc0>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	461a      	mov	r2, r3
 8000b52:	463b      	mov	r3, r7
 8000b54:	4916      	ldr	r1, [pc, #88]	@ (8000bb0 <drawGame+0xc4>)
 8000b56:	4618      	mov	r0, r3
 8000b58:	f004 fb64 	bl	8005224 <siprintf>
    ssd1306_WriteString(buf, Font_7x10, White);
 8000b5c:	4b15      	ldr	r3, [pc, #84]	@ (8000bb4 <drawGame+0xc8>)
 8000b5e:	4638      	mov	r0, r7
 8000b60:	2201      	movs	r2, #1
 8000b62:	9200      	str	r2, [sp, #0]
 8000b64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b66:	f000 ff71 	bl	8001a4c <ssd1306_WriteString>

    ssd1306_SetCursor(BOARD_SIZE_X - 6, BOARD_SIZE_Y + 2);
 8000b6a:	2135      	movs	r1, #53	@ 0x35
 8000b6c:	2079      	movs	r0, #121	@ 0x79
 8000b6e:	f000 ff93 	bl	8001a98 <ssd1306_SetCursor>
    sprintf(buf, "%d", player2_score);
 8000b72:	4b11      	ldr	r3, [pc, #68]	@ (8000bb8 <drawGame+0xcc>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	461a      	mov	r2, r3
 8000b78:	463b      	mov	r3, r7
 8000b7a:	490d      	ldr	r1, [pc, #52]	@ (8000bb0 <drawGame+0xc4>)
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f004 fb51 	bl	8005224 <siprintf>
    ssd1306_WriteString(buf, Font_7x10, White);
 8000b82:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <drawGame+0xc8>)
 8000b84:	4638      	mov	r0, r7
 8000b86:	2201      	movs	r2, #1
 8000b88:	9200      	str	r2, [sp, #0]
 8000b8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b8c:	f000 ff5e 	bl	8001a4c <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8000b90:	f000 fe4e 	bl	8001830 <ssd1306_UpdateScreen>
}
 8000b94:	bf00      	nop
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20000001 	.word	0x20000001
 8000ba0:	20000002 	.word	0x20000002
 8000ba4:	20000005 	.word	0x20000005
 8000ba8:	20000006 	.word	0x20000006
 8000bac:	200001b6 	.word	0x200001b6
 8000bb0:	08005ba0 	.word	0x08005ba0
 8000bb4:	08006388 	.word	0x08006388
 8000bb8:	200001b7 	.word	0x200001b7

08000bbc <drawGameOver>:

/* Draw game over screen */
void drawGameOver(void) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af02      	add	r7, sp, #8
    static uint32_t last_blink = 0;
    static bool blink_state = true;
    uint32_t now = HAL_GetTick();
 8000bc2:	f001 f8c5 	bl	8001d50 <HAL_GetTick>
 8000bc6:	6078      	str	r0, [r7, #4]

    ssd1306_Clear();
 8000bc8:	f000 fda4 	bl	8001714 <ssd1306_Clear>

    // Draw winner text
    ssd1306_SetCursor(20, 12);
 8000bcc:	210c      	movs	r1, #12
 8000bce:	2014      	movs	r0, #20
 8000bd0:	f000 ff62 	bl	8001a98 <ssd1306_SetCursor>
    if (win) {
 8000bd4:	4b25      	ldr	r3, [pc, #148]	@ (8000c6c <drawGameOver+0xb0>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d007      	beq.n	8000bec <drawGameOver+0x30>
        ssd1306_WriteString("PLAYER 1", Font_7x10, White);
 8000bdc:	4b24      	ldr	r3, [pc, #144]	@ (8000c70 <drawGameOver+0xb4>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	9200      	str	r2, [sp, #0]
 8000be2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000be4:	4823      	ldr	r0, [pc, #140]	@ (8000c74 <drawGameOver+0xb8>)
 8000be6:	f000 ff31 	bl	8001a4c <ssd1306_WriteString>
 8000bea:	e006      	b.n	8000bfa <drawGameOver+0x3e>
    } else {
        ssd1306_WriteString("PLAYER 2", Font_7x10, White);
 8000bec:	4b20      	ldr	r3, [pc, #128]	@ (8000c70 <drawGameOver+0xb4>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	9200      	str	r2, [sp, #0]
 8000bf2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bf4:	4820      	ldr	r0, [pc, #128]	@ (8000c78 <drawGameOver+0xbc>)
 8000bf6:	f000 ff29 	bl	8001a4c <ssd1306_WriteString>
    }

    ssd1306_SetCursor(35, 26);
 8000bfa:	211a      	movs	r1, #26
 8000bfc:	2023      	movs	r0, #35	@ 0x23
 8000bfe:	f000 ff4b 	bl	8001a98 <ssd1306_SetCursor>
    ssd1306_WriteString("WINS!", Font_7x10, White);
 8000c02:	4b1b      	ldr	r3, [pc, #108]	@ (8000c70 <drawGameOver+0xb4>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	9200      	str	r2, [sp, #0]
 8000c08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c0a:	481c      	ldr	r0, [pc, #112]	@ (8000c7c <drawGameOver+0xc0>)
 8000c0c:	f000 ff1e 	bl	8001a4c <ssd1306_WriteString>

    // Blinking "Press C" text
    if (now - last_blink > 500) {
 8000c10:	4b1b      	ldr	r3, [pc, #108]	@ (8000c80 <drawGameOver+0xc4>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	1ad3      	subs	r3, r2, r3
 8000c18:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000c1c:	d911      	bls.n	8000c42 <drawGameOver+0x86>
        blink_state = !blink_state;
 8000c1e:	4b19      	ldr	r3, [pc, #100]	@ (8000c84 <drawGameOver+0xc8>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	bf14      	ite	ne
 8000c26:	2301      	movne	r3, #1
 8000c28:	2300      	moveq	r3, #0
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	f083 0301 	eor.w	r3, r3, #1
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	b2da      	uxtb	r2, r3
 8000c38:	4b12      	ldr	r3, [pc, #72]	@ (8000c84 <drawGameOver+0xc8>)
 8000c3a:	701a      	strb	r2, [r3, #0]
        last_blink = now;
 8000c3c:	4a10      	ldr	r2, [pc, #64]	@ (8000c80 <drawGameOver+0xc4>)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6013      	str	r3, [r2, #0]
    }

    if (blink_state) {
 8000c42:	4b10      	ldr	r3, [pc, #64]	@ (8000c84 <drawGameOver+0xc8>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d00a      	beq.n	8000c60 <drawGameOver+0xa4>
        ssd1306_SetCursor(15, BOARD_SIZE_Y + 2);
 8000c4a:	2135      	movs	r1, #53	@ 0x35
 8000c4c:	200f      	movs	r0, #15
 8000c4e:	f000 ff23 	bl	8001a98 <ssd1306_SetCursor>
        ssd1306_WriteString("PRESS C RESET", Font_7x10, White);
 8000c52:	4b07      	ldr	r3, [pc, #28]	@ (8000c70 <drawGameOver+0xb4>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	9200      	str	r2, [sp, #0]
 8000c58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c5a:	480b      	ldr	r0, [pc, #44]	@ (8000c88 <drawGameOver+0xcc>)
 8000c5c:	f000 fef6 	bl	8001a4c <ssd1306_WriteString>
    }

    ssd1306_UpdateScreen();
 8000c60:	f000 fde6 	bl	8001830 <ssd1306_UpdateScreen>
}
 8000c64:	bf00      	nop
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	200001b5 	.word	0x200001b5
 8000c70:	08006388 	.word	0x08006388
 8000c74:	08005ba4 	.word	0x08005ba4
 8000c78:	08005bb0 	.word	0x08005bb0
 8000c7c:	08005bbc 	.word	0x08005bbc
 8000c80:	200001c4 	.word	0x200001c4
 8000c84:	20000008 	.word	0x20000008
 8000c88:	08005bc4 	.word	0x08005bc4

08000c8c <resetGame>:

/* Reset game state */
void resetGame(void) {
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
    ball_x = 53;
 8000c90:	4b11      	ldr	r3, [pc, #68]	@ (8000cd8 <resetGame+0x4c>)
 8000c92:	2235      	movs	r2, #53	@ 0x35
 8000c94:	701a      	strb	r2, [r3, #0]
    ball_y = 26;
 8000c96:	4b11      	ldr	r3, [pc, #68]	@ (8000cdc <resetGame+0x50>)
 8000c98:	221a      	movs	r2, #26
 8000c9a:	701a      	strb	r2, [r3, #0]
    ball_dir_x = 1;
 8000c9c:	4b10      	ldr	r3, [pc, #64]	@ (8000ce0 <resetGame+0x54>)
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	701a      	strb	r2, [r3, #0]
    ball_dir_y = 1;
 8000ca2:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <resetGame+0x58>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	701a      	strb	r2, [r3, #0]
    player1_y = 16;
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce8 <resetGame+0x5c>)
 8000caa:	2210      	movs	r2, #16
 8000cac:	701a      	strb	r2, [r3, #0]
    player2_y = 16;
 8000cae:	4b0f      	ldr	r3, [pc, #60]	@ (8000cec <resetGame+0x60>)
 8000cb0:	2210      	movs	r2, #16
 8000cb2:	701a      	strb	r2, [r3, #0]
    player1_score = 0;
 8000cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf0 <resetGame+0x64>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
    player2_score = 0;
 8000cba:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf4 <resetGame+0x68>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	701a      	strb	r2, [r3, #0]
    game_over = false;
 8000cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf8 <resetGame+0x6c>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	701a      	strb	r2, [r3, #0]
    waiting_for_start = false;
 8000cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <resetGame+0x70>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	701a      	strb	r2, [r3, #0]
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	20000001 	.word	0x20000001
 8000cdc:	20000002 	.word	0x20000002
 8000ce0:	20000003 	.word	0x20000003
 8000ce4:	20000004 	.word	0x20000004
 8000ce8:	20000005 	.word	0x20000005
 8000cec:	20000006 	.word	0x20000006
 8000cf0:	200001b6 	.word	0x200001b6
 8000cf4:	200001b7 	.word	0x200001b7
 8000cf8:	200001b4 	.word	0x200001b4
 8000cfc:	20000000 	.word	0x20000000

08000d00 <pong_loop>:

/* One step of the game loop */
void pong_loop(void) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b088      	sub	sp, #32
 8000d04:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8000d06:	f001 f823 	bl	8001d50 <HAL_GetTick>
 8000d0a:	61b8      	str	r0, [r7, #24]
    bool update_needed = false;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	77fb      	strb	r3, [r7, #31]

    // Read nunchuck data
    nunchuck_t nunchuck1 = nunchuck_read();
 8000d10:	f107 030c 	add.w	r3, r7, #12
 8000d14:	4618      	mov	r0, r3
 8000d16:	f000 fb5d 	bl	80013d4 <nunchuck_read>
    nunchuck2_t nunchuck2 = nunchuck2_read();
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f000 fc19 	bl	8001554 <nunchuck2_read>

    // ---- Start screen logic ----
    if (waiting_for_start) {
 8000d22:	4b91      	ldr	r3, [pc, #580]	@ (8000f68 <pong_loop+0x268>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d010      	beq.n	8000d4c <pong_loop+0x4c>
        drawStartScreen();
 8000d2a:	f7ff fe77 	bl	8000a1c <drawStartScreen>

        // Check if either C button is pressed to start
        if (nunchuck1.c_btn || nunchuck2.c_btn) {
 8000d2e:	7d7b      	ldrb	r3, [r7, #21]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d103      	bne.n	8000d3c <pong_loop+0x3c>
 8000d34:	7a7b      	ldrb	r3, [r7, #9]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	f000 814f 	beq.w	8000fda <pong_loop+0x2da>
            startupTone();
 8000d3c:	f7ff fe44 	bl	80009c8 <startupTone>
            resetGame();
 8000d40:	f7ff ffa4 	bl	8000c8c <resetGame>
            HAL_Delay(200); // Debounce
 8000d44:	20c8      	movs	r0, #200	@ 0xc8
 8000d46:	f001 f80f 	bl	8001d68 <HAL_Delay>
        }
        return;
 8000d4a:	e146      	b.n	8000fda <pong_loop+0x2da>
    }

    // ---- Game over logic ----
    if (game_over) {
 8000d4c:	4b87      	ldr	r3, [pc, #540]	@ (8000f6c <pong_loop+0x26c>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d011      	beq.n	8000d78 <pong_loop+0x78>
        drawGameOver();
 8000d54:	f7ff ff32 	bl	8000bbc <drawGameOver>

        // Check if either C button is pressed to restart
        if (nunchuck1.c_btn || nunchuck2.c_btn) {
 8000d58:	7d7b      	ldrb	r3, [r7, #21]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d103      	bne.n	8000d66 <pong_loop+0x66>
 8000d5e:	7a7b      	ldrb	r3, [r7, #9]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	f000 813c 	beq.w	8000fde <pong_loop+0x2de>
            startupTone();
 8000d66:	f7ff fe2f 	bl	80009c8 <startupTone>
            waiting_for_start = true;
 8000d6a:	4b7f      	ldr	r3, [pc, #508]	@ (8000f68 <pong_loop+0x268>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	701a      	strb	r2, [r3, #0]
            HAL_Delay(200); // Debounce
 8000d70:	20c8      	movs	r0, #200	@ 0xc8
 8000d72:	f000 fff9 	bl	8001d68 <HAL_Delay>
        }
        return;
 8000d76:	e132      	b.n	8000fde <pong_loop+0x2de>
    }

    // ---- Ball logic ----
    if (now - last_ball_update > BALL_RATE) {
 8000d78:	4b7d      	ldr	r3, [pc, #500]	@ (8000f70 <pong_loop+0x270>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	69ba      	ldr	r2, [r7, #24]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b10      	cmp	r3, #16
 8000d82:	f240 80bd 	bls.w	8000f00 <pong_loop+0x200>
        uint8_t new_x = ball_x + ball_dir_x;
 8000d86:	4b7b      	ldr	r3, [pc, #492]	@ (8000f74 <pong_loop+0x274>)
 8000d88:	781a      	ldrb	r2, [r3, #0]
 8000d8a:	4b7b      	ldr	r3, [pc, #492]	@ (8000f78 <pong_loop+0x278>)
 8000d8c:	f993 3000 	ldrsb.w	r3, [r3]
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	4413      	add	r3, r2
 8000d94:	77bb      	strb	r3, [r7, #30]
        uint8_t new_y = ball_y + ball_dir_y;
 8000d96:	4b79      	ldr	r3, [pc, #484]	@ (8000f7c <pong_loop+0x27c>)
 8000d98:	781a      	ldrb	r2, [r3, #0]
 8000d9a:	4b79      	ldr	r3, [pc, #484]	@ (8000f80 <pong_loop+0x280>)
 8000d9c:	f993 3000 	ldrsb.w	r3, [r3]
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	4413      	add	r3, r2
 8000da4:	777b      	strb	r3, [r7, #29]

        // Vertical walls (scoring)
        if (new_x == 0 || new_x == BOARD_SIZE_X - 1) {
 8000da6:	7fbb      	ldrb	r3, [r7, #30]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d002      	beq.n	8000db2 <pong_loop+0xb2>
 8000dac:	7fbb      	ldrb	r3, [r7, #30]
 8000dae:	2b7e      	cmp	r3, #126	@ 0x7e
 8000db0:	d13b      	bne.n	8000e2a <pong_loop+0x12a>
            ball_dir_x = -ball_dir_x;
 8000db2:	4b71      	ldr	r3, [pc, #452]	@ (8000f78 <pong_loop+0x278>)
 8000db4:	f993 3000 	ldrsb.w	r3, [r3]
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	425b      	negs	r3, r3
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	b25a      	sxtb	r2, r3
 8000dc0:	4b6d      	ldr	r3, [pc, #436]	@ (8000f78 <pong_loop+0x278>)
 8000dc2:	701a      	strb	r2, [r3, #0]
            new_x += ball_dir_x + ball_dir_x;
 8000dc4:	4b6c      	ldr	r3, [pc, #432]	@ (8000f78 <pong_loop+0x278>)
 8000dc6:	f993 3000 	ldrsb.w	r3, [r3]
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	7fbb      	ldrb	r3, [r7, #30]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	77bb      	strb	r3, [r7, #30]

            if (new_x < 64) {
 8000dd6:	7fbb      	ldrb	r3, [r7, #30]
 8000dd8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dda:	d808      	bhi.n	8000dee <pong_loop+0xee>
                // Player 2 scored
                player2_scoreTone();
 8000ddc:	f7ff fde3 	bl	80009a6 <player2_scoreTone>
                player2_score++;
 8000de0:	4b68      	ldr	r3, [pc, #416]	@ (8000f84 <pong_loop+0x284>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	3301      	adds	r3, #1
 8000de6:	b2da      	uxtb	r2, r3
 8000de8:	4b66      	ldr	r3, [pc, #408]	@ (8000f84 <pong_loop+0x284>)
 8000dea:	701a      	strb	r2, [r3, #0]
 8000dec:	e007      	b.n	8000dfe <pong_loop+0xfe>
            } else {
                // Player 1 scored
                player1_scoreTone();
 8000dee:	f7ff fdc9 	bl	8000984 <player1_scoreTone>
                player1_score++;
 8000df2:	4b65      	ldr	r3, [pc, #404]	@ (8000f88 <pong_loop+0x288>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	3301      	adds	r3, #1
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	4b63      	ldr	r3, [pc, #396]	@ (8000f88 <pong_loop+0x288>)
 8000dfc:	701a      	strb	r2, [r3, #0]
            }

            if (player1_score == SCORE_LIMIT || player2_score == SCORE_LIMIT) {
 8000dfe:	4b62      	ldr	r3, [pc, #392]	@ (8000f88 <pong_loop+0x288>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d003      	beq.n	8000e0e <pong_loop+0x10e>
 8000e06:	4b5f      	ldr	r3, [pc, #380]	@ (8000f84 <pong_loop+0x284>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d10d      	bne.n	8000e2a <pong_loop+0x12a>
                win = (player1_score > player2_score);
 8000e0e:	4b5e      	ldr	r3, [pc, #376]	@ (8000f88 <pong_loop+0x288>)
 8000e10:	781a      	ldrb	r2, [r3, #0]
 8000e12:	4b5c      	ldr	r3, [pc, #368]	@ (8000f84 <pong_loop+0x284>)
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	bf8c      	ite	hi
 8000e1a:	2301      	movhi	r3, #1
 8000e1c:	2300      	movls	r3, #0
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	4b5a      	ldr	r3, [pc, #360]	@ (8000f8c <pong_loop+0x28c>)
 8000e22:	701a      	strb	r2, [r3, #0]
                game_over = true;
 8000e24:	4b51      	ldr	r3, [pc, #324]	@ (8000f6c <pong_loop+0x26c>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
            }
        }

        // Horizontal walls
        if (new_y == 0 || new_y == BOARD_SIZE_Y - 1) {
 8000e2a:	7f7b      	ldrb	r3, [r7, #29]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d002      	beq.n	8000e36 <pong_loop+0x136>
 8000e30:	7f7b      	ldrb	r3, [r7, #29]
 8000e32:	2b32      	cmp	r3, #50	@ 0x32
 8000e34:	d113      	bne.n	8000e5e <pong_loop+0x15e>
            wallTone();
 8000e36:	f7ff fd9b 	bl	8000970 <wallTone>
            ball_dir_y = -ball_dir_y;
 8000e3a:	4b51      	ldr	r3, [pc, #324]	@ (8000f80 <pong_loop+0x280>)
 8000e3c:	f993 3000 	ldrsb.w	r3, [r3]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	425b      	negs	r3, r3
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	b25a      	sxtb	r2, r3
 8000e48:	4b4d      	ldr	r3, [pc, #308]	@ (8000f80 <pong_loop+0x280>)
 8000e4a:	701a      	strb	r2, [r3, #0]
            new_y += ball_dir_y + ball_dir_y;
 8000e4c:	4b4c      	ldr	r3, [pc, #304]	@ (8000f80 <pong_loop+0x280>)
 8000e4e:	f993 3000 	ldrsb.w	r3, [r3]
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	b2da      	uxtb	r2, r3
 8000e58:	7f7b      	ldrb	r3, [r7, #29]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	777b      	strb	r3, [r7, #29]
        }

        // Player 1 paddle collision
        if (new_x == PLAYER1_X && new_y >= player1_y && new_y <= player1_y + PADDLE_HEIGHT) {
 8000e5e:	220c      	movs	r2, #12
 8000e60:	7fbb      	ldrb	r3, [r7, #30]
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d11e      	bne.n	8000ea4 <pong_loop+0x1a4>
 8000e66:	4b4a      	ldr	r3, [pc, #296]	@ (8000f90 <pong_loop+0x290>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	7f7a      	ldrb	r2, [r7, #29]
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d319      	bcc.n	8000ea4 <pong_loop+0x1a4>
 8000e70:	7f7a      	ldrb	r2, [r7, #29]
 8000e72:	4b47      	ldr	r3, [pc, #284]	@ (8000f90 <pong_loop+0x290>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	330c      	adds	r3, #12
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	dc13      	bgt.n	8000ea4 <pong_loop+0x1a4>
            player1PaddleTone();
 8000e7c:	f7ff fd64 	bl	8000948 <player1PaddleTone>
            ball_dir_x = -ball_dir_x;
 8000e80:	4b3d      	ldr	r3, [pc, #244]	@ (8000f78 <pong_loop+0x278>)
 8000e82:	f993 3000 	ldrsb.w	r3, [r3]
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	425b      	negs	r3, r3
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	b25a      	sxtb	r2, r3
 8000e8e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f78 <pong_loop+0x278>)
 8000e90:	701a      	strb	r2, [r3, #0]
            new_x += ball_dir_x + ball_dir_x;
 8000e92:	4b39      	ldr	r3, [pc, #228]	@ (8000f78 <pong_loop+0x278>)
 8000e94:	f993 3000 	ldrsb.w	r3, [r3]
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	b2da      	uxtb	r2, r3
 8000e9e:	7fbb      	ldrb	r3, [r7, #30]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	77bb      	strb	r3, [r7, #30]
        }

        // Player 2 paddle collision
        if (new_x == PLAYER2_X && new_y >= player2_y && new_y <= player2_y + PADDLE_HEIGHT) {
 8000ea4:	2273      	movs	r2, #115	@ 0x73
 8000ea6:	7fbb      	ldrb	r3, [r7, #30]
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d11e      	bne.n	8000eea <pong_loop+0x1ea>
 8000eac:	4b39      	ldr	r3, [pc, #228]	@ (8000f94 <pong_loop+0x294>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	7f7a      	ldrb	r2, [r7, #29]
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	d319      	bcc.n	8000eea <pong_loop+0x1ea>
 8000eb6:	7f7a      	ldrb	r2, [r7, #29]
 8000eb8:	4b36      	ldr	r3, [pc, #216]	@ (8000f94 <pong_loop+0x294>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	330c      	adds	r3, #12
 8000ebe:	429a      	cmp	r2, r3
 8000ec0:	dc13      	bgt.n	8000eea <pong_loop+0x1ea>
            player2PaddleTone();
 8000ec2:	f7ff fd4b 	bl	800095c <player2PaddleTone>
            ball_dir_x = -ball_dir_x;
 8000ec6:	4b2c      	ldr	r3, [pc, #176]	@ (8000f78 <pong_loop+0x278>)
 8000ec8:	f993 3000 	ldrsb.w	r3, [r3]
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	425b      	negs	r3, r3
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	b25a      	sxtb	r2, r3
 8000ed4:	4b28      	ldr	r3, [pc, #160]	@ (8000f78 <pong_loop+0x278>)
 8000ed6:	701a      	strb	r2, [r3, #0]
            new_x += ball_dir_x + ball_dir_x;
 8000ed8:	4b27      	ldr	r3, [pc, #156]	@ (8000f78 <pong_loop+0x278>)
 8000eda:	f993 3000 	ldrsb.w	r3, [r3]
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	b2da      	uxtb	r2, r3
 8000ee4:	7fbb      	ldrb	r3, [r7, #30]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	77bb      	strb	r3, [r7, #30]
        }

        ball_x = new_x;
 8000eea:	4a22      	ldr	r2, [pc, #136]	@ (8000f74 <pong_loop+0x274>)
 8000eec:	7fbb      	ldrb	r3, [r7, #30]
 8000eee:	7013      	strb	r3, [r2, #0]
        ball_y = new_y;
 8000ef0:	4a22      	ldr	r2, [pc, #136]	@ (8000f7c <pong_loop+0x27c>)
 8000ef2:	7f7b      	ldrb	r3, [r7, #29]
 8000ef4:	7013      	strb	r3, [r2, #0]

        last_ball_update = now;
 8000ef6:	4a1e      	ldr	r2, [pc, #120]	@ (8000f70 <pong_loop+0x270>)
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	6013      	str	r3, [r2, #0]
        update_needed = true;
 8000efc:	2301      	movs	r3, #1
 8000efe:	77fb      	strb	r3, [r7, #31]
    }

    // ---- Paddle logic - FIXED WITH CALIBRATED VALUES ----
    if (now - last_paddle_update > PADDLE_RATE) {
 8000f00:	4b25      	ldr	r3, [pc, #148]	@ (8000f98 <pong_loop+0x298>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	2b40      	cmp	r3, #64	@ 0x40
 8000f0a:	d960      	bls.n	8000fce <pong_loop+0x2ce>
        last_paddle_update = now;
 8000f0c:	4a22      	ldr	r2, [pc, #136]	@ (8000f98 <pong_loop+0x298>)
 8000f0e:	69bb      	ldr	r3, [r7, #24]
 8000f10:	6013      	str	r3, [r2, #0]

        // Player 1 control (Left paddle - Nunchuck 1 on I2C2)
        if (nunchuck1.joy_y > P1_JOY_UP_THRESHOLD) {
 8000f12:	7b7b      	ldrb	r3, [r7, #13]
 8000f14:	2bcc      	cmp	r3, #204	@ 0xcc
 8000f16:	d906      	bls.n	8000f26 <pong_loop+0x226>
            player1_y--; // Move paddle UP (decrease Y)
 8000f18:	4b1d      	ldr	r3, [pc, #116]	@ (8000f90 <pong_loop+0x290>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	b2da      	uxtb	r2, r3
 8000f20:	4b1b      	ldr	r3, [pc, #108]	@ (8000f90 <pong_loop+0x290>)
 8000f22:	701a      	strb	r2, [r3, #0]
 8000f24:	e008      	b.n	8000f38 <pong_loop+0x238>
        } else if (nunchuck1.joy_y < P1_JOY_DOWN_THRESHOLD) {
 8000f26:	7b7b      	ldrb	r3, [r7, #13]
 8000f28:	2b8f      	cmp	r3, #143	@ 0x8f
 8000f2a:	d805      	bhi.n	8000f38 <pong_loop+0x238>
            player1_y++; // Move paddle DOWN (increase Y)
 8000f2c:	4b18      	ldr	r3, [pc, #96]	@ (8000f90 <pong_loop+0x290>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	3301      	adds	r3, #1
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <pong_loop+0x290>)
 8000f36:	701a      	strb	r2, [r3, #0]
        }

        // Constrain player 1 paddle
        if (player1_y < 1) player1_y = 1;
 8000f38:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <pong_loop+0x290>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d102      	bne.n	8000f46 <pong_loop+0x246>
 8000f40:	4b13      	ldr	r3, [pc, #76]	@ (8000f90 <pong_loop+0x290>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
        if (player1_y + PADDLE_HEIGHT > BOARD_SIZE_Y - 1) player1_y = BOARD_SIZE_Y - 1 - PADDLE_HEIGHT;
 8000f46:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <pong_loop+0x290>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b26      	cmp	r3, #38	@ 0x26
 8000f4c:	d902      	bls.n	8000f54 <pong_loop+0x254>
 8000f4e:	4b10      	ldr	r3, [pc, #64]	@ (8000f90 <pong_loop+0x290>)
 8000f50:	2226      	movs	r2, #38	@ 0x26
 8000f52:	701a      	strb	r2, [r3, #0]

        // Player 2 control (Right paddle - Nunchuck 2 on I2C1)
        // Using calibrated center point of 174
        if (nunchuck2.joy_y > P2_JOY_UP_THRESHOLD) {
 8000f54:	787b      	ldrb	r3, [r7, #1]
 8000f56:	2bcc      	cmp	r3, #204	@ 0xcc
 8000f58:	d920      	bls.n	8000f9c <pong_loop+0x29c>
            player2_y--; // Move paddle UP (decrease Y)
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <pong_loop+0x294>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <pong_loop+0x294>)
 8000f64:	701a      	strb	r2, [r3, #0]
 8000f66:	e022      	b.n	8000fae <pong_loop+0x2ae>
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	200001b4 	.word	0x200001b4
 8000f70:	200001b8 	.word	0x200001b8
 8000f74:	20000001 	.word	0x20000001
 8000f78:	20000003 	.word	0x20000003
 8000f7c:	20000002 	.word	0x20000002
 8000f80:	20000004 	.word	0x20000004
 8000f84:	200001b7 	.word	0x200001b7
 8000f88:	200001b6 	.word	0x200001b6
 8000f8c:	200001b5 	.word	0x200001b5
 8000f90:	20000005 	.word	0x20000005
 8000f94:	20000006 	.word	0x20000006
 8000f98:	200001bc 	.word	0x200001bc
        } else if (nunchuck2.joy_y < P2_JOY_DOWN_THRESHOLD) {
 8000f9c:	787b      	ldrb	r3, [r7, #1]
 8000f9e:	2b8f      	cmp	r3, #143	@ 0x8f
 8000fa0:	d805      	bhi.n	8000fae <pong_loop+0x2ae>
            player2_y++; // Move paddle DOWN (increase Y)
 8000fa2:	4b11      	ldr	r3, [pc, #68]	@ (8000fe8 <pong_loop+0x2e8>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe8 <pong_loop+0x2e8>)
 8000fac:	701a      	strb	r2, [r3, #0]
        }

        // Constrain player 2 paddle
        if (player2_y < 1) player2_y = 1;
 8000fae:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe8 <pong_loop+0x2e8>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d102      	bne.n	8000fbc <pong_loop+0x2bc>
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe8 <pong_loop+0x2e8>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	701a      	strb	r2, [r3, #0]
        if (player2_y + PADDLE_HEIGHT > BOARD_SIZE_Y - 1) player2_y = BOARD_SIZE_Y - 1 - PADDLE_HEIGHT;
 8000fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <pong_loop+0x2e8>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b26      	cmp	r3, #38	@ 0x26
 8000fc2:	d902      	bls.n	8000fca <pong_loop+0x2ca>
 8000fc4:	4b08      	ldr	r3, [pc, #32]	@ (8000fe8 <pong_loop+0x2e8>)
 8000fc6:	2226      	movs	r2, #38	@ 0x26
 8000fc8:	701a      	strb	r2, [r3, #0]

        update_needed = true;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	77fb      	strb	r3, [r7, #31]
    }

    // ---- Update display ----
    if (update_needed) {
 8000fce:	7ffb      	ldrb	r3, [r7, #31]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d005      	beq.n	8000fe0 <pong_loop+0x2e0>
        drawGame();
 8000fd4:	f7ff fd8a 	bl	8000aec <drawGame>
 8000fd8:	e002      	b.n	8000fe0 <pong_loop+0x2e0>
        return;
 8000fda:	bf00      	nop
 8000fdc:	e000      	b.n	8000fe0 <pong_loop+0x2e0>
        return;
 8000fde:	bf00      	nop
    }
}
 8000fe0:	3720      	adds	r7, #32
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000006 	.word	0x20000006

08000fec <pong_setup>:

/* Call this once at startup */
void pong_setup(void) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
    // Initialize buzzer pin
    HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2101      	movs	r1, #1
 8000ff4:	4806      	ldr	r0, [pc, #24]	@ (8001010 <pong_setup+0x24>)
 8000ff6:	f001 f96b 	bl	80022d0 <HAL_GPIO_WritePin>

    // Initialize both nunchucks
    nunchuck_init();   // Player 1 on I2C2
 8000ffa:	f000 f9d1 	bl	80013a0 <nunchuck_init>
    nunchuck2_init();  // Player 2 on I2C1
 8000ffe:	f000 fa8f 	bl	8001520 <nunchuck2_init>

    // Show initial start screen
    waiting_for_start = true;
 8001002:	4b04      	ldr	r3, [pc, #16]	@ (8001014 <pong_setup+0x28>)
 8001004:	2201      	movs	r2, #1
 8001006:	701a      	strb	r2, [r3, #0]
    drawStartScreen();
 8001008:	f7ff fd08 	bl	8000a1c <drawStartScreen>
}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}
 8001010:	48000800 	.word	0x48000800
 8001014:	20000000 	.word	0x20000000

08001018 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800101e:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <HAL_MspInit+0x44>)
 8001020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001022:	4a0e      	ldr	r2, [pc, #56]	@ (800105c <HAL_MspInit+0x44>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6613      	str	r3, [r2, #96]	@ 0x60
 800102a:	4b0c      	ldr	r3, [pc, #48]	@ (800105c <HAL_MspInit+0x44>)
 800102c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001036:	4b09      	ldr	r3, [pc, #36]	@ (800105c <HAL_MspInit+0x44>)
 8001038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800103a:	4a08      	ldr	r2, [pc, #32]	@ (800105c <HAL_MspInit+0x44>)
 800103c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001040:	6593      	str	r3, [r2, #88]	@ 0x58
 8001042:	4b06      	ldr	r3, [pc, #24]	@ (800105c <HAL_MspInit+0x44>)
 8001044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800104a:	603b      	str	r3, [r7, #0]
 800104c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	40021000 	.word	0x40021000

08001060 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b0ae      	sub	sp, #184	@ 0xb8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001078:	f107 031c 	add.w	r3, r7, #28
 800107c:	2288      	movs	r2, #136	@ 0x88
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f004 f8f1 	bl	8005268 <memset>
  if(hi2c->Instance==I2C1)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a42      	ldr	r2, [pc, #264]	@ (8001194 <HAL_I2C_MspInit+0x134>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d13c      	bne.n	800110a <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001090:	2340      	movs	r3, #64	@ 0x40
 8001092:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001094:	2300      	movs	r3, #0
 8001096:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001098:	f107 031c 	add.w	r3, r7, #28
 800109c:	4618      	mov	r0, r3
 800109e:	f002 fee3 	bl	8003e68 <HAL_RCCEx_PeriphCLKConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010a8:	f7ff fbe4 	bl	8000874 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 80010ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b0:	4a39      	ldr	r2, [pc, #228]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 80010b2:	f043 0302 	orr.w	r3, r3, #2
 80010b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010b8:	4b37      	ldr	r3, [pc, #220]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 80010ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	61bb      	str	r3, [r7, #24]
 80010c2:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010cc:	2312      	movs	r3, #18
 80010ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d2:	2300      	movs	r3, #0
 80010d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d8:	2303      	movs	r3, #3
 80010da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010de:	2304      	movs	r3, #4
 80010e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80010e8:	4619      	mov	r1, r3
 80010ea:	482c      	ldr	r0, [pc, #176]	@ (800119c <HAL_I2C_MspInit+0x13c>)
 80010ec:	f000 ff46 	bl	8001f7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010f0:	4b29      	ldr	r3, [pc, #164]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 80010f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010f4:	4a28      	ldr	r2, [pc, #160]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 80010f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80010fc:	4b26      	ldr	r3, [pc, #152]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 80010fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001100:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001104:	617b      	str	r3, [r7, #20]
 8001106:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001108:	e040      	b.n	800118c <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a24      	ldr	r2, [pc, #144]	@ (80011a0 <HAL_I2C_MspInit+0x140>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d13b      	bne.n	800118c <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001114:	2380      	movs	r3, #128	@ 0x80
 8001116:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001118:	2300      	movs	r3, #0
 800111a:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800111c:	f107 031c 	add.w	r3, r7, #28
 8001120:	4618      	mov	r0, r3
 8001122:	f002 fea1 	bl	8003e68 <HAL_RCCEx_PeriphCLKConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 800112c:	f7ff fba2 	bl	8000874 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001130:	4b19      	ldr	r3, [pc, #100]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 8001132:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001134:	4a18      	ldr	r2, [pc, #96]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 8001136:	f043 0302 	orr.w	r3, r3, #2
 800113a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113c:	4b16      	ldr	r3, [pc, #88]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 800113e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001140:	f003 0302 	and.w	r3, r3, #2
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001148:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800114c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001150:	2312      	movs	r3, #18
 8001152:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115c:	2303      	movs	r3, #3
 800115e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001162:	2304      	movs	r3, #4
 8001164:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001168:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800116c:	4619      	mov	r1, r3
 800116e:	480b      	ldr	r0, [pc, #44]	@ (800119c <HAL_I2C_MspInit+0x13c>)
 8001170:	f000 ff04 	bl	8001f7c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001174:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 8001176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001178:	4a07      	ldr	r2, [pc, #28]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 800117a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800117e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001180:	4b05      	ldr	r3, [pc, #20]	@ (8001198 <HAL_I2C_MspInit+0x138>)
 8001182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001184:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]
}
 800118c:	bf00      	nop
 800118e:	37b8      	adds	r7, #184	@ 0xb8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40005400 	.word	0x40005400
 8001198:	40021000 	.word	0x40021000
 800119c:	48000400 	.word	0x48000400
 80011a0:	40005800 	.word	0x40005800

080011a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b0ac      	sub	sp, #176	@ 0xb0
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	2288      	movs	r2, #136	@ 0x88
 80011c2:	2100      	movs	r1, #0
 80011c4:	4618      	mov	r0, r3
 80011c6:	f004 f84f 	bl	8005268 <memset>
  if(huart->Instance==USART2)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a21      	ldr	r2, [pc, #132]	@ (8001254 <HAL_UART_MspInit+0xb0>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d13b      	bne.n	800124c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011d4:	2302      	movs	r3, #2
 80011d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011d8:	2300      	movs	r3, #0
 80011da:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	4618      	mov	r0, r3
 80011e2:	f002 fe41 	bl	8003e68 <HAL_RCCEx_PeriphCLKConfig>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011ec:	f7ff fb42 	bl	8000874 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011f0:	4b19      	ldr	r3, [pc, #100]	@ (8001258 <HAL_UART_MspInit+0xb4>)
 80011f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f4:	4a18      	ldr	r2, [pc, #96]	@ (8001258 <HAL_UART_MspInit+0xb4>)
 80011f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80011fc:	4b16      	ldr	r3, [pc, #88]	@ (8001258 <HAL_UART_MspInit+0xb4>)
 80011fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001200:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001204:	613b      	str	r3, [r7, #16]
 8001206:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b13      	ldr	r3, [pc, #76]	@ (8001258 <HAL_UART_MspInit+0xb4>)
 800120a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120c:	4a12      	ldr	r2, [pc, #72]	@ (8001258 <HAL_UART_MspInit+0xb4>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001214:	4b10      	ldr	r3, [pc, #64]	@ (8001258 <HAL_UART_MspInit+0xb4>)
 8001216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001220:	230c      	movs	r3, #12
 8001222:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	2302      	movs	r3, #2
 8001228:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001232:	2303      	movs	r3, #3
 8001234:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001238:	2307      	movs	r3, #7
 800123a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001242:	4619      	mov	r1, r3
 8001244:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001248:	f000 fe98 	bl	8001f7c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800124c:	bf00      	nop
 800124e:	37b0      	adds	r7, #176	@ 0xb0
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40004400 	.word	0x40004400
 8001258:	40021000 	.word	0x40021000

0800125c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <NMI_Handler+0x4>

08001264 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <HardFault_Handler+0x4>

0800126c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <MemManage_Handler+0x4>

08001274 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <BusFault_Handler+0x4>

0800127c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <UsageFault_Handler+0x4>

08001284 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001292:	b480      	push	{r7}
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012b2:	f000 fd39 	bl	8001d28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012c4:	4a14      	ldr	r2, [pc, #80]	@ (8001318 <_sbrk+0x5c>)
 80012c6:	4b15      	ldr	r3, [pc, #84]	@ (800131c <_sbrk+0x60>)
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012d0:	4b13      	ldr	r3, [pc, #76]	@ (8001320 <_sbrk+0x64>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d102      	bne.n	80012de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012d8:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <_sbrk+0x64>)
 80012da:	4a12      	ldr	r2, [pc, #72]	@ (8001324 <_sbrk+0x68>)
 80012dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012de:	4b10      	ldr	r3, [pc, #64]	@ (8001320 <_sbrk+0x64>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d207      	bcs.n	80012fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012ec:	f003 ffc4 	bl	8005278 <__errno>
 80012f0:	4603      	mov	r3, r0
 80012f2:	220c      	movs	r2, #12
 80012f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012f6:	f04f 33ff 	mov.w	r3, #4294967295
 80012fa:	e009      	b.n	8001310 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012fc:	4b08      	ldr	r3, [pc, #32]	@ (8001320 <_sbrk+0x64>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001302:	4b07      	ldr	r3, [pc, #28]	@ (8001320 <_sbrk+0x64>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4413      	add	r3, r2
 800130a:	4a05      	ldr	r2, [pc, #20]	@ (8001320 <_sbrk+0x64>)
 800130c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800130e:	68fb      	ldr	r3, [r7, #12]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20018000 	.word	0x20018000
 800131c:	00000400 	.word	0x00000400
 8001320:	200001c8 	.word	0x200001c8
 8001324:	20000720 	.word	0x20000720

08001328 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <SystemInit+0x20>)
 800132e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001332:	4a05      	ldr	r2, [pc, #20]	@ (8001348 <SystemInit+0x20>)
 8001334:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001338:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	e000ed00 	.word	0xe000ed00

0800134c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800134c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001384 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001350:	f7ff ffea 	bl	8001328 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001354:	480c      	ldr	r0, [pc, #48]	@ (8001388 <LoopForever+0x6>)
  ldr r1, =_edata
 8001356:	490d      	ldr	r1, [pc, #52]	@ (800138c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001358:	4a0d      	ldr	r2, [pc, #52]	@ (8001390 <LoopForever+0xe>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800135c:	e002      	b.n	8001364 <LoopCopyDataInit>

0800135e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001362:	3304      	adds	r3, #4

08001364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001368:	d3f9      	bcc.n	800135e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <LoopForever+0x12>)
  ldr r4, =_ebss
 800136c:	4c0a      	ldr	r4, [pc, #40]	@ (8001398 <LoopForever+0x16>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001370:	e001      	b.n	8001376 <LoopFillZerobss>

08001372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001374:	3204      	adds	r2, #4

08001376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001378:	d3fb      	bcc.n	8001372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800137a:	f003 ff83 	bl	8005284 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800137e:	f7ff f90d 	bl	800059c <main>

08001382 <LoopForever>:

LoopForever:
    b LoopForever
 8001382:	e7fe      	b.n	8001382 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001384:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800138c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001390:	080063d8 	.word	0x080063d8
  ldr r2, =_sbss
 8001394:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001398:	20000720 	.word	0x20000720

0800139c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800139c:	e7fe      	b.n	800139c <ADC1_2_IRQHandler>
	...

080013a0 <nunchuck_init>:
#include "nunchuck.h"
#include <string.h> // For memset

extern I2C_HandleTypeDef hi2c2;

void nunchuck_init(void) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af02      	add	r7, sp, #8
    // Standard "Unlock" command for encrypted Nunchucks
    // We send 0x40, 0x00 to address 0x52
    uint8_t unlock_seq[] = {0x40, 0x00};
 80013a6:	2340      	movs	r3, #64	@ 0x40
 80013a8:	80bb      	strh	r3, [r7, #4]

    // Wait briefly for power stabilization
    HAL_Delay(10);
 80013aa:	200a      	movs	r0, #10
 80013ac:	f000 fcdc 	bl	8001d68 <HAL_Delay>

    // Transmit the unlock sequence
    HAL_I2C_Master_Transmit(&hi2c2, NUNCHUCK_ADDR, unlock_seq, 2, HAL_MAX_DELAY);
 80013b0:	1d3a      	adds	r2, r7, #4
 80013b2:	f04f 33ff 	mov.w	r3, #4294967295
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	2302      	movs	r3, #2
 80013ba:	21a4      	movs	r1, #164	@ 0xa4
 80013bc:	4804      	ldr	r0, [pc, #16]	@ (80013d0 <nunchuck_init+0x30>)
 80013be:	f001 f83b 	bl	8002438 <HAL_I2C_Master_Transmit>

    HAL_Delay(10);
 80013c2:	200a      	movs	r0, #10
 80013c4:	f000 fcd0 	bl	8001d68 <HAL_Delay>
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200000d8 	.word	0x200000d8

080013d4 <nunchuck_read>:

nunchuck_t nunchuck_read(void) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08c      	sub	sp, #48	@ 0x30
 80013d8:	af02      	add	r7, sp, #8
 80013da:	6078      	str	r0, [r7, #4]
    nunchuck_t state = {0};
 80013dc:	f107 0318 	add.w	r3, r7, #24
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	811a      	strh	r2, [r3, #8]
    uint8_t data[6] = {0};
 80013e8:	f107 0310 	add.w	r3, r7, #16
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	809a      	strh	r2, [r3, #4]
    uint8_t cmd = 0x00;
 80013f2:	2300      	movs	r3, #0
 80013f4:	73fb      	strb	r3, [r7, #15]

    // 1. Send 0x00 to request data
    if (HAL_I2C_Master_Transmit(&hi2c2, NUNCHUCK_ADDR, &cmd, 1, 10) != HAL_OK) {
 80013f6:	f107 020f 	add.w	r2, r7, #15
 80013fa:	230a      	movs	r3, #10
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2301      	movs	r3, #1
 8001400:	21a4      	movs	r1, #164	@ 0xa4
 8001402:	4846      	ldr	r0, [pc, #280]	@ (800151c <nunchuck_read+0x148>)
 8001404:	f001 f818 	bl	8002438 <HAL_I2C_Master_Transmit>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d009      	beq.n	8001422 <nunchuck_read+0x4e>
        return state; // Return empty state if I2C fails
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	461a      	mov	r2, r3
 8001412:	f107 0318 	add.w	r3, r7, #24
 8001416:	cb03      	ldmia	r3!, {r0, r1}
 8001418:	6010      	str	r0, [r2, #0]
 800141a:	6051      	str	r1, [r2, #4]
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	8113      	strh	r3, [r2, #8]
 8001420:	e077      	b.n	8001512 <nunchuck_read+0x13e>
    }

    // 2. Wait for conversion
    HAL_Delay(2);
 8001422:	2002      	movs	r0, #2
 8001424:	f000 fca0 	bl	8001d68 <HAL_Delay>

    // 3. Receive 6 bytes of data
    if (HAL_I2C_Master_Receive(&hi2c2, NUNCHUCK_ADDR, data, 6, 10) == HAL_OK) {
 8001428:	f107 0210 	add.w	r2, r7, #16
 800142c:	230a      	movs	r3, #10
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	2306      	movs	r3, #6
 8001432:	21a4      	movs	r1, #164	@ 0xa4
 8001434:	4839      	ldr	r0, [pc, #228]	@ (800151c <nunchuck_read+0x148>)
 8001436:	f001 f917 	bl	8002668 <HAL_I2C_Master_Receive>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d15f      	bne.n	8001500 <nunchuck_read+0x12c>

        // 4. Apply your specific Decryption Logic: (x ^ 0x17) + 0x17
        for (int i = 0; i < 6; i++) {
 8001440:	2300      	movs	r3, #0
 8001442:	627b      	str	r3, [r7, #36]	@ 0x24
 8001444:	e012      	b.n	800146c <nunchuck_read+0x98>
            data[i] = (data[i] ^ 0x17) + 0x17;
 8001446:	f107 0210 	add.w	r2, r7, #16
 800144a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144c:	4413      	add	r3, r2
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	f083 0317 	eor.w	r3, r3, #23
 8001454:	b2db      	uxtb	r3, r3
 8001456:	3317      	adds	r3, #23
 8001458:	b2d9      	uxtb	r1, r3
 800145a:	f107 0210 	add.w	r2, r7, #16
 800145e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001460:	4413      	add	r3, r2
 8001462:	460a      	mov	r2, r1
 8001464:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 6; i++) {
 8001466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001468:	3301      	adds	r3, #1
 800146a:	627b      	str	r3, [r7, #36]	@ 0x24
 800146c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800146e:	2b05      	cmp	r3, #5
 8001470:	dde9      	ble.n	8001446 <nunchuck_read+0x72>
        }

        // 5. Parse decoded data
        state.joy_x = data[0];
 8001472:	7c3b      	ldrb	r3, [r7, #16]
 8001474:	763b      	strb	r3, [r7, #24]
        state.joy_y = data[1];
 8001476:	7c7b      	ldrb	r3, [r7, #17]
 8001478:	767b      	strb	r3, [r7, #25]
        
        // Accelerometer data is 10-bit (Upper 8 bits in bytes 2-4, Lower 2 bits in byte 5)
        state.accel_x = (data[2] << 2) | ((data[5] >> 2) & 0x03);
 800147a:	7cbb      	ldrb	r3, [r7, #18]
 800147c:	b21b      	sxth	r3, r3
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	b21a      	sxth	r2, r3
 8001482:	7d7b      	ldrb	r3, [r7, #21]
 8001484:	089b      	lsrs	r3, r3, #2
 8001486:	b2db      	uxtb	r3, r3
 8001488:	b21b      	sxth	r3, r3
 800148a:	f003 0303 	and.w	r3, r3, #3
 800148e:	b21b      	sxth	r3, r3
 8001490:	4313      	orrs	r3, r2
 8001492:	b21b      	sxth	r3, r3
 8001494:	b29b      	uxth	r3, r3
 8001496:	837b      	strh	r3, [r7, #26]
        state.accel_y = (data[3] << 2) | ((data[5] >> 4) & 0x03);
 8001498:	7cfb      	ldrb	r3, [r7, #19]
 800149a:	b21b      	sxth	r3, r3
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	b21a      	sxth	r2, r3
 80014a0:	7d7b      	ldrb	r3, [r7, #21]
 80014a2:	091b      	lsrs	r3, r3, #4
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	f003 0303 	and.w	r3, r3, #3
 80014ac:	b21b      	sxth	r3, r3
 80014ae:	4313      	orrs	r3, r2
 80014b0:	b21b      	sxth	r3, r3
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	83bb      	strh	r3, [r7, #28]
        state.accel_z = (data[4] << 2) | ((data[5] >> 6) & 0x03);
 80014b6:	7d3b      	ldrb	r3, [r7, #20]
 80014b8:	b21b      	sxth	r3, r3
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	b21a      	sxth	r2, r3
 80014be:	7d7b      	ldrb	r3, [r7, #21]
 80014c0:	099b      	lsrs	r3, r3, #6
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	b21b      	sxth	r3, r3
 80014c6:	f003 0303 	and.w	r3, r3, #3
 80014ca:	b21b      	sxth	r3, r3
 80014cc:	4313      	orrs	r3, r2
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	83fb      	strh	r3, [r7, #30]

        // Buttons are active LOW (0 when pressed). We invert them to be 1 when pressed.
        // Bit 0 is Z, Bit 1 is C.
        state.z_btn = !((data[5] >> 0) & 0x01);
 80014d4:	7d7b      	ldrb	r3, [r7, #21]
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	2b00      	cmp	r3, #0
 80014dc:	bf0c      	ite	eq
 80014de:	2301      	moveq	r3, #1
 80014e0:	2300      	movne	r3, #0
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	f887 3020 	strb.w	r3, [r7, #32]
        state.c_btn = !((data[5] >> 1) & 0x01);
 80014e8:	7d7b      	ldrb	r3, [r7, #21]
 80014ea:	085b      	lsrs	r3, r3, #1
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	bf0c      	ite	eq
 80014f6:	2301      	moveq	r3, #1
 80014f8:	2300      	movne	r3, #0
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    }

    return state;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	461a      	mov	r2, r3
 8001504:	f107 0318 	add.w	r3, r7, #24
 8001508:	cb03      	ldmia	r3!, {r0, r1}
 800150a:	6010      	str	r0, [r2, #0]
 800150c:	6051      	str	r1, [r2, #4]
 800150e:	881b      	ldrh	r3, [r3, #0]
 8001510:	8113      	strh	r3, [r2, #8]
}
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	3728      	adds	r7, #40	@ 0x28
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	200000d8 	.word	0x200000d8

08001520 <nunchuck2_init>:
#include "nunchuck2.h"
#include <string.h> // For memset

extern I2C_HandleTypeDef hi2c1;

void nunchuck2_init(void) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af02      	add	r7, sp, #8
    // Standard "Unlock" command for encrypted Nunchucks
    // We send 0x40, 0x00 to address 0x52
    uint8_t unlock_seq[] = {0x40, 0x00};
 8001526:	2340      	movs	r3, #64	@ 0x40
 8001528:	80bb      	strh	r3, [r7, #4]

    // Wait briefly for power stabilization
    HAL_Delay(10);
 800152a:	200a      	movs	r0, #10
 800152c:	f000 fc1c 	bl	8001d68 <HAL_Delay>

    // Transmit the unlock sequence
    HAL_I2C_Master_Transmit(&hi2c1, NUNCHUCK2_ADDR, unlock_seq, 2, HAL_MAX_DELAY);
 8001530:	1d3a      	adds	r2, r7, #4
 8001532:	f04f 33ff 	mov.w	r3, #4294967295
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	2302      	movs	r3, #2
 800153a:	21a4      	movs	r1, #164	@ 0xa4
 800153c:	4804      	ldr	r0, [pc, #16]	@ (8001550 <nunchuck2_init+0x30>)
 800153e:	f000 ff7b 	bl	8002438 <HAL_I2C_Master_Transmit>

    HAL_Delay(10);
 8001542:	200a      	movs	r0, #10
 8001544:	f000 fc10 	bl	8001d68 <HAL_Delay>
}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000084 	.word	0x20000084

08001554 <nunchuck2_read>:

nunchuck2_t nunchuck2_read(void) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b08c      	sub	sp, #48	@ 0x30
 8001558:	af02      	add	r7, sp, #8
 800155a:	6078      	str	r0, [r7, #4]
    nunchuck2_t state = {0};
 800155c:	f107 0318 	add.w	r3, r7, #24
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	811a      	strh	r2, [r3, #8]
    uint8_t data[6] = {0};
 8001568:	f107 0310 	add.w	r3, r7, #16
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	809a      	strh	r2, [r3, #4]
    uint8_t cmd = 0x00;
 8001572:	2300      	movs	r3, #0
 8001574:	73fb      	strb	r3, [r7, #15]

    // 1. Send 0x00 to request data
    if (HAL_I2C_Master_Transmit(&hi2c1, NUNCHUCK2_ADDR, &cmd, 1, 10) != HAL_OK) {
 8001576:	f107 020f 	add.w	r2, r7, #15
 800157a:	230a      	movs	r3, #10
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	2301      	movs	r3, #1
 8001580:	21a4      	movs	r1, #164	@ 0xa4
 8001582:	4846      	ldr	r0, [pc, #280]	@ (800169c <nunchuck2_read+0x148>)
 8001584:	f000 ff58 	bl	8002438 <HAL_I2C_Master_Transmit>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d009      	beq.n	80015a2 <nunchuck2_read+0x4e>
        return state; // Return empty state if I2C fails
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	461a      	mov	r2, r3
 8001592:	f107 0318 	add.w	r3, r7, #24
 8001596:	cb03      	ldmia	r3!, {r0, r1}
 8001598:	6010      	str	r0, [r2, #0]
 800159a:	6051      	str	r1, [r2, #4]
 800159c:	881b      	ldrh	r3, [r3, #0]
 800159e:	8113      	strh	r3, [r2, #8]
 80015a0:	e077      	b.n	8001692 <nunchuck2_read+0x13e>
    }

    // 2. Wait for conversion
    HAL_Delay(2);
 80015a2:	2002      	movs	r0, #2
 80015a4:	f000 fbe0 	bl	8001d68 <HAL_Delay>

    // 3. Receive 6 bytes of data
    if (HAL_I2C_Master_Receive(&hi2c1, NUNCHUCK2_ADDR, data, 6, 10) == HAL_OK) {
 80015a8:	f107 0210 	add.w	r2, r7, #16
 80015ac:	230a      	movs	r3, #10
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	2306      	movs	r3, #6
 80015b2:	21a4      	movs	r1, #164	@ 0xa4
 80015b4:	4839      	ldr	r0, [pc, #228]	@ (800169c <nunchuck2_read+0x148>)
 80015b6:	f001 f857 	bl	8002668 <HAL_I2C_Master_Receive>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d15f      	bne.n	8001680 <nunchuck2_read+0x12c>

        // 4. Apply your specific Decryption Logic: (x ^ 0x17) + 0x17
        for (int i = 0; i < 6; i++) {
 80015c0:	2300      	movs	r3, #0
 80015c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80015c4:	e012      	b.n	80015ec <nunchuck2_read+0x98>
            data[i] = (data[i] ^ 0x17) + 0x17;
 80015c6:	f107 0210 	add.w	r2, r7, #16
 80015ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015cc:	4413      	add	r3, r2
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	f083 0317 	eor.w	r3, r3, #23
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	3317      	adds	r3, #23
 80015d8:	b2d9      	uxtb	r1, r3
 80015da:	f107 0210 	add.w	r2, r7, #16
 80015de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e0:	4413      	add	r3, r2
 80015e2:	460a      	mov	r2, r1
 80015e4:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 6; i++) {
 80015e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e8:	3301      	adds	r3, #1
 80015ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80015ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ee:	2b05      	cmp	r3, #5
 80015f0:	dde9      	ble.n	80015c6 <nunchuck2_read+0x72>
        }

        // 5. Parse decoded data
        state.joy_x = data[0];
 80015f2:	7c3b      	ldrb	r3, [r7, #16]
 80015f4:	763b      	strb	r3, [r7, #24]
        state.joy_y = data[1];
 80015f6:	7c7b      	ldrb	r3, [r7, #17]
 80015f8:	767b      	strb	r3, [r7, #25]
        
        // Accelerometer data is 10-bit (Upper 8 bits in bytes 2-4, Lower 2 bits in byte 5)
        state.accel_x = (data[2] << 2) | ((data[5] >> 2) & 0x03);
 80015fa:	7cbb      	ldrb	r3, [r7, #18]
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	b21a      	sxth	r2, r3
 8001602:	7d7b      	ldrb	r3, [r7, #21]
 8001604:	089b      	lsrs	r3, r3, #2
 8001606:	b2db      	uxtb	r3, r3
 8001608:	b21b      	sxth	r3, r3
 800160a:	f003 0303 	and.w	r3, r3, #3
 800160e:	b21b      	sxth	r3, r3
 8001610:	4313      	orrs	r3, r2
 8001612:	b21b      	sxth	r3, r3
 8001614:	b29b      	uxth	r3, r3
 8001616:	837b      	strh	r3, [r7, #26]
        state.accel_y = (data[3] << 2) | ((data[5] >> 4) & 0x03);
 8001618:	7cfb      	ldrb	r3, [r7, #19]
 800161a:	b21b      	sxth	r3, r3
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	b21a      	sxth	r2, r3
 8001620:	7d7b      	ldrb	r3, [r7, #21]
 8001622:	091b      	lsrs	r3, r3, #4
 8001624:	b2db      	uxtb	r3, r3
 8001626:	b21b      	sxth	r3, r3
 8001628:	f003 0303 	and.w	r3, r3, #3
 800162c:	b21b      	sxth	r3, r3
 800162e:	4313      	orrs	r3, r2
 8001630:	b21b      	sxth	r3, r3
 8001632:	b29b      	uxth	r3, r3
 8001634:	83bb      	strh	r3, [r7, #28]
        state.accel_z = (data[4] << 2) | ((data[5] >> 6) & 0x03);
 8001636:	7d3b      	ldrb	r3, [r7, #20]
 8001638:	b21b      	sxth	r3, r3
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	b21a      	sxth	r2, r3
 800163e:	7d7b      	ldrb	r3, [r7, #21]
 8001640:	099b      	lsrs	r3, r3, #6
 8001642:	b2db      	uxtb	r3, r3
 8001644:	b21b      	sxth	r3, r3
 8001646:	f003 0303 	and.w	r3, r3, #3
 800164a:	b21b      	sxth	r3, r3
 800164c:	4313      	orrs	r3, r2
 800164e:	b21b      	sxth	r3, r3
 8001650:	b29b      	uxth	r3, r3
 8001652:	83fb      	strh	r3, [r7, #30]

        // Buttons are active LOW (0 when pressed). We invert them to be 1 when pressed.
        // Bit 0 is Z, Bit 1 is C.
        state.z_btn = !((data[5] >> 0) & 0x01);
 8001654:	7d7b      	ldrb	r3, [r7, #21]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	2b00      	cmp	r3, #0
 800165c:	bf0c      	ite	eq
 800165e:	2301      	moveq	r3, #1
 8001660:	2300      	movne	r3, #0
 8001662:	b2db      	uxtb	r3, r3
 8001664:	f887 3020 	strb.w	r3, [r7, #32]
        state.c_btn = !((data[5] >> 1) & 0x01);
 8001668:	7d7b      	ldrb	r3, [r7, #21]
 800166a:	085b      	lsrs	r3, r3, #1
 800166c:	b2db      	uxtb	r3, r3
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	2b00      	cmp	r3, #0
 8001674:	bf0c      	ite	eq
 8001676:	2301      	moveq	r3, #1
 8001678:	2300      	movne	r3, #0
 800167a:	b2db      	uxtb	r3, r3
 800167c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    }

    return state;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	461a      	mov	r2, r3
 8001684:	f107 0318 	add.w	r3, r7, #24
 8001688:	cb03      	ldmia	r3!, {r0, r1}
 800168a:	6010      	str	r0, [r2, #0]
 800168c:	6051      	str	r1, [r2, #4]
 800168e:	881b      	ldrh	r3, [r3, #0]
 8001690:	8113      	strh	r3, [r2, #8]
}
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	3728      	adds	r7, #40	@ 0x28
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000084 	.word	0x20000084

080016a0 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
	...

080016b0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af04      	add	r7, sp, #16
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80016ba:	f04f 33ff 	mov.w	r3, #4294967295
 80016be:	9302      	str	r3, [sp, #8]
 80016c0:	2301      	movs	r3, #1
 80016c2:	9301      	str	r3, [sp, #4]
 80016c4:	1dfb      	adds	r3, r7, #7
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	2301      	movs	r3, #1
 80016ca:	2200      	movs	r2, #0
 80016cc:	2178      	movs	r1, #120	@ 0x78
 80016ce:	4803      	ldr	r0, [pc, #12]	@ (80016dc <ssd1306_WriteCommand+0x2c>)
 80016d0:	f001 f8c0 	bl	8002854 <HAL_I2C_Mem_Write>
}
 80016d4:	bf00      	nop
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20000084 	.word	0x20000084

080016e0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af04      	add	r7, sp, #16
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	f04f 32ff 	mov.w	r2, #4294967295
 80016f2:	9202      	str	r2, [sp, #8]
 80016f4:	9301      	str	r3, [sp, #4]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	2301      	movs	r3, #1
 80016fc:	2240      	movs	r2, #64	@ 0x40
 80016fe:	2178      	movs	r1, #120	@ 0x78
 8001700:	4803      	ldr	r0, [pc, #12]	@ (8001710 <ssd1306_WriteData+0x30>)
 8001702:	f001 f8a7 	bl	8002854 <HAL_I2C_Mem_Write>
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000084 	.word	0x20000084

08001714 <ssd1306_Clear>:
        ret = SSD1306_OK;
    }
    return ret;
}

void ssd1306_Clear(void) {
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
    ssd1306_Fill(Black);
 8001718:	2000      	movs	r0, #0
 800171a:	f000 f871 	bl	8001800 <ssd1306_Fill>
    ssd1306_SetCursor(0, 0);
 800171e:	2100      	movs	r1, #0
 8001720:	2000      	movs	r0, #0
 8001722:	f000 f9b9 	bl	8001a98 <ssd1306_SetCursor>
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
	...

0800172c <ssd1306_Init>:

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001730:	f7ff ffb6 	bl	80016a0 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001734:	2064      	movs	r0, #100	@ 0x64
 8001736:	f000 fb17 	bl	8001d68 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800173a:	2000      	movs	r0, #0
 800173c:	f000 fa7a 	bl	8001c34 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001740:	2020      	movs	r0, #32
 8001742:	f7ff ffb5 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001746:	2000      	movs	r0, #0
 8001748:	f7ff ffb2 	bl	80016b0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800174c:	20b0      	movs	r0, #176	@ 0xb0
 800174e:	f7ff ffaf 	bl	80016b0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001752:	20c8      	movs	r0, #200	@ 0xc8
 8001754:	f7ff ffac 	bl	80016b0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001758:	2000      	movs	r0, #0
 800175a:	f7ff ffa9 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800175e:	2010      	movs	r0, #16
 8001760:	f7ff ffa6 	bl	80016b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001764:	2040      	movs	r0, #64	@ 0x40
 8001766:	f7ff ffa3 	bl	80016b0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800176a:	20ff      	movs	r0, #255	@ 0xff
 800176c:	f000 fa4f 	bl	8001c0e <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001770:	20a1      	movs	r0, #161	@ 0xa1
 8001772:	f7ff ff9d 	bl	80016b0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001776:	20a6      	movs	r0, #166	@ 0xa6
 8001778:	f7ff ff9a 	bl	80016b0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800177c:	20a8      	movs	r0, #168	@ 0xa8
 800177e:	f7ff ff97 	bl	80016b0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001782:	203f      	movs	r0, #63	@ 0x3f
 8001784:	f7ff ff94 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001788:	20a4      	movs	r0, #164	@ 0xa4
 800178a:	f7ff ff91 	bl	80016b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800178e:	20d3      	movs	r0, #211	@ 0xd3
 8001790:	f7ff ff8e 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001794:	2000      	movs	r0, #0
 8001796:	f7ff ff8b 	bl	80016b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800179a:	20d5      	movs	r0, #213	@ 0xd5
 800179c:	f7ff ff88 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80017a0:	20f0      	movs	r0, #240	@ 0xf0
 80017a2:	f7ff ff85 	bl	80016b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80017a6:	20d9      	movs	r0, #217	@ 0xd9
 80017a8:	f7ff ff82 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80017ac:	2022      	movs	r0, #34	@ 0x22
 80017ae:	f7ff ff7f 	bl	80016b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80017b2:	20da      	movs	r0, #218	@ 0xda
 80017b4:	f7ff ff7c 	bl	80016b0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80017b8:	2012      	movs	r0, #18
 80017ba:	f7ff ff79 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80017be:	20db      	movs	r0, #219	@ 0xdb
 80017c0:	f7ff ff76 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80017c4:	2020      	movs	r0, #32
 80017c6:	f7ff ff73 	bl	80016b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80017ca:	208d      	movs	r0, #141	@ 0x8d
 80017cc:	f7ff ff70 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80017d0:	2014      	movs	r0, #20
 80017d2:	f7ff ff6d 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80017d6:	2001      	movs	r0, #1
 80017d8:	f000 fa2c 	bl	8001c34 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80017dc:	2000      	movs	r0, #0
 80017de:	f000 f80f 	bl	8001800 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80017e2:	f000 f825 	bl	8001830 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80017e6:	4b05      	ldr	r3, [pc, #20]	@ (80017fc <ssd1306_Init+0xd0>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80017ec:	4b03      	ldr	r3, [pc, #12]	@ (80017fc <ssd1306_Init+0xd0>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80017f2:	4b02      	ldr	r3, [pc, #8]	@ (80017fc <ssd1306_Init+0xd0>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	711a      	strb	r2, [r3, #4]
}
 80017f8:	bf00      	nop
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	200005cc 	.word	0x200005cc

08001800 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d101      	bne.n	8001814 <ssd1306_Fill+0x14>
 8001810:	2300      	movs	r3, #0
 8001812:	e000      	b.n	8001816 <ssd1306_Fill+0x16>
 8001814:	23ff      	movs	r3, #255	@ 0xff
 8001816:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800181a:	4619      	mov	r1, r3
 800181c:	4803      	ldr	r0, [pc, #12]	@ (800182c <ssd1306_Fill+0x2c>)
 800181e:	f003 fd23 	bl	8005268 <memset>
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200001cc 	.word	0x200001cc

08001830 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001836:	2300      	movs	r3, #0
 8001838:	71fb      	strb	r3, [r7, #7]
 800183a:	e016      	b.n	800186a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	3b50      	subs	r3, #80	@ 0x50
 8001840:	b2db      	uxtb	r3, r3
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ff34 	bl	80016b0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001848:	2000      	movs	r0, #0
 800184a:	f7ff ff31 	bl	80016b0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800184e:	2010      	movs	r0, #16
 8001850:	f7ff ff2e 	bl	80016b0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	01db      	lsls	r3, r3, #7
 8001858:	4a08      	ldr	r2, [pc, #32]	@ (800187c <ssd1306_UpdateScreen+0x4c>)
 800185a:	4413      	add	r3, r2
 800185c:	2180      	movs	r1, #128	@ 0x80
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff ff3e 	bl	80016e0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	3301      	adds	r3, #1
 8001868:	71fb      	strb	r3, [r7, #7]
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	2b07      	cmp	r3, #7
 800186e:	d9e5      	bls.n	800183c <ssd1306_UpdateScreen+0xc>
    }
}
 8001870:	bf00      	nop
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	200001cc 	.word	0x200001cc

08001880 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	71fb      	strb	r3, [r7, #7]
 800188a:	460b      	mov	r3, r1
 800188c:	71bb      	strb	r3, [r7, #6]
 800188e:	4613      	mov	r3, r2
 8001890:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001896:	2b00      	cmp	r3, #0
 8001898:	db3d      	blt.n	8001916 <ssd1306_DrawPixel+0x96>
 800189a:	79bb      	ldrb	r3, [r7, #6]
 800189c:	2b3f      	cmp	r3, #63	@ 0x3f
 800189e:	d83a      	bhi.n	8001916 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80018a0:	797b      	ldrb	r3, [r7, #5]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d11a      	bne.n	80018dc <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80018a6:	79fa      	ldrb	r2, [r7, #7]
 80018a8:	79bb      	ldrb	r3, [r7, #6]
 80018aa:	08db      	lsrs	r3, r3, #3
 80018ac:	b2d8      	uxtb	r0, r3
 80018ae:	4603      	mov	r3, r0
 80018b0:	01db      	lsls	r3, r3, #7
 80018b2:	4413      	add	r3, r2
 80018b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001924 <ssd1306_DrawPixel+0xa4>)
 80018b6:	5cd3      	ldrb	r3, [r2, r3]
 80018b8:	b25a      	sxtb	r2, r3
 80018ba:	79bb      	ldrb	r3, [r7, #6]
 80018bc:	f003 0307 	and.w	r3, r3, #7
 80018c0:	2101      	movs	r1, #1
 80018c2:	fa01 f303 	lsl.w	r3, r1, r3
 80018c6:	b25b      	sxtb	r3, r3
 80018c8:	4313      	orrs	r3, r2
 80018ca:	b259      	sxtb	r1, r3
 80018cc:	79fa      	ldrb	r2, [r7, #7]
 80018ce:	4603      	mov	r3, r0
 80018d0:	01db      	lsls	r3, r3, #7
 80018d2:	4413      	add	r3, r2
 80018d4:	b2c9      	uxtb	r1, r1
 80018d6:	4a13      	ldr	r2, [pc, #76]	@ (8001924 <ssd1306_DrawPixel+0xa4>)
 80018d8:	54d1      	strb	r1, [r2, r3]
 80018da:	e01d      	b.n	8001918 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80018dc:	79fa      	ldrb	r2, [r7, #7]
 80018de:	79bb      	ldrb	r3, [r7, #6]
 80018e0:	08db      	lsrs	r3, r3, #3
 80018e2:	b2d8      	uxtb	r0, r3
 80018e4:	4603      	mov	r3, r0
 80018e6:	01db      	lsls	r3, r3, #7
 80018e8:	4413      	add	r3, r2
 80018ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001924 <ssd1306_DrawPixel+0xa4>)
 80018ec:	5cd3      	ldrb	r3, [r2, r3]
 80018ee:	b25a      	sxtb	r2, r3
 80018f0:	79bb      	ldrb	r3, [r7, #6]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	2101      	movs	r1, #1
 80018f8:	fa01 f303 	lsl.w	r3, r1, r3
 80018fc:	b25b      	sxtb	r3, r3
 80018fe:	43db      	mvns	r3, r3
 8001900:	b25b      	sxtb	r3, r3
 8001902:	4013      	ands	r3, r2
 8001904:	b259      	sxtb	r1, r3
 8001906:	79fa      	ldrb	r2, [r7, #7]
 8001908:	4603      	mov	r3, r0
 800190a:	01db      	lsls	r3, r3, #7
 800190c:	4413      	add	r3, r2
 800190e:	b2c9      	uxtb	r1, r1
 8001910:	4a04      	ldr	r2, [pc, #16]	@ (8001924 <ssd1306_DrawPixel+0xa4>)
 8001912:	54d1      	strb	r1, [r2, r3]
 8001914:	e000      	b.n	8001918 <ssd1306_DrawPixel+0x98>
        return;
 8001916:	bf00      	nop
    }
}
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	200001cc 	.word	0x200001cc

08001928 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001928:	b590      	push	{r4, r7, lr}
 800192a:	b089      	sub	sp, #36	@ 0x24
 800192c:	af00      	add	r7, sp, #0
 800192e:	4604      	mov	r4, r0
 8001930:	4638      	mov	r0, r7
 8001932:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001936:	4623      	mov	r3, r4
 8001938:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800193a:	7bfb      	ldrb	r3, [r7, #15]
 800193c:	2b1f      	cmp	r3, #31
 800193e:	d902      	bls.n	8001946 <ssd1306_WriteChar+0x1e>
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	2b7e      	cmp	r3, #126	@ 0x7e
 8001944:	d901      	bls.n	800194a <ssd1306_WriteChar+0x22>
        return 0;
 8001946:	2300      	movs	r3, #0
 8001948:	e079      	b.n	8001a3e <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d005      	beq.n	800195c <ssd1306_WriteChar+0x34>
 8001950:	68ba      	ldr	r2, [r7, #8]
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	3b20      	subs	r3, #32
 8001956:	4413      	add	r3, r2
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	e000      	b.n	800195e <ssd1306_WriteChar+0x36>
 800195c:	783b      	ldrb	r3, [r7, #0]
 800195e:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001960:	4b39      	ldr	r3, [pc, #228]	@ (8001a48 <ssd1306_WriteChar+0x120>)
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	461a      	mov	r2, r3
 8001966:	7dfb      	ldrb	r3, [r7, #23]
 8001968:	4413      	add	r3, r2
 800196a:	2b80      	cmp	r3, #128	@ 0x80
 800196c:	dc06      	bgt.n	800197c <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800196e:	4b36      	ldr	r3, [pc, #216]	@ (8001a48 <ssd1306_WriteChar+0x120>)
 8001970:	885b      	ldrh	r3, [r3, #2]
 8001972:	461a      	mov	r2, r3
 8001974:	787b      	ldrb	r3, [r7, #1]
 8001976:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001978:	2b40      	cmp	r3, #64	@ 0x40
 800197a:	dd01      	ble.n	8001980 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 800197c:	2300      	movs	r3, #0
 800197e:	e05e      	b.n	8001a3e <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001980:	2300      	movs	r3, #0
 8001982:	61fb      	str	r3, [r7, #28]
 8001984:	e04d      	b.n	8001a22 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	7bfb      	ldrb	r3, [r7, #15]
 800198a:	3b20      	subs	r3, #32
 800198c:	7879      	ldrb	r1, [r7, #1]
 800198e:	fb01 f303 	mul.w	r3, r1, r3
 8001992:	4619      	mov	r1, r3
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	440b      	add	r3, r1
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	4413      	add	r3, r2
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80019a0:	2300      	movs	r3, #0
 80019a2:	61bb      	str	r3, [r7, #24]
 80019a4:	e036      	b.n	8001a14 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d013      	beq.n	80019de <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80019b6:	4b24      	ldr	r3, [pc, #144]	@ (8001a48 <ssd1306_WriteChar+0x120>)
 80019b8:	881b      	ldrh	r3, [r3, #0]
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	4413      	add	r3, r2
 80019c2:	b2d8      	uxtb	r0, r3
 80019c4:	4b20      	ldr	r3, [pc, #128]	@ (8001a48 <ssd1306_WriteChar+0x120>)
 80019c6:	885b      	ldrh	r3, [r3, #2]
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	4413      	add	r3, r2
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80019d6:	4619      	mov	r1, r3
 80019d8:	f7ff ff52 	bl	8001880 <ssd1306_DrawPixel>
 80019dc:	e017      	b.n	8001a0e <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80019de:	4b1a      	ldr	r3, [pc, #104]	@ (8001a48 <ssd1306_WriteChar+0x120>)
 80019e0:	881b      	ldrh	r3, [r3, #0]
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	4413      	add	r3, r2
 80019ea:	b2d8      	uxtb	r0, r3
 80019ec:	4b16      	ldr	r3, [pc, #88]	@ (8001a48 <ssd1306_WriteChar+0x120>)
 80019ee:	885b      	ldrh	r3, [r3, #2]
 80019f0:	b2da      	uxtb	r2, r3
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	4413      	add	r3, r2
 80019f8:	b2d9      	uxtb	r1, r3
 80019fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	bf0c      	ite	eq
 8001a02:	2301      	moveq	r3, #1
 8001a04:	2300      	movne	r3, #0
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	461a      	mov	r2, r3
 8001a0a:	f7ff ff39 	bl	8001880 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	3301      	adds	r3, #1
 8001a12:	61bb      	str	r3, [r7, #24]
 8001a14:	7dfb      	ldrb	r3, [r7, #23]
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d3c4      	bcc.n	80019a6 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	61fb      	str	r3, [r7, #28]
 8001a22:	787b      	ldrb	r3, [r7, #1]
 8001a24:	461a      	mov	r2, r3
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d3ac      	bcc.n	8001986 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001a2c:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <ssd1306_WriteChar+0x120>)
 8001a2e:	881a      	ldrh	r2, [r3, #0]
 8001a30:	7dfb      	ldrb	r3, [r7, #23]
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	4413      	add	r3, r2
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	4b03      	ldr	r3, [pc, #12]	@ (8001a48 <ssd1306_WriteChar+0x120>)
 8001a3a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3724      	adds	r7, #36	@ 0x24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd90      	pop	{r4, r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200005cc 	.word	0x200005cc

08001a4c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af02      	add	r7, sp, #8
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	4638      	mov	r0, r7
 8001a56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001a5a:	e013      	b.n	8001a84 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	7818      	ldrb	r0, [r3, #0]
 8001a60:	7e3b      	ldrb	r3, [r7, #24]
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	463b      	mov	r3, r7
 8001a66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a68:	f7ff ff5e 	bl	8001928 <ssd1306_WriteChar>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	461a      	mov	r2, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d002      	beq.n	8001a7e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	e008      	b.n	8001a90 <ssd1306_WriteString+0x44>
        }
        str++;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	3301      	adds	r3, #1
 8001a82:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d1e7      	bne.n	8001a5c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	781b      	ldrb	r3, [r3, #0]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	460a      	mov	r2, r1
 8001aa2:	71fb      	strb	r3, [r7, #7]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <ssd1306_SetCursor+0x2c>)
 8001aae:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001ab0:	79bb      	ldrb	r3, [r7, #6]
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	4b03      	ldr	r3, [pc, #12]	@ (8001ac4 <ssd1306_SetCursor+0x2c>)
 8001ab6:	805a      	strh	r2, [r3, #2]
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	200005cc 	.word	0x200005cc

08001ac8 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001ac8:	b590      	push	{r4, r7, lr}
 8001aca:	b089      	sub	sp, #36	@ 0x24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4604      	mov	r4, r0
 8001ad0:	4608      	mov	r0, r1
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4623      	mov	r3, r4
 8001ad8:	71fb      	strb	r3, [r7, #7]
 8001ada:	4603      	mov	r3, r0
 8001adc:	71bb      	strb	r3, [r7, #6]
 8001ade:	460b      	mov	r3, r1
 8001ae0:	717b      	strb	r3, [r7, #5]
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001ae6:	797a      	ldrb	r2, [r7, #5]
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	bfb8      	it	lt
 8001af0:	425b      	neglt	r3, r3
 8001af2:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001af4:	793a      	ldrb	r2, [r7, #4]
 8001af6:	79bb      	ldrb	r3, [r7, #6]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	bfb8      	it	lt
 8001afe:	425b      	neglt	r3, r3
 8001b00:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001b02:	79fa      	ldrb	r2, [r7, #7]
 8001b04:	797b      	ldrb	r3, [r7, #5]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d201      	bcs.n	8001b0e <ssd1306_Line+0x46>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e001      	b.n	8001b12 <ssd1306_Line+0x4a>
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b12:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001b14:	79ba      	ldrb	r2, [r7, #6]
 8001b16:	793b      	ldrb	r3, [r7, #4]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d201      	bcs.n	8001b20 <ssd1306_Line+0x58>
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e001      	b.n	8001b24 <ssd1306_Line+0x5c>
 8001b20:	f04f 33ff 	mov.w	r3, #4294967295
 8001b24:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8001b2e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001b32:	7939      	ldrb	r1, [r7, #4]
 8001b34:	797b      	ldrb	r3, [r7, #5]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff fea2 	bl	8001880 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001b3c:	e024      	b.n	8001b88 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001b3e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001b42:	79b9      	ldrb	r1, [r7, #6]
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fe9a 	bl	8001880 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	425b      	negs	r3, r3
 8001b56:	68ba      	ldr	r2, [r7, #8]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	dd08      	ble.n	8001b6e <ssd1306_Line+0xa6>
            error -= deltaY;
 8001b5c:	69fa      	ldr	r2, [r7, #28]
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8001b6e:	68ba      	ldr	r2, [r7, #8]
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	da08      	bge.n	8001b88 <ssd1306_Line+0xc0>
            error += deltaX;
 8001b76:	69fa      	ldr	r2, [r7, #28]
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	79bb      	ldrb	r3, [r7, #6]
 8001b84:	4413      	add	r3, r2
 8001b86:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001b88:	79fa      	ldrb	r2, [r7, #7]
 8001b8a:	797b      	ldrb	r3, [r7, #5]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d1d6      	bne.n	8001b3e <ssd1306_Line+0x76>
 8001b90:	79ba      	ldrb	r2, [r7, #6]
 8001b92:	793b      	ldrb	r3, [r7, #4]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d1d2      	bne.n	8001b3e <ssd1306_Line+0x76>
        }
    }
    return;
 8001b98:	bf00      	nop
}
 8001b9a:	3724      	adds	r7, #36	@ 0x24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd90      	pop	{r4, r7, pc}

08001ba0 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001ba0:	b590      	push	{r4, r7, lr}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af02      	add	r7, sp, #8
 8001ba6:	4604      	mov	r4, r0
 8001ba8:	4608      	mov	r0, r1
 8001baa:	4611      	mov	r1, r2
 8001bac:	461a      	mov	r2, r3
 8001bae:	4623      	mov	r3, r4
 8001bb0:	71fb      	strb	r3, [r7, #7]
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	71bb      	strb	r3, [r7, #6]
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	717b      	strb	r3, [r7, #5]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001bbe:	79bc      	ldrb	r4, [r7, #6]
 8001bc0:	797a      	ldrb	r2, [r7, #5]
 8001bc2:	79b9      	ldrb	r1, [r7, #6]
 8001bc4:	79f8      	ldrb	r0, [r7, #7]
 8001bc6:	7e3b      	ldrb	r3, [r7, #24]
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	4623      	mov	r3, r4
 8001bcc:	f7ff ff7c 	bl	8001ac8 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001bd0:	793c      	ldrb	r4, [r7, #4]
 8001bd2:	797a      	ldrb	r2, [r7, #5]
 8001bd4:	79b9      	ldrb	r1, [r7, #6]
 8001bd6:	7978      	ldrb	r0, [r7, #5]
 8001bd8:	7e3b      	ldrb	r3, [r7, #24]
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	4623      	mov	r3, r4
 8001bde:	f7ff ff73 	bl	8001ac8 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001be2:	793c      	ldrb	r4, [r7, #4]
 8001be4:	79fa      	ldrb	r2, [r7, #7]
 8001be6:	7939      	ldrb	r1, [r7, #4]
 8001be8:	7978      	ldrb	r0, [r7, #5]
 8001bea:	7e3b      	ldrb	r3, [r7, #24]
 8001bec:	9300      	str	r3, [sp, #0]
 8001bee:	4623      	mov	r3, r4
 8001bf0:	f7ff ff6a 	bl	8001ac8 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001bf4:	79bc      	ldrb	r4, [r7, #6]
 8001bf6:	79fa      	ldrb	r2, [r7, #7]
 8001bf8:	7939      	ldrb	r1, [r7, #4]
 8001bfa:	79f8      	ldrb	r0, [r7, #7]
 8001bfc:	7e3b      	ldrb	r3, [r7, #24]
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	4623      	mov	r3, r4
 8001c02:	f7ff ff61 	bl	8001ac8 <ssd1306_Line>

    return;
 8001c06:	bf00      	nop
}
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd90      	pop	{r4, r7, pc}

08001c0e <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b084      	sub	sp, #16
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	4603      	mov	r3, r0
 8001c16:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001c18:	2381      	movs	r3, #129	@ 0x81
 8001c1a:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001c1c:	7bfb      	ldrb	r3, [r7, #15]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff fd46 	bl	80016b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff fd42 	bl	80016b0 <ssd1306_WriteCommand>
}
 8001c2c:	bf00      	nop
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d005      	beq.n	8001c50 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001c44:	23af      	movs	r3, #175	@ 0xaf
 8001c46:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001c48:	4b08      	ldr	r3, [pc, #32]	@ (8001c6c <ssd1306_SetDisplayOn+0x38>)
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	715a      	strb	r2, [r3, #5]
 8001c4e:	e004      	b.n	8001c5a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001c50:	23ae      	movs	r3, #174	@ 0xae
 8001c52:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001c54:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <ssd1306_SetDisplayOn+0x38>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001c5a:	7bfb      	ldrb	r3, [r7, #15]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fd27 	bl	80016b0 <ssd1306_WriteCommand>
}
 8001c62:	bf00      	nop
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200005cc 	.word	0x200005cc

08001c70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c76:	2300      	movs	r3, #0
 8001c78:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001cac <HAL_Init+0x3c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a0b      	ldr	r2, [pc, #44]	@ (8001cac <HAL_Init+0x3c>)
 8001c80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c84:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c86:	2003      	movs	r0, #3
 8001c88:	f000 f944 	bl	8001f14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	f000 f80f 	bl	8001cb0 <HAL_InitTick>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d002      	beq.n	8001c9e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	71fb      	strb	r3, [r7, #7]
 8001c9c:	e001      	b.n	8001ca2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c9e:	f7ff f9bb 	bl	8001018 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ca2:	79fb      	ldrb	r3, [r7, #7]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40022000 	.word	0x40022000

08001cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001cbc:	4b17      	ldr	r3, [pc, #92]	@ (8001d1c <HAL_InitTick+0x6c>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d023      	beq.n	8001d0c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001cc4:	4b16      	ldr	r3, [pc, #88]	@ (8001d20 <HAL_InitTick+0x70>)
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	4b14      	ldr	r3, [pc, #80]	@ (8001d1c <HAL_InitTick+0x6c>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f000 f941 	bl	8001f62 <HAL_SYSTICK_Config>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d10f      	bne.n	8001d06 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2b0f      	cmp	r3, #15
 8001cea:	d809      	bhi.n	8001d00 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cec:	2200      	movs	r2, #0
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf4:	f000 f919 	bl	8001f2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cf8:	4a0a      	ldr	r2, [pc, #40]	@ (8001d24 <HAL_InitTick+0x74>)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6013      	str	r3, [r2, #0]
 8001cfe:	e007      	b.n	8001d10 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	73fb      	strb	r3, [r7, #15]
 8001d04:	e004      	b.n	8001d10 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	73fb      	strb	r3, [r7, #15]
 8001d0a:	e001      	b.n	8001d10 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000014 	.word	0x20000014
 8001d20:	2000000c 	.word	0x2000000c
 8001d24:	20000010 	.word	0x20000010

08001d28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d2c:	4b06      	ldr	r3, [pc, #24]	@ (8001d48 <HAL_IncTick+0x20>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	461a      	mov	r2, r3
 8001d32:	4b06      	ldr	r3, [pc, #24]	@ (8001d4c <HAL_IncTick+0x24>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4413      	add	r3, r2
 8001d38:	4a04      	ldr	r2, [pc, #16]	@ (8001d4c <HAL_IncTick+0x24>)
 8001d3a:	6013      	str	r3, [r2, #0]
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	20000014 	.word	0x20000014
 8001d4c:	200005d4 	.word	0x200005d4

08001d50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  return uwTick;
 8001d54:	4b03      	ldr	r3, [pc, #12]	@ (8001d64 <HAL_GetTick+0x14>)
 8001d56:	681b      	ldr	r3, [r3, #0]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	200005d4 	.word	0x200005d4

08001d68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d70:	f7ff ffee 	bl	8001d50 <HAL_GetTick>
 8001d74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d80:	d005      	beq.n	8001d8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d82:	4b0a      	ldr	r3, [pc, #40]	@ (8001dac <HAL_Delay+0x44>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	461a      	mov	r2, r3
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d8e:	bf00      	nop
 8001d90:	f7ff ffde 	bl	8001d50 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d8f7      	bhi.n	8001d90 <HAL_Delay+0x28>
  {
  }
}
 8001da0:	bf00      	nop
 8001da2:	bf00      	nop
 8001da4:	3710      	adds	r7, #16
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000014 	.word	0x20000014

08001db0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001df4 <__NVIC_SetPriorityGrouping+0x44>)
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dc6:	68ba      	ldr	r2, [r7, #8]
 8001dc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dcc:	4013      	ands	r3, r2
 8001dce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ddc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001de0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001de2:	4a04      	ldr	r2, [pc, #16]	@ (8001df4 <__NVIC_SetPriorityGrouping+0x44>)
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	60d3      	str	r3, [r2, #12]
}
 8001de8:	bf00      	nop
 8001dea:	3714      	adds	r7, #20
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dfc:	4b04      	ldr	r3, [pc, #16]	@ (8001e10 <__NVIC_GetPriorityGrouping+0x18>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	0a1b      	lsrs	r3, r3, #8
 8001e02:	f003 0307 	and.w	r3, r3, #7
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	e000ed00 	.word	0xe000ed00

08001e14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	6039      	str	r1, [r7, #0]
 8001e1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	db0a      	blt.n	8001e3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	b2da      	uxtb	r2, r3
 8001e2c:	490c      	ldr	r1, [pc, #48]	@ (8001e60 <__NVIC_SetPriority+0x4c>)
 8001e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e32:	0112      	lsls	r2, r2, #4
 8001e34:	b2d2      	uxtb	r2, r2
 8001e36:	440b      	add	r3, r1
 8001e38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e3c:	e00a      	b.n	8001e54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	b2da      	uxtb	r2, r3
 8001e42:	4908      	ldr	r1, [pc, #32]	@ (8001e64 <__NVIC_SetPriority+0x50>)
 8001e44:	79fb      	ldrb	r3, [r7, #7]
 8001e46:	f003 030f 	and.w	r3, r3, #15
 8001e4a:	3b04      	subs	r3, #4
 8001e4c:	0112      	lsls	r2, r2, #4
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	440b      	add	r3, r1
 8001e52:	761a      	strb	r2, [r3, #24]
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	e000e100 	.word	0xe000e100
 8001e64:	e000ed00 	.word	0xe000ed00

08001e68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b089      	sub	sp, #36	@ 0x24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f1c3 0307 	rsb	r3, r3, #7
 8001e82:	2b04      	cmp	r3, #4
 8001e84:	bf28      	it	cs
 8001e86:	2304      	movcs	r3, #4
 8001e88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	3304      	adds	r3, #4
 8001e8e:	2b06      	cmp	r3, #6
 8001e90:	d902      	bls.n	8001e98 <NVIC_EncodePriority+0x30>
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	3b03      	subs	r3, #3
 8001e96:	e000      	b.n	8001e9a <NVIC_EncodePriority+0x32>
 8001e98:	2300      	movs	r3, #0
 8001e9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	43da      	mvns	r2, r3
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	401a      	ands	r2, r3
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eba:	43d9      	mvns	r1, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec0:	4313      	orrs	r3, r2
         );
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3724      	adds	r7, #36	@ 0x24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
	...

08001ed0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3b01      	subs	r3, #1
 8001edc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ee0:	d301      	bcc.n	8001ee6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e00f      	b.n	8001f06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <SysTick_Config+0x40>)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3b01      	subs	r3, #1
 8001eec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eee:	210f      	movs	r1, #15
 8001ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef4:	f7ff ff8e 	bl	8001e14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ef8:	4b05      	ldr	r3, [pc, #20]	@ (8001f10 <SysTick_Config+0x40>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001efe:	4b04      	ldr	r3, [pc, #16]	@ (8001f10 <SysTick_Config+0x40>)
 8001f00:	2207      	movs	r2, #7
 8001f02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	e000e010 	.word	0xe000e010

08001f14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f7ff ff47 	bl	8001db0 <__NVIC_SetPriorityGrouping>
}
 8001f22:	bf00      	nop
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b086      	sub	sp, #24
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	4603      	mov	r3, r0
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	607a      	str	r2, [r7, #4]
 8001f36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f3c:	f7ff ff5c 	bl	8001df8 <__NVIC_GetPriorityGrouping>
 8001f40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	68b9      	ldr	r1, [r7, #8]
 8001f46:	6978      	ldr	r0, [r7, #20]
 8001f48:	f7ff ff8e 	bl	8001e68 <NVIC_EncodePriority>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f52:	4611      	mov	r1, r2
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff ff5d 	bl	8001e14 <__NVIC_SetPriority>
}
 8001f5a:	bf00      	nop
 8001f5c:	3718      	adds	r7, #24
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b082      	sub	sp, #8
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff ffb0 	bl	8001ed0 <SysTick_Config>
 8001f70:	4603      	mov	r3, r0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
	...

08001f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f86:	2300      	movs	r3, #0
 8001f88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f8a:	e17f      	b.n	800228c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	2101      	movs	r1, #1
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	fa01 f303 	lsl.w	r3, r1, r3
 8001f98:	4013      	ands	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 8171 	beq.w	8002286 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d005      	beq.n	8001fbc <HAL_GPIO_Init+0x40>
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f003 0303 	and.w	r3, r3, #3
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d130      	bne.n	800201e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	2203      	movs	r2, #3
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	68da      	ldr	r2, [r3, #12]
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	693a      	ldr	r2, [r7, #16]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	43db      	mvns	r3, r3
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	4013      	ands	r3, r2
 8002000:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	091b      	lsrs	r3, r3, #4
 8002008:	f003 0201 	and.w	r2, r3, #1
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	4313      	orrs	r3, r2
 8002016:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	2b03      	cmp	r3, #3
 8002028:	d118      	bne.n	800205c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002030:	2201      	movs	r2, #1
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	43db      	mvns	r3, r3
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	4013      	ands	r3, r2
 800203e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	08db      	lsrs	r3, r3, #3
 8002046:	f003 0201 	and.w	r2, r3, #1
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	4313      	orrs	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f003 0303 	and.w	r3, r3, #3
 8002064:	2b03      	cmp	r3, #3
 8002066:	d017      	beq.n	8002098 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	2203      	movs	r2, #3
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	4013      	ands	r3, r2
 800207e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	689a      	ldr	r2, [r3, #8]
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	4313      	orrs	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f003 0303 	and.w	r3, r3, #3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d123      	bne.n	80020ec <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	08da      	lsrs	r2, r3, #3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3208      	adds	r2, #8
 80020ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f003 0307 	and.w	r3, r3, #7
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	220f      	movs	r2, #15
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	4013      	ands	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	691a      	ldr	r2, [r3, #16]
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	4313      	orrs	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	08da      	lsrs	r2, r3, #3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	3208      	adds	r2, #8
 80020e6:	6939      	ldr	r1, [r7, #16]
 80020e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	2203      	movs	r2, #3
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	43db      	mvns	r3, r3
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	4013      	ands	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f003 0203 	and.w	r2, r3, #3
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	4313      	orrs	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002128:	2b00      	cmp	r3, #0
 800212a:	f000 80ac 	beq.w	8002286 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800212e:	4b5f      	ldr	r3, [pc, #380]	@ (80022ac <HAL_GPIO_Init+0x330>)
 8002130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002132:	4a5e      	ldr	r2, [pc, #376]	@ (80022ac <HAL_GPIO_Init+0x330>)
 8002134:	f043 0301 	orr.w	r3, r3, #1
 8002138:	6613      	str	r3, [r2, #96]	@ 0x60
 800213a:	4b5c      	ldr	r3, [pc, #368]	@ (80022ac <HAL_GPIO_Init+0x330>)
 800213c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002146:	4a5a      	ldr	r2, [pc, #360]	@ (80022b0 <HAL_GPIO_Init+0x334>)
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	089b      	lsrs	r3, r3, #2
 800214c:	3302      	adds	r3, #2
 800214e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002152:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	f003 0303 	and.w	r3, r3, #3
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	220f      	movs	r2, #15
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	43db      	mvns	r3, r3
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	4013      	ands	r3, r2
 8002168:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002170:	d025      	beq.n	80021be <HAL_GPIO_Init+0x242>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a4f      	ldr	r2, [pc, #316]	@ (80022b4 <HAL_GPIO_Init+0x338>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d01f      	beq.n	80021ba <HAL_GPIO_Init+0x23e>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a4e      	ldr	r2, [pc, #312]	@ (80022b8 <HAL_GPIO_Init+0x33c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d019      	beq.n	80021b6 <HAL_GPIO_Init+0x23a>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a4d      	ldr	r2, [pc, #308]	@ (80022bc <HAL_GPIO_Init+0x340>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d013      	beq.n	80021b2 <HAL_GPIO_Init+0x236>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a4c      	ldr	r2, [pc, #304]	@ (80022c0 <HAL_GPIO_Init+0x344>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d00d      	beq.n	80021ae <HAL_GPIO_Init+0x232>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a4b      	ldr	r2, [pc, #300]	@ (80022c4 <HAL_GPIO_Init+0x348>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d007      	beq.n	80021aa <HAL_GPIO_Init+0x22e>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a4a      	ldr	r2, [pc, #296]	@ (80022c8 <HAL_GPIO_Init+0x34c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d101      	bne.n	80021a6 <HAL_GPIO_Init+0x22a>
 80021a2:	2306      	movs	r3, #6
 80021a4:	e00c      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021a6:	2307      	movs	r3, #7
 80021a8:	e00a      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021aa:	2305      	movs	r3, #5
 80021ac:	e008      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021ae:	2304      	movs	r3, #4
 80021b0:	e006      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021b2:	2303      	movs	r3, #3
 80021b4:	e004      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021b6:	2302      	movs	r3, #2
 80021b8:	e002      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021ba:	2301      	movs	r3, #1
 80021bc:	e000      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021be:	2300      	movs	r3, #0
 80021c0:	697a      	ldr	r2, [r7, #20]
 80021c2:	f002 0203 	and.w	r2, r2, #3
 80021c6:	0092      	lsls	r2, r2, #2
 80021c8:	4093      	lsls	r3, r2
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021d0:	4937      	ldr	r1, [pc, #220]	@ (80022b0 <HAL_GPIO_Init+0x334>)
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	089b      	lsrs	r3, r3, #2
 80021d6:	3302      	adds	r3, #2
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021de:	4b3b      	ldr	r3, [pc, #236]	@ (80022cc <HAL_GPIO_Init+0x350>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	43db      	mvns	r3, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4313      	orrs	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002202:	4a32      	ldr	r2, [pc, #200]	@ (80022cc <HAL_GPIO_Init+0x350>)
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002208:	4b30      	ldr	r3, [pc, #192]	@ (80022cc <HAL_GPIO_Init+0x350>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	43db      	mvns	r3, r3
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4013      	ands	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800222c:	4a27      	ldr	r2, [pc, #156]	@ (80022cc <HAL_GPIO_Init+0x350>)
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002232:	4b26      	ldr	r3, [pc, #152]	@ (80022cc <HAL_GPIO_Init+0x350>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	43db      	mvns	r3, r3
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	4013      	ands	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4313      	orrs	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002256:	4a1d      	ldr	r2, [pc, #116]	@ (80022cc <HAL_GPIO_Init+0x350>)
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800225c:	4b1b      	ldr	r3, [pc, #108]	@ (80022cc <HAL_GPIO_Init+0x350>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	43db      	mvns	r3, r3
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	4013      	ands	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d003      	beq.n	8002280 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	4313      	orrs	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002280:	4a12      	ldr	r2, [pc, #72]	@ (80022cc <HAL_GPIO_Init+0x350>)
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	3301      	adds	r3, #1
 800228a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	fa22 f303 	lsr.w	r3, r2, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	f47f ae78 	bne.w	8001f8c <HAL_GPIO_Init+0x10>
  }
}
 800229c:	bf00      	nop
 800229e:	bf00      	nop
 80022a0:	371c      	adds	r7, #28
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	40021000 	.word	0x40021000
 80022b0:	40010000 	.word	0x40010000
 80022b4:	48000400 	.word	0x48000400
 80022b8:	48000800 	.word	0x48000800
 80022bc:	48000c00 	.word	0x48000c00
 80022c0:	48001000 	.word	0x48001000
 80022c4:	48001400 	.word	0x48001400
 80022c8:	48001800 	.word	0x48001800
 80022cc:	40010400 	.word	0x40010400

080022d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	807b      	strh	r3, [r7, #2]
 80022dc:	4613      	mov	r3, r2
 80022de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022e0:	787b      	ldrb	r3, [r7, #1]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022e6:	887a      	ldrh	r2, [r7, #2]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022ec:	e002      	b.n	80022f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022ee:	887a      	ldrh	r2, [r7, #2]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e08d      	b.n	800242e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d106      	bne.n	800232c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7fe fe9a 	bl	8001060 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2224      	movs	r2, #36	@ 0x24
 8002330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0201 	bic.w	r2, r2, #1
 8002342:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002350:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002360:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d107      	bne.n	800237a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	e006      	b.n	8002388 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002386:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	2b02      	cmp	r3, #2
 800238e:	d108      	bne.n	80023a2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800239e:	605a      	str	r2, [r3, #4]
 80023a0:	e007      	b.n	80023b2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023b0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	691a      	ldr	r2, [r3, #16]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	69d9      	ldr	r1, [r3, #28]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a1a      	ldr	r2, [r3, #32]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	430a      	orrs	r2, r1
 80023fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f042 0201 	orr.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af02      	add	r7, sp, #8
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	607a      	str	r2, [r7, #4]
 8002442:	461a      	mov	r2, r3
 8002444:	460b      	mov	r3, r1
 8002446:	817b      	strh	r3, [r7, #10]
 8002448:	4613      	mov	r3, r2
 800244a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b20      	cmp	r3, #32
 8002456:	f040 80fd 	bne.w	8002654 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002460:	2b01      	cmp	r3, #1
 8002462:	d101      	bne.n	8002468 <HAL_I2C_Master_Transmit+0x30>
 8002464:	2302      	movs	r3, #2
 8002466:	e0f6      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002470:	f7ff fc6e 	bl	8001d50 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	9300      	str	r3, [sp, #0]
 800247a:	2319      	movs	r3, #25
 800247c:	2201      	movs	r2, #1
 800247e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	f000 fb72 	bl	8002b6c <I2C_WaitOnFlagUntilTimeout>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e0e1      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2221      	movs	r2, #33	@ 0x21
 8002496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2210      	movs	r2, #16
 800249e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2200      	movs	r2, #0
 80024a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	893a      	ldrh	r2, [r7, #8]
 80024b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2200      	movs	r2, #0
 80024b8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024be:	b29b      	uxth	r3, r3
 80024c0:	2bff      	cmp	r3, #255	@ 0xff
 80024c2:	d906      	bls.n	80024d2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	22ff      	movs	r2, #255	@ 0xff
 80024c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80024ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	e007      	b.n	80024e2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80024dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024e0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d024      	beq.n	8002534 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ee:	781a      	ldrb	r2, [r3, #0]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fa:	1c5a      	adds	r2, r3, #1
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002504:	b29b      	uxth	r3, r3
 8002506:	3b01      	subs	r3, #1
 8002508:	b29a      	uxth	r2, r3
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002512:	3b01      	subs	r3, #1
 8002514:	b29a      	uxth	r2, r3
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800251e:	b2db      	uxtb	r3, r3
 8002520:	3301      	adds	r3, #1
 8002522:	b2da      	uxtb	r2, r3
 8002524:	8979      	ldrh	r1, [r7, #10]
 8002526:	4b4e      	ldr	r3, [pc, #312]	@ (8002660 <HAL_I2C_Master_Transmit+0x228>)
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f000 fd6d 	bl	800300c <I2C_TransferConfig>
 8002532:	e066      	b.n	8002602 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002538:	b2da      	uxtb	r2, r3
 800253a:	8979      	ldrh	r1, [r7, #10]
 800253c:	4b48      	ldr	r3, [pc, #288]	@ (8002660 <HAL_I2C_Master_Transmit+0x228>)
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	68f8      	ldr	r0, [r7, #12]
 8002544:	f000 fd62 	bl	800300c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002548:	e05b      	b.n	8002602 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	6a39      	ldr	r1, [r7, #32]
 800254e:	68f8      	ldr	r0, [r7, #12]
 8002550:	f000 fb65 	bl	8002c1e <I2C_WaitOnTXISFlagUntilTimeout>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e07b      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002562:	781a      	ldrb	r2, [r3, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800256e:	1c5a      	adds	r2, r3, #1
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002578:	b29b      	uxth	r3, r3
 800257a:	3b01      	subs	r3, #1
 800257c:	b29a      	uxth	r2, r3
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002586:	3b01      	subs	r3, #1
 8002588:	b29a      	uxth	r2, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002592:	b29b      	uxth	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d034      	beq.n	8002602 <HAL_I2C_Master_Transmit+0x1ca>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259c:	2b00      	cmp	r3, #0
 800259e:	d130      	bne.n	8002602 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	6a3b      	ldr	r3, [r7, #32]
 80025a6:	2200      	movs	r2, #0
 80025a8:	2180      	movs	r1, #128	@ 0x80
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f000 fade 	bl	8002b6c <I2C_WaitOnFlagUntilTimeout>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e04d      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025be:	b29b      	uxth	r3, r3
 80025c0:	2bff      	cmp	r3, #255	@ 0xff
 80025c2:	d90e      	bls.n	80025e2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	22ff      	movs	r2, #255	@ 0xff
 80025c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	8979      	ldrh	r1, [r7, #10]
 80025d2:	2300      	movs	r3, #0
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025da:	68f8      	ldr	r0, [r7, #12]
 80025dc:	f000 fd16 	bl	800300c <I2C_TransferConfig>
 80025e0:	e00f      	b.n	8002602 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f0:	b2da      	uxtb	r2, r3
 80025f2:	8979      	ldrh	r1, [r7, #10]
 80025f4:	2300      	movs	r3, #0
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f000 fd05 	bl	800300c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002606:	b29b      	uxth	r3, r3
 8002608:	2b00      	cmp	r3, #0
 800260a:	d19e      	bne.n	800254a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	6a39      	ldr	r1, [r7, #32]
 8002610:	68f8      	ldr	r0, [r7, #12]
 8002612:	f000 fb4b 	bl	8002cac <I2C_WaitOnSTOPFlagUntilTimeout>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e01a      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2220      	movs	r2, #32
 8002626:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	6859      	ldr	r1, [r3, #4]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	4b0c      	ldr	r3, [pc, #48]	@ (8002664 <HAL_I2C_Master_Transmit+0x22c>)
 8002634:	400b      	ands	r3, r1
 8002636:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2220      	movs	r2, #32
 800263c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002650:	2300      	movs	r3, #0
 8002652:	e000      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002654:	2302      	movs	r3, #2
  }
}
 8002656:	4618      	mov	r0, r3
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	80002000 	.word	0x80002000
 8002664:	fe00e800 	.word	0xfe00e800

08002668 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af02      	add	r7, sp, #8
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	607a      	str	r2, [r7, #4]
 8002672:	461a      	mov	r2, r3
 8002674:	460b      	mov	r3, r1
 8002676:	817b      	strh	r3, [r7, #10]
 8002678:	4613      	mov	r3, r2
 800267a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b20      	cmp	r3, #32
 8002686:	f040 80db 	bne.w	8002840 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002690:	2b01      	cmp	r3, #1
 8002692:	d101      	bne.n	8002698 <HAL_I2C_Master_Receive+0x30>
 8002694:	2302      	movs	r3, #2
 8002696:	e0d4      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80026a0:	f7ff fb56 	bl	8001d50 <HAL_GetTick>
 80026a4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	2319      	movs	r3, #25
 80026ac:	2201      	movs	r2, #1
 80026ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f000 fa5a 	bl	8002b6c <I2C_WaitOnFlagUntilTimeout>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e0bf      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2222      	movs	r2, #34	@ 0x22
 80026c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2210      	movs	r2, #16
 80026ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	893a      	ldrh	r2, [r7, #8]
 80026e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	2bff      	cmp	r3, #255	@ 0xff
 80026f2:	d90e      	bls.n	8002712 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2201      	movs	r2, #1
 80026f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026fe:	b2da      	uxtb	r2, r3
 8002700:	8979      	ldrh	r1, [r7, #10]
 8002702:	4b52      	ldr	r3, [pc, #328]	@ (800284c <HAL_I2C_Master_Receive+0x1e4>)
 8002704:	9300      	str	r3, [sp, #0]
 8002706:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f000 fc7e 	bl	800300c <I2C_TransferConfig>
 8002710:	e06d      	b.n	80027ee <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002716:	b29a      	uxth	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002720:	b2da      	uxtb	r2, r3
 8002722:	8979      	ldrh	r1, [r7, #10]
 8002724:	4b49      	ldr	r3, [pc, #292]	@ (800284c <HAL_I2C_Master_Receive+0x1e4>)
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 fc6d 	bl	800300c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002732:	e05c      	b.n	80027ee <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002734:	697a      	ldr	r2, [r7, #20]
 8002736:	6a39      	ldr	r1, [r7, #32]
 8002738:	68f8      	ldr	r0, [r7, #12]
 800273a:	f000 fafb 	bl	8002d34 <I2C_WaitOnRXNEFlagUntilTimeout>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e07c      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002752:	b2d2      	uxtb	r2, r2
 8002754:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275a:	1c5a      	adds	r2, r3, #1
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002764:	3b01      	subs	r3, #1
 8002766:	b29a      	uxth	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002770:	b29b      	uxth	r3, r3
 8002772:	3b01      	subs	r3, #1
 8002774:	b29a      	uxth	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800277e:	b29b      	uxth	r3, r3
 8002780:	2b00      	cmp	r3, #0
 8002782:	d034      	beq.n	80027ee <HAL_I2C_Master_Receive+0x186>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002788:	2b00      	cmp	r3, #0
 800278a:	d130      	bne.n	80027ee <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	6a3b      	ldr	r3, [r7, #32]
 8002792:	2200      	movs	r2, #0
 8002794:	2180      	movs	r1, #128	@ 0x80
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 f9e8 	bl	8002b6c <I2C_WaitOnFlagUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e04d      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	2bff      	cmp	r3, #255	@ 0xff
 80027ae:	d90e      	bls.n	80027ce <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	22ff      	movs	r2, #255	@ 0xff
 80027b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	8979      	ldrh	r1, [r7, #10]
 80027be:	2300      	movs	r3, #0
 80027c0:	9300      	str	r3, [sp, #0]
 80027c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027c6:	68f8      	ldr	r0, [r7, #12]
 80027c8:	f000 fc20 	bl	800300c <I2C_TransferConfig>
 80027cc:	e00f      	b.n	80027ee <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027dc:	b2da      	uxtb	r2, r3
 80027de:	8979      	ldrh	r1, [r7, #10]
 80027e0:	2300      	movs	r3, #0
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 fc0f 	bl	800300c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d19d      	bne.n	8002734 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027f8:	697a      	ldr	r2, [r7, #20]
 80027fa:	6a39      	ldr	r1, [r7, #32]
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f000 fa55 	bl	8002cac <I2C_WaitOnSTOPFlagUntilTimeout>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e01a      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2220      	movs	r2, #32
 8002812:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6859      	ldr	r1, [r3, #4]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	4b0c      	ldr	r3, [pc, #48]	@ (8002850 <HAL_I2C_Master_Receive+0x1e8>)
 8002820:	400b      	ands	r3, r1
 8002822:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2220      	movs	r2, #32
 8002828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800283c:	2300      	movs	r3, #0
 800283e:	e000      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002840:	2302      	movs	r3, #2
  }
}
 8002842:	4618      	mov	r0, r3
 8002844:	3718      	adds	r7, #24
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	80002400 	.word	0x80002400
 8002850:	fe00e800 	.word	0xfe00e800

08002854 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b088      	sub	sp, #32
 8002858:	af02      	add	r7, sp, #8
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	4608      	mov	r0, r1
 800285e:	4611      	mov	r1, r2
 8002860:	461a      	mov	r2, r3
 8002862:	4603      	mov	r3, r0
 8002864:	817b      	strh	r3, [r7, #10]
 8002866:	460b      	mov	r3, r1
 8002868:	813b      	strh	r3, [r7, #8]
 800286a:	4613      	mov	r3, r2
 800286c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b20      	cmp	r3, #32
 8002878:	f040 80f9 	bne.w	8002a6e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800287c:	6a3b      	ldr	r3, [r7, #32]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d002      	beq.n	8002888 <HAL_I2C_Mem_Write+0x34>
 8002882:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002884:	2b00      	cmp	r3, #0
 8002886:	d105      	bne.n	8002894 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800288e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e0ed      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800289a:	2b01      	cmp	r3, #1
 800289c:	d101      	bne.n	80028a2 <HAL_I2C_Mem_Write+0x4e>
 800289e:	2302      	movs	r3, #2
 80028a0:	e0e6      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2201      	movs	r2, #1
 80028a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028aa:	f7ff fa51 	bl	8001d50 <HAL_GetTick>
 80028ae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	2319      	movs	r3, #25
 80028b6:	2201      	movs	r2, #1
 80028b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 f955 	bl	8002b6c <I2C_WaitOnFlagUntilTimeout>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e0d1      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2221      	movs	r2, #33	@ 0x21
 80028d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2240      	movs	r2, #64	@ 0x40
 80028d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6a3a      	ldr	r2, [r7, #32]
 80028e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80028ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028f4:	88f8      	ldrh	r0, [r7, #6]
 80028f6:	893a      	ldrh	r2, [r7, #8]
 80028f8:	8979      	ldrh	r1, [r7, #10]
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	9301      	str	r3, [sp, #4]
 80028fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	4603      	mov	r3, r0
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f000 f8b9 	bl	8002a7c <I2C_RequestMemoryWrite>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d005      	beq.n	800291c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e0a9      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002920:	b29b      	uxth	r3, r3
 8002922:	2bff      	cmp	r3, #255	@ 0xff
 8002924:	d90e      	bls.n	8002944 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	22ff      	movs	r2, #255	@ 0xff
 800292a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002930:	b2da      	uxtb	r2, r3
 8002932:	8979      	ldrh	r1, [r7, #10]
 8002934:	2300      	movs	r3, #0
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 fb65 	bl	800300c <I2C_TransferConfig>
 8002942:	e00f      	b.n	8002964 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002948:	b29a      	uxth	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002952:	b2da      	uxtb	r2, r3
 8002954:	8979      	ldrh	r1, [r7, #10]
 8002956:	2300      	movs	r3, #0
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 fb54 	bl	800300c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 f958 	bl	8002c1e <I2C_WaitOnTXISFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e07b      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297c:	781a      	ldrb	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002988:	1c5a      	adds	r2, r3, #1
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002992:	b29b      	uxth	r3, r3
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a0:	3b01      	subs	r3, #1
 80029a2:	b29a      	uxth	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d034      	beq.n	8002a1c <HAL_I2C_Mem_Write+0x1c8>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d130      	bne.n	8002a1c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029c0:	2200      	movs	r2, #0
 80029c2:	2180      	movs	r1, #128	@ 0x80
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f000 f8d1 	bl	8002b6c <I2C_WaitOnFlagUntilTimeout>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e04d      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029d8:	b29b      	uxth	r3, r3
 80029da:	2bff      	cmp	r3, #255	@ 0xff
 80029dc:	d90e      	bls.n	80029fc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	22ff      	movs	r2, #255	@ 0xff
 80029e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e8:	b2da      	uxtb	r2, r3
 80029ea:	8979      	ldrh	r1, [r7, #10]
 80029ec:	2300      	movs	r3, #0
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029f4:	68f8      	ldr	r0, [r7, #12]
 80029f6:	f000 fb09 	bl	800300c <I2C_TransferConfig>
 80029fa:	e00f      	b.n	8002a1c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0a:	b2da      	uxtb	r2, r3
 8002a0c:	8979      	ldrh	r1, [r7, #10]
 8002a0e:	2300      	movs	r3, #0
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 faf8 	bl	800300c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d19e      	bne.n	8002964 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f93e 	bl	8002cac <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e01a      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2220      	movs	r2, #32
 8002a40:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	6859      	ldr	r1, [r3, #4]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a78 <HAL_I2C_Mem_Write+0x224>)
 8002a4e:	400b      	ands	r3, r1
 8002a50:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2220      	movs	r2, #32
 8002a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	e000      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002a6e:	2302      	movs	r3, #2
  }
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	fe00e800 	.word	0xfe00e800

08002a7c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af02      	add	r7, sp, #8
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	4608      	mov	r0, r1
 8002a86:	4611      	mov	r1, r2
 8002a88:	461a      	mov	r2, r3
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	817b      	strh	r3, [r7, #10]
 8002a8e:	460b      	mov	r3, r1
 8002a90:	813b      	strh	r3, [r7, #8]
 8002a92:	4613      	mov	r3, r2
 8002a94:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002a96:	88fb      	ldrh	r3, [r7, #6]
 8002a98:	b2da      	uxtb	r2, r3
 8002a9a:	8979      	ldrh	r1, [r7, #10]
 8002a9c:	4b20      	ldr	r3, [pc, #128]	@ (8002b20 <I2C_RequestMemoryWrite+0xa4>)
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f000 fab1 	bl	800300c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aaa:	69fa      	ldr	r2, [r7, #28]
 8002aac:	69b9      	ldr	r1, [r7, #24]
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 f8b5 	bl	8002c1e <I2C_WaitOnTXISFlagUntilTimeout>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e02c      	b.n	8002b18 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002abe:	88fb      	ldrh	r3, [r7, #6]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d105      	bne.n	8002ad0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ac4:	893b      	ldrh	r3, [r7, #8]
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ace:	e015      	b.n	8002afc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ad0:	893b      	ldrh	r3, [r7, #8]
 8002ad2:	0a1b      	lsrs	r3, r3, #8
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	b2da      	uxtb	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ade:	69fa      	ldr	r2, [r7, #28]
 8002ae0:	69b9      	ldr	r1, [r7, #24]
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f000 f89b 	bl	8002c1e <I2C_WaitOnTXISFlagUntilTimeout>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e012      	b.n	8002b18 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002af2:	893b      	ldrh	r3, [r7, #8]
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	2200      	movs	r2, #0
 8002b04:	2180      	movs	r1, #128	@ 0x80
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 f830 	bl	8002b6c <I2C_WaitOnFlagUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e000      	b.n	8002b18 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	80002000 	.word	0x80002000

08002b24 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	d103      	bne.n	8002b42 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d007      	beq.n	8002b60 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	699a      	ldr	r2, [r3, #24]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f042 0201 	orr.w	r2, r2, #1
 8002b5e:	619a      	str	r2, [r3, #24]
  }
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	603b      	str	r3, [r7, #0]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b7c:	e03b      	b.n	8002bf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	6839      	ldr	r1, [r7, #0]
 8002b82:	68f8      	ldr	r0, [r7, #12]
 8002b84:	f000 f962 	bl	8002e4c <I2C_IsErrorOccurred>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e041      	b.n	8002c16 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b98:	d02d      	beq.n	8002bf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b9a:	f7ff f8d9 	bl	8001d50 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d302      	bcc.n	8002bb0 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d122      	bne.n	8002bf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	699a      	ldr	r2, [r3, #24]
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	bf0c      	ite	eq
 8002bc0:	2301      	moveq	r3, #1
 8002bc2:	2300      	movne	r3, #0
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	79fb      	ldrb	r3, [r7, #7]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d113      	bne.n	8002bf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd2:	f043 0220 	orr.w	r2, r3, #32
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2220      	movs	r2, #32
 8002bde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e00f      	b.n	8002c16 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	699a      	ldr	r2, [r3, #24]
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	4013      	ands	r3, r2
 8002c00:	68ba      	ldr	r2, [r7, #8]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	bf0c      	ite	eq
 8002c06:	2301      	moveq	r3, #1
 8002c08:	2300      	movne	r3, #0
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d0b4      	beq.n	8002b7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b084      	sub	sp, #16
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	60f8      	str	r0, [r7, #12]
 8002c26:	60b9      	str	r1, [r7, #8]
 8002c28:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c2a:	e033      	b.n	8002c94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	68b9      	ldr	r1, [r7, #8]
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f000 f90b 	bl	8002e4c <I2C_IsErrorOccurred>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e031      	b.n	8002ca4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c46:	d025      	beq.n	8002c94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c48:	f7ff f882 	bl	8001d50 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	68ba      	ldr	r2, [r7, #8]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d302      	bcc.n	8002c5e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d11a      	bne.n	8002c94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	f003 0302 	and.w	r3, r3, #2
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d013      	beq.n	8002c94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c70:	f043 0220 	orr.w	r2, r3, #32
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e007      	b.n	8002ca4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d1c4      	bne.n	8002c2c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cb8:	e02f      	b.n	8002d1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	68b9      	ldr	r1, [r7, #8]
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 f8c4 	bl	8002e4c <I2C_IsErrorOccurred>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e02d      	b.n	8002d2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cce:	f7ff f83f 	bl	8001d50 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d302      	bcc.n	8002ce4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d11a      	bne.n	8002d1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	f003 0320 	and.w	r3, r3, #32
 8002cee:	2b20      	cmp	r3, #32
 8002cf0:	d013      	beq.n	8002d1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf6:	f043 0220 	orr.w	r2, r3, #32
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2220      	movs	r2, #32
 8002d02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e007      	b.n	8002d2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	f003 0320 	and.w	r3, r3, #32
 8002d24:	2b20      	cmp	r3, #32
 8002d26:	d1c8      	bne.n	8002cba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3710      	adds	r7, #16
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
	...

08002d34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002d44:	e071      	b.n	8002e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	68b9      	ldr	r1, [r7, #8]
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f000 f87e 	bl	8002e4c <I2C_IsErrorOccurred>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	f003 0320 	and.w	r3, r3, #32
 8002d64:	2b20      	cmp	r3, #32
 8002d66:	d13b      	bne.n	8002de0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002d68:	7dfb      	ldrb	r3, [r7, #23]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d138      	bne.n	8002de0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b04      	cmp	r3, #4
 8002d7a:	d105      	bne.n	8002d88 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002d84:	2300      	movs	r3, #0
 8002d86:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	f003 0310 	and.w	r3, r3, #16
 8002d92:	2b10      	cmp	r3, #16
 8002d94:	d121      	bne.n	8002dda <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2210      	movs	r2, #16
 8002d9c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2204      	movs	r2, #4
 8002da2:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2220      	movs	r2, #32
 8002daa:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	6859      	ldr	r1, [r3, #4]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	4b24      	ldr	r3, [pc, #144]	@ (8002e48 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002db8:	400b      	ands	r3, r1
 8002dba:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	75fb      	strb	r3, [r7, #23]
 8002dd8:	e002      	b.n	8002de0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002de0:	f7fe ffb6 	bl	8001d50 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d302      	bcc.n	8002df6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d119      	bne.n	8002e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002df6:	7dfb      	ldrb	r3, [r7, #23]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d116      	bne.n	8002e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	f003 0304 	and.w	r3, r3, #4
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d00f      	beq.n	8002e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0e:	f043 0220 	orr.w	r2, r3, #32
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2220      	movs	r2, #32
 8002e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	f003 0304 	and.w	r3, r3, #4
 8002e34:	2b04      	cmp	r3, #4
 8002e36:	d002      	beq.n	8002e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002e38:	7dfb      	ldrb	r3, [r7, #23]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d083      	beq.n	8002d46 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002e3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	fe00e800 	.word	0xfe00e800

08002e4c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b08a      	sub	sp, #40	@ 0x28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002e66:	2300      	movs	r3, #0
 8002e68:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	f003 0310 	and.w	r3, r3, #16
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d068      	beq.n	8002f4a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2210      	movs	r2, #16
 8002e7e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e80:	e049      	b.n	8002f16 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e88:	d045      	beq.n	8002f16 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e8a:	f7fe ff61 	bl	8001d50 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	68ba      	ldr	r2, [r7, #8]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d302      	bcc.n	8002ea0 <I2C_IsErrorOccurred+0x54>
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d13a      	bne.n	8002f16 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eaa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002eb2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ebe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ec2:	d121      	bne.n	8002f08 <I2C_IsErrorOccurred+0xbc>
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002eca:	d01d      	beq.n	8002f08 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002ecc:	7cfb      	ldrb	r3, [r7, #19]
 8002ece:	2b20      	cmp	r3, #32
 8002ed0:	d01a      	beq.n	8002f08 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ee0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002ee2:	f7fe ff35 	bl	8001d50 <HAL_GetTick>
 8002ee6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ee8:	e00e      	b.n	8002f08 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002eea:	f7fe ff31 	bl	8001d50 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b19      	cmp	r3, #25
 8002ef6:	d907      	bls.n	8002f08 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ef8:	6a3b      	ldr	r3, [r7, #32]
 8002efa:	f043 0320 	orr.w	r3, r3, #32
 8002efe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002f06:	e006      	b.n	8002f16 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	f003 0320 	and.w	r3, r3, #32
 8002f12:	2b20      	cmp	r3, #32
 8002f14:	d1e9      	bne.n	8002eea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	f003 0320 	and.w	r3, r3, #32
 8002f20:	2b20      	cmp	r3, #32
 8002f22:	d003      	beq.n	8002f2c <I2C_IsErrorOccurred+0xe0>
 8002f24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d0aa      	beq.n	8002e82 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002f2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d103      	bne.n	8002f3c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2220      	movs	r2, #32
 8002f3a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002f3c:	6a3b      	ldr	r3, [r7, #32]
 8002f3e:	f043 0304 	orr.w	r3, r3, #4
 8002f42:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00b      	beq.n	8002f74 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002f5c:	6a3b      	ldr	r3, [r7, #32]
 8002f5e:	f043 0301 	orr.w	r3, r3, #1
 8002f62:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f6c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00b      	beq.n	8002f96 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002f7e:	6a3b      	ldr	r3, [r7, #32]
 8002f80:	f043 0308 	orr.w	r3, r3, #8
 8002f84:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f8e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00b      	beq.n	8002fb8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
 8002fa2:	f043 0302 	orr.w	r3, r3, #2
 8002fa6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fb0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002fb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d01c      	beq.n	8002ffa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002fc0:	68f8      	ldr	r0, [r7, #12]
 8002fc2:	f7ff fdaf 	bl	8002b24 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6859      	ldr	r1, [r3, #4]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8003008 <I2C_IsErrorOccurred+0x1bc>)
 8002fd2:	400b      	ands	r3, r1
 8002fd4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fda:	6a3b      	ldr	r3, [r7, #32]
 8002fdc:	431a      	orrs	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002ffa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3728      	adds	r7, #40	@ 0x28
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	fe00e800 	.word	0xfe00e800

0800300c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	607b      	str	r3, [r7, #4]
 8003016:	460b      	mov	r3, r1
 8003018:	817b      	strh	r3, [r7, #10]
 800301a:	4613      	mov	r3, r2
 800301c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800301e:	897b      	ldrh	r3, [r7, #10]
 8003020:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003024:	7a7b      	ldrb	r3, [r7, #9]
 8003026:	041b      	lsls	r3, r3, #16
 8003028:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800302c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003032:	6a3b      	ldr	r3, [r7, #32]
 8003034:	4313      	orrs	r3, r2
 8003036:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800303a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	6a3b      	ldr	r3, [r7, #32]
 8003044:	0d5b      	lsrs	r3, r3, #21
 8003046:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800304a:	4b08      	ldr	r3, [pc, #32]	@ (800306c <I2C_TransferConfig+0x60>)
 800304c:	430b      	orrs	r3, r1
 800304e:	43db      	mvns	r3, r3
 8003050:	ea02 0103 	and.w	r1, r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	697a      	ldr	r2, [r7, #20]
 800305a:	430a      	orrs	r2, r1
 800305c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800305e:	bf00      	nop
 8003060:	371c      	adds	r7, #28
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	03ff63ff 	.word	0x03ff63ff

08003070 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b20      	cmp	r3, #32
 8003084:	d138      	bne.n	80030f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800308c:	2b01      	cmp	r3, #1
 800308e:	d101      	bne.n	8003094 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003090:	2302      	movs	r3, #2
 8003092:	e032      	b.n	80030fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2224      	movs	r2, #36	@ 0x24
 80030a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 0201 	bic.w	r2, r2, #1
 80030b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80030c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	6819      	ldr	r1, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 0201 	orr.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2220      	movs	r2, #32
 80030e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030f4:	2300      	movs	r3, #0
 80030f6:	e000      	b.n	80030fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80030f8:	2302      	movs	r3, #2
  }
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr

08003106 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003106:	b480      	push	{r7}
 8003108:	b085      	sub	sp, #20
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
 800310e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003116:	b2db      	uxtb	r3, r3
 8003118:	2b20      	cmp	r3, #32
 800311a:	d139      	bne.n	8003190 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003122:	2b01      	cmp	r3, #1
 8003124:	d101      	bne.n	800312a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003126:	2302      	movs	r3, #2
 8003128:	e033      	b.n	8003192 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2224      	movs	r2, #36	@ 0x24
 8003136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 0201 	bic.w	r2, r2, #1
 8003148:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003158:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	021b      	lsls	r3, r3, #8
 800315e:	68fa      	ldr	r2, [r7, #12]
 8003160:	4313      	orrs	r3, r2
 8003162:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68fa      	ldr	r2, [r7, #12]
 800316a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0201 	orr.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2220      	movs	r2, #32
 8003180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800318c:	2300      	movs	r3, #0
 800318e:	e000      	b.n	8003192 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003190:	2302      	movs	r3, #2
  }
}
 8003192:	4618      	mov	r0, r3
 8003194:	3714      	adds	r7, #20
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
	...

080031a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80031a4:	4b04      	ldr	r3, [pc, #16]	@ (80031b8 <HAL_PWREx_GetVoltageRange+0x18>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	40007000 	.word	0x40007000

080031bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031ca:	d130      	bne.n	800322e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80031cc:	4b23      	ldr	r3, [pc, #140]	@ (800325c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031d8:	d038      	beq.n	800324c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031da:	4b20      	ldr	r3, [pc, #128]	@ (800325c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031e2:	4a1e      	ldr	r2, [pc, #120]	@ (800325c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031e8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2232      	movs	r2, #50	@ 0x32
 80031f0:	fb02 f303 	mul.w	r3, r2, r3
 80031f4:	4a1b      	ldr	r2, [pc, #108]	@ (8003264 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80031f6:	fba2 2303 	umull	r2, r3, r2, r3
 80031fa:	0c9b      	lsrs	r3, r3, #18
 80031fc:	3301      	adds	r3, #1
 80031fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003200:	e002      	b.n	8003208 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	3b01      	subs	r3, #1
 8003206:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003208:	4b14      	ldr	r3, [pc, #80]	@ (800325c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003214:	d102      	bne.n	800321c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1f2      	bne.n	8003202 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800321c:	4b0f      	ldr	r3, [pc, #60]	@ (800325c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003224:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003228:	d110      	bne.n	800324c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e00f      	b.n	800324e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800322e:	4b0b      	ldr	r3, [pc, #44]	@ (800325c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003236:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800323a:	d007      	beq.n	800324c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800323c:	4b07      	ldr	r3, [pc, #28]	@ (800325c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003244:	4a05      	ldr	r2, [pc, #20]	@ (800325c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003246:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800324a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3714      	adds	r7, #20
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	40007000 	.word	0x40007000
 8003260:	2000000c 	.word	0x2000000c
 8003264:	431bde83 	.word	0x431bde83

08003268 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b088      	sub	sp, #32
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e3ca      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800327a:	4b97      	ldr	r3, [pc, #604]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	f003 030c 	and.w	r3, r3, #12
 8003282:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003284:	4b94      	ldr	r3, [pc, #592]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	f003 0303 	and.w	r3, r3, #3
 800328c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0310 	and.w	r3, r3, #16
 8003296:	2b00      	cmp	r3, #0
 8003298:	f000 80e4 	beq.w	8003464 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d007      	beq.n	80032b2 <HAL_RCC_OscConfig+0x4a>
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	2b0c      	cmp	r3, #12
 80032a6:	f040 808b 	bne.w	80033c0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	f040 8087 	bne.w	80033c0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032b2:	4b89      	ldr	r3, [pc, #548]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d005      	beq.n	80032ca <HAL_RCC_OscConfig+0x62>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e3a2      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a1a      	ldr	r2, [r3, #32]
 80032ce:	4b82      	ldr	r3, [pc, #520]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0308 	and.w	r3, r3, #8
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d004      	beq.n	80032e4 <HAL_RCC_OscConfig+0x7c>
 80032da:	4b7f      	ldr	r3, [pc, #508]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032e2:	e005      	b.n	80032f0 <HAL_RCC_OscConfig+0x88>
 80032e4:	4b7c      	ldr	r3, [pc, #496]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80032e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032ea:	091b      	lsrs	r3, r3, #4
 80032ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d223      	bcs.n	800333c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a1b      	ldr	r3, [r3, #32]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f000 fd55 	bl	8003da8 <RCC_SetFlashLatencyFromMSIRange>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e383      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003308:	4b73      	ldr	r3, [pc, #460]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a72      	ldr	r2, [pc, #456]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 800330e:	f043 0308 	orr.w	r3, r3, #8
 8003312:	6013      	str	r3, [r2, #0]
 8003314:	4b70      	ldr	r3, [pc, #448]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a1b      	ldr	r3, [r3, #32]
 8003320:	496d      	ldr	r1, [pc, #436]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003326:	4b6c      	ldr	r3, [pc, #432]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	021b      	lsls	r3, r3, #8
 8003334:	4968      	ldr	r1, [pc, #416]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003336:	4313      	orrs	r3, r2
 8003338:	604b      	str	r3, [r1, #4]
 800333a:	e025      	b.n	8003388 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800333c:	4b66      	ldr	r3, [pc, #408]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a65      	ldr	r2, [pc, #404]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003342:	f043 0308 	orr.w	r3, r3, #8
 8003346:	6013      	str	r3, [r2, #0]
 8003348:	4b63      	ldr	r3, [pc, #396]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a1b      	ldr	r3, [r3, #32]
 8003354:	4960      	ldr	r1, [pc, #384]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003356:	4313      	orrs	r3, r2
 8003358:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800335a:	4b5f      	ldr	r3, [pc, #380]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	021b      	lsls	r3, r3, #8
 8003368:	495b      	ldr	r1, [pc, #364]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 800336a:	4313      	orrs	r3, r2
 800336c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d109      	bne.n	8003388 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	4618      	mov	r0, r3
 800337a:	f000 fd15 	bl	8003da8 <RCC_SetFlashLatencyFromMSIRange>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e343      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003388:	f000 fc4a 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 800338c:	4602      	mov	r2, r0
 800338e:	4b52      	ldr	r3, [pc, #328]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	091b      	lsrs	r3, r3, #4
 8003394:	f003 030f 	and.w	r3, r3, #15
 8003398:	4950      	ldr	r1, [pc, #320]	@ (80034dc <HAL_RCC_OscConfig+0x274>)
 800339a:	5ccb      	ldrb	r3, [r1, r3]
 800339c:	f003 031f 	and.w	r3, r3, #31
 80033a0:	fa22 f303 	lsr.w	r3, r2, r3
 80033a4:	4a4e      	ldr	r2, [pc, #312]	@ (80034e0 <HAL_RCC_OscConfig+0x278>)
 80033a6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80033a8:	4b4e      	ldr	r3, [pc, #312]	@ (80034e4 <HAL_RCC_OscConfig+0x27c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7fe fc7f 	bl	8001cb0 <HAL_InitTick>
 80033b2:	4603      	mov	r3, r0
 80033b4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d052      	beq.n	8003462 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
 80033be:	e327      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d032      	beq.n	800342e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033c8:	4b43      	ldr	r3, [pc, #268]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a42      	ldr	r2, [pc, #264]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033d4:	f7fe fcbc 	bl	8001d50 <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033dc:	f7fe fcb8 	bl	8001d50 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e310      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033ee:	4b3a      	ldr	r3, [pc, #232]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d0f0      	beq.n	80033dc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033fa:	4b37      	ldr	r3, [pc, #220]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a36      	ldr	r2, [pc, #216]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003400:	f043 0308 	orr.w	r3, r3, #8
 8003404:	6013      	str	r3, [r2, #0]
 8003406:	4b34      	ldr	r3, [pc, #208]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	4931      	ldr	r1, [pc, #196]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003414:	4313      	orrs	r3, r2
 8003416:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003418:	4b2f      	ldr	r3, [pc, #188]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	69db      	ldr	r3, [r3, #28]
 8003424:	021b      	lsls	r3, r3, #8
 8003426:	492c      	ldr	r1, [pc, #176]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003428:	4313      	orrs	r3, r2
 800342a:	604b      	str	r3, [r1, #4]
 800342c:	e01a      	b.n	8003464 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800342e:	4b2a      	ldr	r3, [pc, #168]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a29      	ldr	r2, [pc, #164]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003434:	f023 0301 	bic.w	r3, r3, #1
 8003438:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800343a:	f7fe fc89 	bl	8001d50 <HAL_GetTick>
 800343e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003440:	e008      	b.n	8003454 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003442:	f7fe fc85 	bl	8001d50 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	2b02      	cmp	r3, #2
 800344e:	d901      	bls.n	8003454 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003450:	2303      	movs	r3, #3
 8003452:	e2dd      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003454:	4b20      	ldr	r3, [pc, #128]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1f0      	bne.n	8003442 <HAL_RCC_OscConfig+0x1da>
 8003460:	e000      	b.n	8003464 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003462:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0301 	and.w	r3, r3, #1
 800346c:	2b00      	cmp	r3, #0
 800346e:	d074      	beq.n	800355a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	2b08      	cmp	r3, #8
 8003474:	d005      	beq.n	8003482 <HAL_RCC_OscConfig+0x21a>
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	2b0c      	cmp	r3, #12
 800347a:	d10e      	bne.n	800349a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2b03      	cmp	r3, #3
 8003480:	d10b      	bne.n	800349a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003482:	4b15      	ldr	r3, [pc, #84]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d064      	beq.n	8003558 <HAL_RCC_OscConfig+0x2f0>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d160      	bne.n	8003558 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e2ba      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034a2:	d106      	bne.n	80034b2 <HAL_RCC_OscConfig+0x24a>
 80034a4:	4b0c      	ldr	r3, [pc, #48]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a0b      	ldr	r2, [pc, #44]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80034aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ae:	6013      	str	r3, [r2, #0]
 80034b0:	e026      	b.n	8003500 <HAL_RCC_OscConfig+0x298>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034ba:	d115      	bne.n	80034e8 <HAL_RCC_OscConfig+0x280>
 80034bc:	4b06      	ldr	r3, [pc, #24]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a05      	ldr	r2, [pc, #20]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80034c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034c6:	6013      	str	r3, [r2, #0]
 80034c8:	4b03      	ldr	r3, [pc, #12]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a02      	ldr	r2, [pc, #8]	@ (80034d8 <HAL_RCC_OscConfig+0x270>)
 80034ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034d2:	6013      	str	r3, [r2, #0]
 80034d4:	e014      	b.n	8003500 <HAL_RCC_OscConfig+0x298>
 80034d6:	bf00      	nop
 80034d8:	40021000 	.word	0x40021000
 80034dc:	08005bd4 	.word	0x08005bd4
 80034e0:	2000000c 	.word	0x2000000c
 80034e4:	20000010 	.word	0x20000010
 80034e8:	4ba0      	ldr	r3, [pc, #640]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a9f      	ldr	r2, [pc, #636]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80034ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034f2:	6013      	str	r3, [r2, #0]
 80034f4:	4b9d      	ldr	r3, [pc, #628]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a9c      	ldr	r2, [pc, #624]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80034fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d013      	beq.n	8003530 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003508:	f7fe fc22 	bl	8001d50 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003510:	f7fe fc1e 	bl	8001d50 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b64      	cmp	r3, #100	@ 0x64
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e276      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003522:	4b92      	ldr	r3, [pc, #584]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d0f0      	beq.n	8003510 <HAL_RCC_OscConfig+0x2a8>
 800352e:	e014      	b.n	800355a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003530:	f7fe fc0e 	bl	8001d50 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003536:	e008      	b.n	800354a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003538:	f7fe fc0a 	bl	8001d50 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b64      	cmp	r3, #100	@ 0x64
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e262      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800354a:	4b88      	ldr	r3, [pc, #544]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1f0      	bne.n	8003538 <HAL_RCC_OscConfig+0x2d0>
 8003556:	e000      	b.n	800355a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d060      	beq.n	8003628 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	2b04      	cmp	r3, #4
 800356a:	d005      	beq.n	8003578 <HAL_RCC_OscConfig+0x310>
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	2b0c      	cmp	r3, #12
 8003570:	d119      	bne.n	80035a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	2b02      	cmp	r3, #2
 8003576:	d116      	bne.n	80035a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003578:	4b7c      	ldr	r3, [pc, #496]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003580:	2b00      	cmp	r3, #0
 8003582:	d005      	beq.n	8003590 <HAL_RCC_OscConfig+0x328>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e23f      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003590:	4b76      	ldr	r3, [pc, #472]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	061b      	lsls	r3, r3, #24
 800359e:	4973      	ldr	r1, [pc, #460]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035a4:	e040      	b.n	8003628 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d023      	beq.n	80035f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035ae:	4b6f      	ldr	r3, [pc, #444]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a6e      	ldr	r2, [pc, #440]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80035b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ba:	f7fe fbc9 	bl	8001d50 <HAL_GetTick>
 80035be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035c0:	e008      	b.n	80035d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035c2:	f7fe fbc5 	bl	8001d50 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d901      	bls.n	80035d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e21d      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035d4:	4b65      	ldr	r3, [pc, #404]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0f0      	beq.n	80035c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e0:	4b62      	ldr	r3, [pc, #392]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	061b      	lsls	r3, r3, #24
 80035ee:	495f      	ldr	r1, [pc, #380]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	604b      	str	r3, [r1, #4]
 80035f4:	e018      	b.n	8003628 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035f6:	4b5d      	ldr	r3, [pc, #372]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a5c      	ldr	r2, [pc, #368]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80035fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003600:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003602:	f7fe fba5 	bl	8001d50 <HAL_GetTick>
 8003606:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003608:	e008      	b.n	800361c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800360a:	f7fe fba1 	bl	8001d50 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e1f9      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800361c:	4b53      	ldr	r3, [pc, #332]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1f0      	bne.n	800360a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0308 	and.w	r3, r3, #8
 8003630:	2b00      	cmp	r3, #0
 8003632:	d03c      	beq.n	80036ae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	695b      	ldr	r3, [r3, #20]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d01c      	beq.n	8003676 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800363c:	4b4b      	ldr	r3, [pc, #300]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 800363e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003642:	4a4a      	ldr	r2, [pc, #296]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 8003644:	f043 0301 	orr.w	r3, r3, #1
 8003648:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800364c:	f7fe fb80 	bl	8001d50 <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003654:	f7fe fb7c 	bl	8001d50 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e1d4      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003666:	4b41      	ldr	r3, [pc, #260]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 8003668:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0ef      	beq.n	8003654 <HAL_RCC_OscConfig+0x3ec>
 8003674:	e01b      	b.n	80036ae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003676:	4b3d      	ldr	r3, [pc, #244]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 8003678:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800367c:	4a3b      	ldr	r2, [pc, #236]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 800367e:	f023 0301 	bic.w	r3, r3, #1
 8003682:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003686:	f7fe fb63 	bl	8001d50 <HAL_GetTick>
 800368a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800368c:	e008      	b.n	80036a0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800368e:	f7fe fb5f 	bl	8001d50 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e1b7      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036a0:	4b32      	ldr	r3, [pc, #200]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80036a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1ef      	bne.n	800368e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0304 	and.w	r3, r3, #4
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f000 80a6 	beq.w	8003808 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036bc:	2300      	movs	r3, #0
 80036be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80036c0:	4b2a      	ldr	r3, [pc, #168]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80036c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d10d      	bne.n	80036e8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036cc:	4b27      	ldr	r3, [pc, #156]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80036ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d0:	4a26      	ldr	r2, [pc, #152]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80036d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80036d8:	4b24      	ldr	r3, [pc, #144]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 80036da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036e4:	2301      	movs	r3, #1
 80036e6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036e8:	4b21      	ldr	r3, [pc, #132]	@ (8003770 <HAL_RCC_OscConfig+0x508>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d118      	bne.n	8003726 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036f4:	4b1e      	ldr	r3, [pc, #120]	@ (8003770 <HAL_RCC_OscConfig+0x508>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003770 <HAL_RCC_OscConfig+0x508>)
 80036fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003700:	f7fe fb26 	bl	8001d50 <HAL_GetTick>
 8003704:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003706:	e008      	b.n	800371a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003708:	f7fe fb22 	bl	8001d50 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	2b02      	cmp	r3, #2
 8003714:	d901      	bls.n	800371a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e17a      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800371a:	4b15      	ldr	r3, [pc, #84]	@ (8003770 <HAL_RCC_OscConfig+0x508>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003722:	2b00      	cmp	r3, #0
 8003724:	d0f0      	beq.n	8003708 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	2b01      	cmp	r3, #1
 800372c:	d108      	bne.n	8003740 <HAL_RCC_OscConfig+0x4d8>
 800372e:	4b0f      	ldr	r3, [pc, #60]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 8003730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003734:	4a0d      	ldr	r2, [pc, #52]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 8003736:	f043 0301 	orr.w	r3, r3, #1
 800373a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800373e:	e029      	b.n	8003794 <HAL_RCC_OscConfig+0x52c>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	2b05      	cmp	r3, #5
 8003746:	d115      	bne.n	8003774 <HAL_RCC_OscConfig+0x50c>
 8003748:	4b08      	ldr	r3, [pc, #32]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 800374a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800374e:	4a07      	ldr	r2, [pc, #28]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 8003750:	f043 0304 	orr.w	r3, r3, #4
 8003754:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003758:	4b04      	ldr	r3, [pc, #16]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 800375a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800375e:	4a03      	ldr	r2, [pc, #12]	@ (800376c <HAL_RCC_OscConfig+0x504>)
 8003760:	f043 0301 	orr.w	r3, r3, #1
 8003764:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003768:	e014      	b.n	8003794 <HAL_RCC_OscConfig+0x52c>
 800376a:	bf00      	nop
 800376c:	40021000 	.word	0x40021000
 8003770:	40007000 	.word	0x40007000
 8003774:	4b9c      	ldr	r3, [pc, #624]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 8003776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800377a:	4a9b      	ldr	r2, [pc, #620]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 800377c:	f023 0301 	bic.w	r3, r3, #1
 8003780:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003784:	4b98      	ldr	r3, [pc, #608]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 8003786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800378a:	4a97      	ldr	r2, [pc, #604]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 800378c:	f023 0304 	bic.w	r3, r3, #4
 8003790:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d016      	beq.n	80037ca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800379c:	f7fe fad8 	bl	8001d50 <HAL_GetTick>
 80037a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037a2:	e00a      	b.n	80037ba <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037a4:	f7fe fad4 	bl	8001d50 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e12a      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037ba:	4b8b      	ldr	r3, [pc, #556]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80037bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0ed      	beq.n	80037a4 <HAL_RCC_OscConfig+0x53c>
 80037c8:	e015      	b.n	80037f6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ca:	f7fe fac1 	bl	8001d50 <HAL_GetTick>
 80037ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037d0:	e00a      	b.n	80037e8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037d2:	f7fe fabd 	bl	8001d50 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d901      	bls.n	80037e8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e113      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037e8:	4b7f      	ldr	r3, [pc, #508]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80037ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1ed      	bne.n	80037d2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037f6:	7ffb      	ldrb	r3, [r7, #31]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d105      	bne.n	8003808 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037fc:	4b7a      	ldr	r3, [pc, #488]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80037fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003800:	4a79      	ldr	r2, [pc, #484]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 8003802:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003806:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380c:	2b00      	cmp	r3, #0
 800380e:	f000 80fe 	beq.w	8003a0e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003816:	2b02      	cmp	r3, #2
 8003818:	f040 80d0 	bne.w	80039bc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800381c:	4b72      	ldr	r3, [pc, #456]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f003 0203 	and.w	r2, r3, #3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382c:	429a      	cmp	r2, r3
 800382e:	d130      	bne.n	8003892 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800383a:	3b01      	subs	r3, #1
 800383c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800383e:	429a      	cmp	r2, r3
 8003840:	d127      	bne.n	8003892 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800384c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800384e:	429a      	cmp	r2, r3
 8003850:	d11f      	bne.n	8003892 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800385c:	2a07      	cmp	r2, #7
 800385e:	bf14      	ite	ne
 8003860:	2201      	movne	r2, #1
 8003862:	2200      	moveq	r2, #0
 8003864:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003866:	4293      	cmp	r3, r2
 8003868:	d113      	bne.n	8003892 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003874:	085b      	lsrs	r3, r3, #1
 8003876:	3b01      	subs	r3, #1
 8003878:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800387a:	429a      	cmp	r2, r3
 800387c:	d109      	bne.n	8003892 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003888:	085b      	lsrs	r3, r3, #1
 800388a:	3b01      	subs	r3, #1
 800388c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800388e:	429a      	cmp	r2, r3
 8003890:	d06e      	beq.n	8003970 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	2b0c      	cmp	r3, #12
 8003896:	d069      	beq.n	800396c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003898:	4b53      	ldr	r3, [pc, #332]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d105      	bne.n	80038b0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80038a4:	4b50      	ldr	r3, [pc, #320]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e0ad      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80038b4:	4b4c      	ldr	r3, [pc, #304]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a4b      	ldr	r2, [pc, #300]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80038ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038be:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038c0:	f7fe fa46 	bl	8001d50 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c8:	f7fe fa42 	bl	8001d50 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e09a      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038da:	4b43      	ldr	r3, [pc, #268]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1f0      	bne.n	80038c8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038e6:	4b40      	ldr	r3, [pc, #256]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80038e8:	68da      	ldr	r2, [r3, #12]
 80038ea:	4b40      	ldr	r3, [pc, #256]	@ (80039ec <HAL_RCC_OscConfig+0x784>)
 80038ec:	4013      	ands	r3, r2
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80038f6:	3a01      	subs	r2, #1
 80038f8:	0112      	lsls	r2, r2, #4
 80038fa:	4311      	orrs	r1, r2
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003900:	0212      	lsls	r2, r2, #8
 8003902:	4311      	orrs	r1, r2
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003908:	0852      	lsrs	r2, r2, #1
 800390a:	3a01      	subs	r2, #1
 800390c:	0552      	lsls	r2, r2, #21
 800390e:	4311      	orrs	r1, r2
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003914:	0852      	lsrs	r2, r2, #1
 8003916:	3a01      	subs	r2, #1
 8003918:	0652      	lsls	r2, r2, #25
 800391a:	4311      	orrs	r1, r2
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003920:	0912      	lsrs	r2, r2, #4
 8003922:	0452      	lsls	r2, r2, #17
 8003924:	430a      	orrs	r2, r1
 8003926:	4930      	ldr	r1, [pc, #192]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 8003928:	4313      	orrs	r3, r2
 800392a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800392c:	4b2e      	ldr	r3, [pc, #184]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a2d      	ldr	r2, [pc, #180]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 8003932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003936:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003938:	4b2b      	ldr	r3, [pc, #172]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	4a2a      	ldr	r2, [pc, #168]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 800393e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003942:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003944:	f7fe fa04 	bl	8001d50 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394c:	f7fe fa00 	bl	8001d50 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e058      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800395e:	4b22      	ldr	r3, [pc, #136]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d0f0      	beq.n	800394c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800396a:	e050      	b.n	8003a0e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e04f      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003970:	4b1d      	ldr	r3, [pc, #116]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d148      	bne.n	8003a0e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800397c:	4b1a      	ldr	r3, [pc, #104]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a19      	ldr	r2, [pc, #100]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 8003982:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003986:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003988:	4b17      	ldr	r3, [pc, #92]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	4a16      	ldr	r2, [pc, #88]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 800398e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003992:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003994:	f7fe f9dc 	bl	8001d50 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800399c:	f7fe f9d8 	bl	8001d50 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e030      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ae:	4b0e      	ldr	r3, [pc, #56]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d0f0      	beq.n	800399c <HAL_RCC_OscConfig+0x734>
 80039ba:	e028      	b.n	8003a0e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	2b0c      	cmp	r3, #12
 80039c0:	d023      	beq.n	8003a0a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039c2:	4b09      	ldr	r3, [pc, #36]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a08      	ldr	r2, [pc, #32]	@ (80039e8 <HAL_RCC_OscConfig+0x780>)
 80039c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ce:	f7fe f9bf 	bl	8001d50 <HAL_GetTick>
 80039d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039d4:	e00c      	b.n	80039f0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039d6:	f7fe f9bb 	bl	8001d50 <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d905      	bls.n	80039f0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e013      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
 80039e8:	40021000 	.word	0x40021000
 80039ec:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039f0:	4b09      	ldr	r3, [pc, #36]	@ (8003a18 <HAL_RCC_OscConfig+0x7b0>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1ec      	bne.n	80039d6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80039fc:	4b06      	ldr	r3, [pc, #24]	@ (8003a18 <HAL_RCC_OscConfig+0x7b0>)
 80039fe:	68da      	ldr	r2, [r3, #12]
 8003a00:	4905      	ldr	r1, [pc, #20]	@ (8003a18 <HAL_RCC_OscConfig+0x7b0>)
 8003a02:	4b06      	ldr	r3, [pc, #24]	@ (8003a1c <HAL_RCC_OscConfig+0x7b4>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	60cb      	str	r3, [r1, #12]
 8003a08:	e001      	b.n	8003a0e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e000      	b.n	8003a10 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3720      	adds	r7, #32
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	feeefffc 	.word	0xfeeefffc

08003a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d101      	bne.n	8003a34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e0e7      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a34:	4b75      	ldr	r3, [pc, #468]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0307 	and.w	r3, r3, #7
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d910      	bls.n	8003a64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a42:	4b72      	ldr	r3, [pc, #456]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f023 0207 	bic.w	r2, r3, #7
 8003a4a:	4970      	ldr	r1, [pc, #448]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a52:	4b6e      	ldr	r3, [pc, #440]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0307 	and.w	r3, r3, #7
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d001      	beq.n	8003a64 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e0cf      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d010      	beq.n	8003a92 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689a      	ldr	r2, [r3, #8]
 8003a74:	4b66      	ldr	r3, [pc, #408]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d908      	bls.n	8003a92 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a80:	4b63      	ldr	r3, [pc, #396]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	4960      	ldr	r1, [pc, #384]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d04c      	beq.n	8003b38 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	d107      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aa6:	4b5a      	ldr	r3, [pc, #360]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d121      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e0a6      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d107      	bne.n	8003ace <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003abe:	4b54      	ldr	r3, [pc, #336]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d115      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e09a      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d107      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ad6:	4b4e      	ldr	r3, [pc, #312]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d109      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e08e      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ae6:	4b4a      	ldr	r3, [pc, #296]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e086      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003af6:	4b46      	ldr	r3, [pc, #280]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f023 0203 	bic.w	r2, r3, #3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	4943      	ldr	r1, [pc, #268]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b08:	f7fe f922 	bl	8001d50 <HAL_GetTick>
 8003b0c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0e:	e00a      	b.n	8003b26 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b10:	f7fe f91e 	bl	8001d50 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e06e      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b26:	4b3a      	ldr	r3, [pc, #232]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f003 020c 	and.w	r2, r3, #12
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d1eb      	bne.n	8003b10 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d010      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	4b31      	ldr	r3, [pc, #196]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d208      	bcs.n	8003b66 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b54:	4b2e      	ldr	r3, [pc, #184]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	492b      	ldr	r1, [pc, #172]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b66:	4b29      	ldr	r3, [pc, #164]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0307 	and.w	r3, r3, #7
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d210      	bcs.n	8003b96 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b74:	4b25      	ldr	r3, [pc, #148]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f023 0207 	bic.w	r2, r3, #7
 8003b7c:	4923      	ldr	r1, [pc, #140]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b84:	4b21      	ldr	r3, [pc, #132]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0307 	and.w	r3, r3, #7
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d001      	beq.n	8003b96 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e036      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0304 	and.w	r3, r3, #4
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d008      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	4918      	ldr	r1, [pc, #96]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0308 	and.w	r3, r3, #8
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d009      	beq.n	8003bd4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bc0:	4b13      	ldr	r3, [pc, #76]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	4910      	ldr	r1, [pc, #64]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bd4:	f000 f824 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	4b0d      	ldr	r3, [pc, #52]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	091b      	lsrs	r3, r3, #4
 8003be0:	f003 030f 	and.w	r3, r3, #15
 8003be4:	490b      	ldr	r1, [pc, #44]	@ (8003c14 <HAL_RCC_ClockConfig+0x1f4>)
 8003be6:	5ccb      	ldrb	r3, [r1, r3]
 8003be8:	f003 031f 	and.w	r3, r3, #31
 8003bec:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf0:	4a09      	ldr	r2, [pc, #36]	@ (8003c18 <HAL_RCC_ClockConfig+0x1f8>)
 8003bf2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003bf4:	4b09      	ldr	r3, [pc, #36]	@ (8003c1c <HAL_RCC_ClockConfig+0x1fc>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7fe f859 	bl	8001cb0 <HAL_InitTick>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c02:	7afb      	ldrb	r3, [r7, #11]
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3710      	adds	r7, #16
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	40022000 	.word	0x40022000
 8003c10:	40021000 	.word	0x40021000
 8003c14:	08005bd4 	.word	0x08005bd4
 8003c18:	2000000c 	.word	0x2000000c
 8003c1c:	20000010 	.word	0x20000010

08003c20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b089      	sub	sp, #36	@ 0x24
 8003c24:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c26:	2300      	movs	r3, #0
 8003c28:	61fb      	str	r3, [r7, #28]
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c2e:	4b3e      	ldr	r3, [pc, #248]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 030c 	and.w	r3, r3, #12
 8003c36:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c38:	4b3b      	ldr	r3, [pc, #236]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d005      	beq.n	8003c54 <HAL_RCC_GetSysClockFreq+0x34>
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	2b0c      	cmp	r3, #12
 8003c4c:	d121      	bne.n	8003c92 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d11e      	bne.n	8003c92 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c54:	4b34      	ldr	r3, [pc, #208]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0308 	and.w	r3, r3, #8
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d107      	bne.n	8003c70 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c60:	4b31      	ldr	r3, [pc, #196]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c66:	0a1b      	lsrs	r3, r3, #8
 8003c68:	f003 030f 	and.w	r3, r3, #15
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	e005      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c70:	4b2d      	ldr	r3, [pc, #180]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	091b      	lsrs	r3, r3, #4
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c7c:	4a2b      	ldr	r2, [pc, #172]	@ (8003d2c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c84:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10d      	bne.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c90:	e00a      	b.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	2b04      	cmp	r3, #4
 8003c96:	d102      	bne.n	8003c9e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c98:	4b25      	ldr	r3, [pc, #148]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c9a:	61bb      	str	r3, [r7, #24]
 8003c9c:	e004      	b.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	2b08      	cmp	r3, #8
 8003ca2:	d101      	bne.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ca4:	4b23      	ldr	r3, [pc, #140]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ca6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	2b0c      	cmp	r3, #12
 8003cac:	d134      	bne.n	8003d18 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cae:	4b1e      	ldr	r3, [pc, #120]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	f003 0303 	and.w	r3, r3, #3
 8003cb6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d003      	beq.n	8003cc6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	2b03      	cmp	r3, #3
 8003cc2:	d003      	beq.n	8003ccc <HAL_RCC_GetSysClockFreq+0xac>
 8003cc4:	e005      	b.n	8003cd2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cc8:	617b      	str	r3, [r7, #20]
      break;
 8003cca:	e005      	b.n	8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ccc:	4b19      	ldr	r3, [pc, #100]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cce:	617b      	str	r3, [r7, #20]
      break;
 8003cd0:	e002      	b.n	8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	617b      	str	r3, [r7, #20]
      break;
 8003cd6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cd8:	4b13      	ldr	r3, [pc, #76]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	091b      	lsrs	r3, r3, #4
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ce6:	4b10      	ldr	r3, [pc, #64]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	0a1b      	lsrs	r3, r3, #8
 8003cec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	fb03 f202 	mul.w	r2, r3, r2
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	0e5b      	lsrs	r3, r3, #25
 8003d04:	f003 0303 	and.w	r3, r3, #3
 8003d08:	3301      	adds	r3, #1
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d16:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d18:	69bb      	ldr	r3, [r7, #24]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3724      	adds	r7, #36	@ 0x24
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	08005bec 	.word	0x08005bec
 8003d30:	00f42400 	.word	0x00f42400
 8003d34:	007a1200 	.word	0x007a1200

08003d38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d3c:	4b03      	ldr	r3, [pc, #12]	@ (8003d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	2000000c 	.word	0x2000000c

08003d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d54:	f7ff fff0 	bl	8003d38 <HAL_RCC_GetHCLKFreq>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	0a1b      	lsrs	r3, r3, #8
 8003d60:	f003 0307 	and.w	r3, r3, #7
 8003d64:	4904      	ldr	r1, [pc, #16]	@ (8003d78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d66:	5ccb      	ldrb	r3, [r1, r3]
 8003d68:	f003 031f 	and.w	r3, r3, #31
 8003d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40021000 	.word	0x40021000
 8003d78:	08005be4 	.word	0x08005be4

08003d7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d80:	f7ff ffda 	bl	8003d38 <HAL_RCC_GetHCLKFreq>
 8003d84:	4602      	mov	r2, r0
 8003d86:	4b06      	ldr	r3, [pc, #24]	@ (8003da0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	0adb      	lsrs	r3, r3, #11
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	4904      	ldr	r1, [pc, #16]	@ (8003da4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d92:	5ccb      	ldrb	r3, [r1, r3]
 8003d94:	f003 031f 	and.w	r3, r3, #31
 8003d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40021000 	.word	0x40021000
 8003da4:	08005be4 	.word	0x08005be4

08003da8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003db0:	2300      	movs	r3, #0
 8003db2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003db4:	4b2a      	ldr	r3, [pc, #168]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003dc0:	f7ff f9ee 	bl	80031a0 <HAL_PWREx_GetVoltageRange>
 8003dc4:	6178      	str	r0, [r7, #20]
 8003dc6:	e014      	b.n	8003df2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003dc8:	4b25      	ldr	r3, [pc, #148]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dcc:	4a24      	ldr	r2, [pc, #144]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dd4:	4b22      	ldr	r3, [pc, #136]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ddc:	60fb      	str	r3, [r7, #12]
 8003dde:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003de0:	f7ff f9de 	bl	80031a0 <HAL_PWREx_GetVoltageRange>
 8003de4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003de6:	4b1e      	ldr	r3, [pc, #120]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dea:	4a1d      	ldr	r2, [pc, #116]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003df0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003df8:	d10b      	bne.n	8003e12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b80      	cmp	r3, #128	@ 0x80
 8003dfe:	d919      	bls.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e04:	d902      	bls.n	8003e0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e06:	2302      	movs	r3, #2
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	e013      	b.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	613b      	str	r3, [r7, #16]
 8003e10:	e010      	b.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b80      	cmp	r3, #128	@ 0x80
 8003e16:	d902      	bls.n	8003e1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e18:	2303      	movs	r3, #3
 8003e1a:	613b      	str	r3, [r7, #16]
 8003e1c:	e00a      	b.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b80      	cmp	r3, #128	@ 0x80
 8003e22:	d102      	bne.n	8003e2a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e24:	2302      	movs	r3, #2
 8003e26:	613b      	str	r3, [r7, #16]
 8003e28:	e004      	b.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2b70      	cmp	r3, #112	@ 0x70
 8003e2e:	d101      	bne.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e30:	2301      	movs	r3, #1
 8003e32:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e34:	4b0b      	ldr	r3, [pc, #44]	@ (8003e64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f023 0207 	bic.w	r2, r3, #7
 8003e3c:	4909      	ldr	r1, [pc, #36]	@ (8003e64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e44:	4b07      	ldr	r3, [pc, #28]	@ (8003e64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0307 	and.w	r3, r3, #7
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d001      	beq.n	8003e56 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e000      	b.n	8003e58 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3718      	adds	r7, #24
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40021000 	.word	0x40021000
 8003e64:	40022000 	.word	0x40022000

08003e68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e70:	2300      	movs	r3, #0
 8003e72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e74:	2300      	movs	r3, #0
 8003e76:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d041      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e88:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e8c:	d02a      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003e8e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e92:	d824      	bhi.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003e94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e98:	d008      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003e9a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e9e:	d81e      	bhi.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00a      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003ea4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ea8:	d010      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003eaa:	e018      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003eac:	4b86      	ldr	r3, [pc, #536]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	4a85      	ldr	r2, [pc, #532]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eb6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003eb8:	e015      	b.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 fabb 	bl	800443c <RCCEx_PLLSAI1_Config>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003eca:	e00c      	b.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	3320      	adds	r3, #32
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fba6 	bl	8004624 <RCCEx_PLLSAI2_Config>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003edc:	e003      	b.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	74fb      	strb	r3, [r7, #19]
      break;
 8003ee2:	e000      	b.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003ee4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ee6:	7cfb      	ldrb	r3, [r7, #19]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10b      	bne.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003eec:	4b76      	ldr	r3, [pc, #472]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003efa:	4973      	ldr	r1, [pc, #460]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003f02:	e001      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f04:	7cfb      	ldrb	r3, [r7, #19]
 8003f06:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d041      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f18:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f1c:	d02a      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003f1e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f22:	d824      	bhi.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f28:	d008      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003f2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f2e:	d81e      	bhi.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00a      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003f34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f38:	d010      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f3a:	e018      	b.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f3c:	4b62      	ldr	r3, [pc, #392]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	4a61      	ldr	r2, [pc, #388]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f46:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f48:	e015      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	3304      	adds	r3, #4
 8003f4e:	2100      	movs	r1, #0
 8003f50:	4618      	mov	r0, r3
 8003f52:	f000 fa73 	bl	800443c <RCCEx_PLLSAI1_Config>
 8003f56:	4603      	mov	r3, r0
 8003f58:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f5a:	e00c      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3320      	adds	r3, #32
 8003f60:	2100      	movs	r1, #0
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 fb5e 	bl	8004624 <RCCEx_PLLSAI2_Config>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f6c:	e003      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	74fb      	strb	r3, [r7, #19]
      break;
 8003f72:	e000      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003f74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f76:	7cfb      	ldrb	r3, [r7, #19]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10b      	bne.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f7c:	4b52      	ldr	r3, [pc, #328]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f82:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f8a:	494f      	ldr	r1, [pc, #316]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003f92:	e001      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f94:	7cfb      	ldrb	r3, [r7, #19]
 8003f96:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f000 80a0 	beq.w	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003faa:	4b47      	ldr	r3, [pc, #284]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003fba:	2300      	movs	r3, #0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00d      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fc0:	4b41      	ldr	r3, [pc, #260]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fc4:	4a40      	ldr	r2, [pc, #256]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fca:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fcc:	4b3e      	ldr	r3, [pc, #248]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fd4:	60bb      	str	r3, [r7, #8]
 8003fd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fdc:	4b3b      	ldr	r3, [pc, #236]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a3a      	ldr	r2, [pc, #232]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003fe2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fe6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fe8:	f7fd feb2 	bl	8001d50 <HAL_GetTick>
 8003fec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003fee:	e009      	b.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ff0:	f7fd feae 	bl	8001d50 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d902      	bls.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	74fb      	strb	r3, [r7, #19]
        break;
 8004002:	e005      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004004:	4b31      	ldr	r3, [pc, #196]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800400c:	2b00      	cmp	r3, #0
 800400e:	d0ef      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004010:	7cfb      	ldrb	r3, [r7, #19]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d15c      	bne.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004016:	4b2c      	ldr	r3, [pc, #176]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800401c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004020:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d01f      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	429a      	cmp	r2, r3
 8004032:	d019      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004034:	4b24      	ldr	r3, [pc, #144]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800403a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800403e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004040:	4b21      	ldr	r3, [pc, #132]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004046:	4a20      	ldr	r2, [pc, #128]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800404c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004050:	4b1d      	ldr	r3, [pc, #116]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004056:	4a1c      	ldr	r2, [pc, #112]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004058:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800405c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004060:	4a19      	ldr	r2, [pc, #100]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d016      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004072:	f7fd fe6d 	bl	8001d50 <HAL_GetTick>
 8004076:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004078:	e00b      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800407a:	f7fd fe69 	bl	8001d50 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004088:	4293      	cmp	r3, r2
 800408a:	d902      	bls.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	74fb      	strb	r3, [r7, #19]
            break;
 8004090:	e006      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004092:	4b0d      	ldr	r3, [pc, #52]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d0ec      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80040a0:	7cfb      	ldrb	r3, [r7, #19]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10c      	bne.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040a6:	4b08      	ldr	r3, [pc, #32]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040b6:	4904      	ldr	r1, [pc, #16]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80040be:	e009      	b.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040c0:	7cfb      	ldrb	r3, [r7, #19]
 80040c2:	74bb      	strb	r3, [r7, #18]
 80040c4:	e006      	b.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80040c6:	bf00      	nop
 80040c8:	40021000 	.word	0x40021000
 80040cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d0:	7cfb      	ldrb	r3, [r7, #19]
 80040d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040d4:	7c7b      	ldrb	r3, [r7, #17]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d105      	bne.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040da:	4b9e      	ldr	r3, [pc, #632]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040de:	4a9d      	ldr	r2, [pc, #628]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040e4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040f2:	4b98      	ldr	r3, [pc, #608]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f8:	f023 0203 	bic.w	r2, r3, #3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004100:	4994      	ldr	r1, [pc, #592]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004102:	4313      	orrs	r3, r2
 8004104:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0302 	and.w	r3, r3, #2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00a      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004114:	4b8f      	ldr	r3, [pc, #572]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800411a:	f023 020c 	bic.w	r2, r3, #12
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004122:	498c      	ldr	r1, [pc, #560]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004124:	4313      	orrs	r3, r2
 8004126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0304 	and.w	r3, r3, #4
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00a      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004136:	4b87      	ldr	r3, [pc, #540]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004144:	4983      	ldr	r1, [pc, #524]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004146:	4313      	orrs	r3, r2
 8004148:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0308 	and.w	r3, r3, #8
 8004154:	2b00      	cmp	r3, #0
 8004156:	d00a      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004158:	4b7e      	ldr	r3, [pc, #504]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800415a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800415e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004166:	497b      	ldr	r1, [pc, #492]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004168:	4313      	orrs	r3, r2
 800416a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0310 	and.w	r3, r3, #16
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00a      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800417a:	4b76      	ldr	r3, [pc, #472]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800417c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004180:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004188:	4972      	ldr	r1, [pc, #456]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800418a:	4313      	orrs	r3, r2
 800418c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0320 	and.w	r3, r3, #32
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00a      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800419c:	4b6d      	ldr	r3, [pc, #436]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800419e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041aa:	496a      	ldr	r1, [pc, #424]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ac:	4313      	orrs	r3, r2
 80041ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00a      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041be:	4b65      	ldr	r3, [pc, #404]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041cc:	4961      	ldr	r1, [pc, #388]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ce:	4313      	orrs	r3, r2
 80041d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00a      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041e0:	4b5c      	ldr	r3, [pc, #368]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ee:	4959      	ldr	r1, [pc, #356]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00a      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004202:	4b54      	ldr	r3, [pc, #336]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004208:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004210:	4950      	ldr	r1, [pc, #320]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004212:	4313      	orrs	r3, r2
 8004214:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00a      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004224:	4b4b      	ldr	r3, [pc, #300]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800422a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004232:	4948      	ldr	r1, [pc, #288]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004234:	4313      	orrs	r3, r2
 8004236:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00a      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004246:	4b43      	ldr	r3, [pc, #268]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800424c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004254:	493f      	ldr	r1, [pc, #252]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004256:	4313      	orrs	r3, r2
 8004258:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d028      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004268:	4b3a      	ldr	r3, [pc, #232]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800426a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004276:	4937      	ldr	r1, [pc, #220]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004278:	4313      	orrs	r3, r2
 800427a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004282:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004286:	d106      	bne.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004288:	4b32      	ldr	r3, [pc, #200]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	4a31      	ldr	r2, [pc, #196]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800428e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004292:	60d3      	str	r3, [r2, #12]
 8004294:	e011      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800429a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800429e:	d10c      	bne.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	3304      	adds	r3, #4
 80042a4:	2101      	movs	r1, #1
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 f8c8 	bl	800443c <RCCEx_PLLSAI1_Config>
 80042ac:	4603      	mov	r3, r0
 80042ae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80042b0:	7cfb      	ldrb	r3, [r7, #19]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80042b6:	7cfb      	ldrb	r3, [r7, #19]
 80042b8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d028      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80042c6:	4b23      	ldr	r3, [pc, #140]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042cc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d4:	491f      	ldr	r1, [pc, #124]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042e4:	d106      	bne.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	4a1a      	ldr	r2, [pc, #104]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042f0:	60d3      	str	r3, [r2, #12]
 80042f2:	e011      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042fc:	d10c      	bne.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	3304      	adds	r3, #4
 8004302:	2101      	movs	r1, #1
 8004304:	4618      	mov	r0, r3
 8004306:	f000 f899 	bl	800443c <RCCEx_PLLSAI1_Config>
 800430a:	4603      	mov	r3, r0
 800430c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800430e:	7cfb      	ldrb	r3, [r7, #19]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004314:	7cfb      	ldrb	r3, [r7, #19]
 8004316:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d02b      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004324:	4b0b      	ldr	r3, [pc, #44]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800432a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004332:	4908      	ldr	r1, [pc, #32]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004334:	4313      	orrs	r3, r2
 8004336:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800433e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004342:	d109      	bne.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004344:	4b03      	ldr	r3, [pc, #12]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	4a02      	ldr	r2, [pc, #8]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800434a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800434e:	60d3      	str	r3, [r2, #12]
 8004350:	e014      	b.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004352:	bf00      	nop
 8004354:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800435c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004360:	d10c      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	3304      	adds	r3, #4
 8004366:	2101      	movs	r1, #1
 8004368:	4618      	mov	r0, r3
 800436a:	f000 f867 	bl	800443c <RCCEx_PLLSAI1_Config>
 800436e:	4603      	mov	r3, r0
 8004370:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004372:	7cfb      	ldrb	r3, [r7, #19]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d001      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004378:	7cfb      	ldrb	r3, [r7, #19]
 800437a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d02f      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004388:	4b2b      	ldr	r3, [pc, #172]	@ (8004438 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800438a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800438e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004396:	4928      	ldr	r1, [pc, #160]	@ (8004438 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004398:	4313      	orrs	r3, r2
 800439a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043a6:	d10d      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3304      	adds	r3, #4
 80043ac:	2102      	movs	r1, #2
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 f844 	bl	800443c <RCCEx_PLLSAI1_Config>
 80043b4:	4603      	mov	r3, r0
 80043b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043b8:	7cfb      	ldrb	r3, [r7, #19]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d014      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80043be:	7cfb      	ldrb	r3, [r7, #19]
 80043c0:	74bb      	strb	r3, [r7, #18]
 80043c2:	e011      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043cc:	d10c      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	3320      	adds	r3, #32
 80043d2:	2102      	movs	r1, #2
 80043d4:	4618      	mov	r0, r3
 80043d6:	f000 f925 	bl	8004624 <RCCEx_PLLSAI2_Config>
 80043da:	4603      	mov	r3, r0
 80043dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043de:	7cfb      	ldrb	r3, [r7, #19]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80043e4:	7cfb      	ldrb	r3, [r7, #19]
 80043e6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00a      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80043f4:	4b10      	ldr	r3, [pc, #64]	@ (8004438 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043fa:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004402:	490d      	ldr	r1, [pc, #52]	@ (8004438 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004404:	4313      	orrs	r3, r2
 8004406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00b      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004416:	4b08      	ldr	r3, [pc, #32]	@ (8004438 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004426:	4904      	ldr	r1, [pc, #16]	@ (8004438 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004428:	4313      	orrs	r3, r2
 800442a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800442e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004430:	4618      	mov	r0, r3
 8004432:	3718      	adds	r7, #24
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	40021000 	.word	0x40021000

0800443c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004446:	2300      	movs	r3, #0
 8004448:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800444a:	4b75      	ldr	r3, [pc, #468]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	f003 0303 	and.w	r3, r3, #3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d018      	beq.n	8004488 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004456:	4b72      	ldr	r3, [pc, #456]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	f003 0203 	and.w	r2, r3, #3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	429a      	cmp	r2, r3
 8004464:	d10d      	bne.n	8004482 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
       ||
 800446a:	2b00      	cmp	r3, #0
 800446c:	d009      	beq.n	8004482 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800446e:	4b6c      	ldr	r3, [pc, #432]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	091b      	lsrs	r3, r3, #4
 8004474:	f003 0307 	and.w	r3, r3, #7
 8004478:	1c5a      	adds	r2, r3, #1
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
       ||
 800447e:	429a      	cmp	r2, r3
 8004480:	d047      	beq.n	8004512 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	73fb      	strb	r3, [r7, #15]
 8004486:	e044      	b.n	8004512 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2b03      	cmp	r3, #3
 800448e:	d018      	beq.n	80044c2 <RCCEx_PLLSAI1_Config+0x86>
 8004490:	2b03      	cmp	r3, #3
 8004492:	d825      	bhi.n	80044e0 <RCCEx_PLLSAI1_Config+0xa4>
 8004494:	2b01      	cmp	r3, #1
 8004496:	d002      	beq.n	800449e <RCCEx_PLLSAI1_Config+0x62>
 8004498:	2b02      	cmp	r3, #2
 800449a:	d009      	beq.n	80044b0 <RCCEx_PLLSAI1_Config+0x74>
 800449c:	e020      	b.n	80044e0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800449e:	4b60      	ldr	r3, [pc, #384]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0302 	and.w	r3, r3, #2
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d11d      	bne.n	80044e6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044ae:	e01a      	b.n	80044e6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044b0:	4b5b      	ldr	r3, [pc, #364]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d116      	bne.n	80044ea <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044c0:	e013      	b.n	80044ea <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80044c2:	4b57      	ldr	r3, [pc, #348]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d10f      	bne.n	80044ee <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80044ce:	4b54      	ldr	r3, [pc, #336]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d109      	bne.n	80044ee <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80044de:	e006      	b.n	80044ee <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	73fb      	strb	r3, [r7, #15]
      break;
 80044e4:	e004      	b.n	80044f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80044e6:	bf00      	nop
 80044e8:	e002      	b.n	80044f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80044ea:	bf00      	nop
 80044ec:	e000      	b.n	80044f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80044ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80044f0:	7bfb      	ldrb	r3, [r7, #15]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d10d      	bne.n	8004512 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80044f6:	4b4a      	ldr	r3, [pc, #296]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6819      	ldr	r1, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	3b01      	subs	r3, #1
 8004508:	011b      	lsls	r3, r3, #4
 800450a:	430b      	orrs	r3, r1
 800450c:	4944      	ldr	r1, [pc, #272]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 800450e:	4313      	orrs	r3, r2
 8004510:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004512:	7bfb      	ldrb	r3, [r7, #15]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d17d      	bne.n	8004614 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004518:	4b41      	ldr	r3, [pc, #260]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a40      	ldr	r2, [pc, #256]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 800451e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004522:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004524:	f7fd fc14 	bl	8001d50 <HAL_GetTick>
 8004528:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800452a:	e009      	b.n	8004540 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800452c:	f7fd fc10 	bl	8001d50 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d902      	bls.n	8004540 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	73fb      	strb	r3, [r7, #15]
        break;
 800453e:	e005      	b.n	800454c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004540:	4b37      	ldr	r3, [pc, #220]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1ef      	bne.n	800452c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800454c:	7bfb      	ldrb	r3, [r7, #15]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d160      	bne.n	8004614 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d111      	bne.n	800457c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004558:	4b31      	ldr	r3, [pc, #196]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004560:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	6892      	ldr	r2, [r2, #8]
 8004568:	0211      	lsls	r1, r2, #8
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	68d2      	ldr	r2, [r2, #12]
 800456e:	0912      	lsrs	r2, r2, #4
 8004570:	0452      	lsls	r2, r2, #17
 8004572:	430a      	orrs	r2, r1
 8004574:	492a      	ldr	r1, [pc, #168]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004576:	4313      	orrs	r3, r2
 8004578:	610b      	str	r3, [r1, #16]
 800457a:	e027      	b.n	80045cc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d112      	bne.n	80045a8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004582:	4b27      	ldr	r3, [pc, #156]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800458a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	6892      	ldr	r2, [r2, #8]
 8004592:	0211      	lsls	r1, r2, #8
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	6912      	ldr	r2, [r2, #16]
 8004598:	0852      	lsrs	r2, r2, #1
 800459a:	3a01      	subs	r2, #1
 800459c:	0552      	lsls	r2, r2, #21
 800459e:	430a      	orrs	r2, r1
 80045a0:	491f      	ldr	r1, [pc, #124]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	610b      	str	r3, [r1, #16]
 80045a6:	e011      	b.n	80045cc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80045b0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	6892      	ldr	r2, [r2, #8]
 80045b8:	0211      	lsls	r1, r2, #8
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	6952      	ldr	r2, [r2, #20]
 80045be:	0852      	lsrs	r2, r2, #1
 80045c0:	3a01      	subs	r2, #1
 80045c2:	0652      	lsls	r2, r2, #25
 80045c4:	430a      	orrs	r2, r1
 80045c6:	4916      	ldr	r1, [pc, #88]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80045cc:	4b14      	ldr	r3, [pc, #80]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a13      	ldr	r2, [pc, #76]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80045d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d8:	f7fd fbba 	bl	8001d50 <HAL_GetTick>
 80045dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80045de:	e009      	b.n	80045f4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045e0:	f7fd fbb6 	bl	8001d50 <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d902      	bls.n	80045f4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	73fb      	strb	r3, [r7, #15]
          break;
 80045f2:	e005      	b.n	8004600 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80045f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d0ef      	beq.n	80045e0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004600:	7bfb      	ldrb	r3, [r7, #15]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d106      	bne.n	8004614 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004606:	4b06      	ldr	r3, [pc, #24]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004608:	691a      	ldr	r2, [r3, #16]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	4904      	ldr	r1, [pc, #16]	@ (8004620 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004610:	4313      	orrs	r3, r2
 8004612:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004614:	7bfb      	ldrb	r3, [r7, #15]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	40021000 	.word	0x40021000

08004624 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800462e:	2300      	movs	r3, #0
 8004630:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004632:	4b6a      	ldr	r3, [pc, #424]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	f003 0303 	and.w	r3, r3, #3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d018      	beq.n	8004670 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800463e:	4b67      	ldr	r3, [pc, #412]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f003 0203 	and.w	r2, r3, #3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	429a      	cmp	r2, r3
 800464c:	d10d      	bne.n	800466a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
       ||
 8004652:	2b00      	cmp	r3, #0
 8004654:	d009      	beq.n	800466a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004656:	4b61      	ldr	r3, [pc, #388]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	091b      	lsrs	r3, r3, #4
 800465c:	f003 0307 	and.w	r3, r3, #7
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
       ||
 8004666:	429a      	cmp	r2, r3
 8004668:	d047      	beq.n	80046fa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	73fb      	strb	r3, [r7, #15]
 800466e:	e044      	b.n	80046fa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2b03      	cmp	r3, #3
 8004676:	d018      	beq.n	80046aa <RCCEx_PLLSAI2_Config+0x86>
 8004678:	2b03      	cmp	r3, #3
 800467a:	d825      	bhi.n	80046c8 <RCCEx_PLLSAI2_Config+0xa4>
 800467c:	2b01      	cmp	r3, #1
 800467e:	d002      	beq.n	8004686 <RCCEx_PLLSAI2_Config+0x62>
 8004680:	2b02      	cmp	r3, #2
 8004682:	d009      	beq.n	8004698 <RCCEx_PLLSAI2_Config+0x74>
 8004684:	e020      	b.n	80046c8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004686:	4b55      	ldr	r3, [pc, #340]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d11d      	bne.n	80046ce <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004696:	e01a      	b.n	80046ce <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004698:	4b50      	ldr	r3, [pc, #320]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d116      	bne.n	80046d2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046a8:	e013      	b.n	80046d2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046aa:	4b4c      	ldr	r3, [pc, #304]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10f      	bne.n	80046d6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046b6:	4b49      	ldr	r3, [pc, #292]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d109      	bne.n	80046d6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80046c6:	e006      	b.n	80046d6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	73fb      	strb	r3, [r7, #15]
      break;
 80046cc:	e004      	b.n	80046d8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80046ce:	bf00      	nop
 80046d0:	e002      	b.n	80046d8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80046d2:	bf00      	nop
 80046d4:	e000      	b.n	80046d8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80046d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80046d8:	7bfb      	ldrb	r3, [r7, #15]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d10d      	bne.n	80046fa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80046de:	4b3f      	ldr	r3, [pc, #252]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6819      	ldr	r1, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	3b01      	subs	r3, #1
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	430b      	orrs	r3, r1
 80046f4:	4939      	ldr	r1, [pc, #228]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80046fa:	7bfb      	ldrb	r3, [r7, #15]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d167      	bne.n	80047d0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004700:	4b36      	ldr	r3, [pc, #216]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a35      	ldr	r2, [pc, #212]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004706:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800470a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800470c:	f7fd fb20 	bl	8001d50 <HAL_GetTick>
 8004710:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004712:	e009      	b.n	8004728 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004714:	f7fd fb1c 	bl	8001d50 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b02      	cmp	r3, #2
 8004720:	d902      	bls.n	8004728 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	73fb      	strb	r3, [r7, #15]
        break;
 8004726:	e005      	b.n	8004734 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004728:	4b2c      	ldr	r3, [pc, #176]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1ef      	bne.n	8004714 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004734:	7bfb      	ldrb	r3, [r7, #15]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d14a      	bne.n	80047d0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d111      	bne.n	8004764 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004740:	4b26      	ldr	r3, [pc, #152]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004748:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6892      	ldr	r2, [r2, #8]
 8004750:	0211      	lsls	r1, r2, #8
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	68d2      	ldr	r2, [r2, #12]
 8004756:	0912      	lsrs	r2, r2, #4
 8004758:	0452      	lsls	r2, r2, #17
 800475a:	430a      	orrs	r2, r1
 800475c:	491f      	ldr	r1, [pc, #124]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800475e:	4313      	orrs	r3, r2
 8004760:	614b      	str	r3, [r1, #20]
 8004762:	e011      	b.n	8004788 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004764:	4b1d      	ldr	r3, [pc, #116]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004766:	695b      	ldr	r3, [r3, #20]
 8004768:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800476c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	6892      	ldr	r2, [r2, #8]
 8004774:	0211      	lsls	r1, r2, #8
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	6912      	ldr	r2, [r2, #16]
 800477a:	0852      	lsrs	r2, r2, #1
 800477c:	3a01      	subs	r2, #1
 800477e:	0652      	lsls	r2, r2, #25
 8004780:	430a      	orrs	r2, r1
 8004782:	4916      	ldr	r1, [pc, #88]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004784:	4313      	orrs	r3, r2
 8004786:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004788:	4b14      	ldr	r3, [pc, #80]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a13      	ldr	r2, [pc, #76]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800478e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004792:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004794:	f7fd fadc 	bl	8001d50 <HAL_GetTick>
 8004798:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800479a:	e009      	b.n	80047b0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800479c:	f7fd fad8 	bl	8001d50 <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d902      	bls.n	80047b0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	73fb      	strb	r3, [r7, #15]
          break;
 80047ae:	e005      	b.n	80047bc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80047b0:	4b0a      	ldr	r3, [pc, #40]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d0ef      	beq.n	800479c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80047bc:	7bfb      	ldrb	r3, [r7, #15]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d106      	bne.n	80047d0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80047c2:	4b06      	ldr	r3, [pc, #24]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80047c4:	695a      	ldr	r2, [r3, #20]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	695b      	ldr	r3, [r3, #20]
 80047ca:	4904      	ldr	r1, [pc, #16]	@ (80047dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80047d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	40021000 	.word	0x40021000

080047e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d101      	bne.n	80047f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e040      	b.n	8004874 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d106      	bne.n	8004808 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7fc fcce 	bl	80011a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2224      	movs	r2, #36	@ 0x24
 800480c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f022 0201 	bic.w	r2, r2, #1
 800481c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004822:	2b00      	cmp	r3, #0
 8004824:	d002      	beq.n	800482c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f000 fae0 	bl	8004dec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 f825 	bl	800487c <UART_SetConfig>
 8004832:	4603      	mov	r3, r0
 8004834:	2b01      	cmp	r3, #1
 8004836:	d101      	bne.n	800483c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e01b      	b.n	8004874 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800484a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	689a      	ldr	r2, [r3, #8]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800485a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f042 0201 	orr.w	r2, r2, #1
 800486a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f000 fb5f 	bl	8004f30 <UART_CheckIdleState>
 8004872:	4603      	mov	r3, r0
}
 8004874:	4618      	mov	r0, r3
 8004876:	3708      	adds	r7, #8
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800487c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004880:	b08a      	sub	sp, #40	@ 0x28
 8004882:	af00      	add	r7, sp, #0
 8004884:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004886:	2300      	movs	r3, #0
 8004888:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	689a      	ldr	r2, [r3, #8]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	431a      	orrs	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	431a      	orrs	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	69db      	ldr	r3, [r3, #28]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	4ba4      	ldr	r3, [pc, #656]	@ (8004b3c <UART_SetConfig+0x2c0>)
 80048ac:	4013      	ands	r3, r2
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	6812      	ldr	r2, [r2, #0]
 80048b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80048b4:	430b      	orrs	r3, r1
 80048b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	68da      	ldr	r2, [r3, #12]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	699b      	ldr	r3, [r3, #24]
 80048d2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a99      	ldr	r2, [pc, #612]	@ (8004b40 <UART_SetConfig+0x2c4>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d004      	beq.n	80048e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6a1b      	ldr	r3, [r3, #32]
 80048e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048e4:	4313      	orrs	r3, r2
 80048e6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048f8:	430a      	orrs	r2, r1
 80048fa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a90      	ldr	r2, [pc, #576]	@ (8004b44 <UART_SetConfig+0x2c8>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d126      	bne.n	8004954 <UART_SetConfig+0xd8>
 8004906:	4b90      	ldr	r3, [pc, #576]	@ (8004b48 <UART_SetConfig+0x2cc>)
 8004908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800490c:	f003 0303 	and.w	r3, r3, #3
 8004910:	2b03      	cmp	r3, #3
 8004912:	d81b      	bhi.n	800494c <UART_SetConfig+0xd0>
 8004914:	a201      	add	r2, pc, #4	@ (adr r2, 800491c <UART_SetConfig+0xa0>)
 8004916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800491a:	bf00      	nop
 800491c:	0800492d 	.word	0x0800492d
 8004920:	0800493d 	.word	0x0800493d
 8004924:	08004935 	.word	0x08004935
 8004928:	08004945 	.word	0x08004945
 800492c:	2301      	movs	r3, #1
 800492e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004932:	e116      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004934:	2302      	movs	r3, #2
 8004936:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800493a:	e112      	b.n	8004b62 <UART_SetConfig+0x2e6>
 800493c:	2304      	movs	r3, #4
 800493e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004942:	e10e      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004944:	2308      	movs	r3, #8
 8004946:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800494a:	e10a      	b.n	8004b62 <UART_SetConfig+0x2e6>
 800494c:	2310      	movs	r3, #16
 800494e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004952:	e106      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a7c      	ldr	r2, [pc, #496]	@ (8004b4c <UART_SetConfig+0x2d0>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d138      	bne.n	80049d0 <UART_SetConfig+0x154>
 800495e:	4b7a      	ldr	r3, [pc, #488]	@ (8004b48 <UART_SetConfig+0x2cc>)
 8004960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004964:	f003 030c 	and.w	r3, r3, #12
 8004968:	2b0c      	cmp	r3, #12
 800496a:	d82d      	bhi.n	80049c8 <UART_SetConfig+0x14c>
 800496c:	a201      	add	r2, pc, #4	@ (adr r2, 8004974 <UART_SetConfig+0xf8>)
 800496e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004972:	bf00      	nop
 8004974:	080049a9 	.word	0x080049a9
 8004978:	080049c9 	.word	0x080049c9
 800497c:	080049c9 	.word	0x080049c9
 8004980:	080049c9 	.word	0x080049c9
 8004984:	080049b9 	.word	0x080049b9
 8004988:	080049c9 	.word	0x080049c9
 800498c:	080049c9 	.word	0x080049c9
 8004990:	080049c9 	.word	0x080049c9
 8004994:	080049b1 	.word	0x080049b1
 8004998:	080049c9 	.word	0x080049c9
 800499c:	080049c9 	.word	0x080049c9
 80049a0:	080049c9 	.word	0x080049c9
 80049a4:	080049c1 	.word	0x080049c1
 80049a8:	2300      	movs	r3, #0
 80049aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ae:	e0d8      	b.n	8004b62 <UART_SetConfig+0x2e6>
 80049b0:	2302      	movs	r3, #2
 80049b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049b6:	e0d4      	b.n	8004b62 <UART_SetConfig+0x2e6>
 80049b8:	2304      	movs	r3, #4
 80049ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049be:	e0d0      	b.n	8004b62 <UART_SetConfig+0x2e6>
 80049c0:	2308      	movs	r3, #8
 80049c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049c6:	e0cc      	b.n	8004b62 <UART_SetConfig+0x2e6>
 80049c8:	2310      	movs	r3, #16
 80049ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ce:	e0c8      	b.n	8004b62 <UART_SetConfig+0x2e6>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a5e      	ldr	r2, [pc, #376]	@ (8004b50 <UART_SetConfig+0x2d4>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d125      	bne.n	8004a26 <UART_SetConfig+0x1aa>
 80049da:	4b5b      	ldr	r3, [pc, #364]	@ (8004b48 <UART_SetConfig+0x2cc>)
 80049dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80049e4:	2b30      	cmp	r3, #48	@ 0x30
 80049e6:	d016      	beq.n	8004a16 <UART_SetConfig+0x19a>
 80049e8:	2b30      	cmp	r3, #48	@ 0x30
 80049ea:	d818      	bhi.n	8004a1e <UART_SetConfig+0x1a2>
 80049ec:	2b20      	cmp	r3, #32
 80049ee:	d00a      	beq.n	8004a06 <UART_SetConfig+0x18a>
 80049f0:	2b20      	cmp	r3, #32
 80049f2:	d814      	bhi.n	8004a1e <UART_SetConfig+0x1a2>
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d002      	beq.n	80049fe <UART_SetConfig+0x182>
 80049f8:	2b10      	cmp	r3, #16
 80049fa:	d008      	beq.n	8004a0e <UART_SetConfig+0x192>
 80049fc:	e00f      	b.n	8004a1e <UART_SetConfig+0x1a2>
 80049fe:	2300      	movs	r3, #0
 8004a00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a04:	e0ad      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004a06:	2302      	movs	r3, #2
 8004a08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a0c:	e0a9      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004a0e:	2304      	movs	r3, #4
 8004a10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a14:	e0a5      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004a16:	2308      	movs	r3, #8
 8004a18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a1c:	e0a1      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004a1e:	2310      	movs	r3, #16
 8004a20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a24:	e09d      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a4a      	ldr	r2, [pc, #296]	@ (8004b54 <UART_SetConfig+0x2d8>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d125      	bne.n	8004a7c <UART_SetConfig+0x200>
 8004a30:	4b45      	ldr	r3, [pc, #276]	@ (8004b48 <UART_SetConfig+0x2cc>)
 8004a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a36:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004a3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a3c:	d016      	beq.n	8004a6c <UART_SetConfig+0x1f0>
 8004a3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a40:	d818      	bhi.n	8004a74 <UART_SetConfig+0x1f8>
 8004a42:	2b80      	cmp	r3, #128	@ 0x80
 8004a44:	d00a      	beq.n	8004a5c <UART_SetConfig+0x1e0>
 8004a46:	2b80      	cmp	r3, #128	@ 0x80
 8004a48:	d814      	bhi.n	8004a74 <UART_SetConfig+0x1f8>
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d002      	beq.n	8004a54 <UART_SetConfig+0x1d8>
 8004a4e:	2b40      	cmp	r3, #64	@ 0x40
 8004a50:	d008      	beq.n	8004a64 <UART_SetConfig+0x1e8>
 8004a52:	e00f      	b.n	8004a74 <UART_SetConfig+0x1f8>
 8004a54:	2300      	movs	r3, #0
 8004a56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a5a:	e082      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004a5c:	2302      	movs	r3, #2
 8004a5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a62:	e07e      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004a64:	2304      	movs	r3, #4
 8004a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a6a:	e07a      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004a6c:	2308      	movs	r3, #8
 8004a6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a72:	e076      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004a74:	2310      	movs	r3, #16
 8004a76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a7a:	e072      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a35      	ldr	r2, [pc, #212]	@ (8004b58 <UART_SetConfig+0x2dc>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d12a      	bne.n	8004adc <UART_SetConfig+0x260>
 8004a86:	4b30      	ldr	r3, [pc, #192]	@ (8004b48 <UART_SetConfig+0x2cc>)
 8004a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a94:	d01a      	beq.n	8004acc <UART_SetConfig+0x250>
 8004a96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a9a:	d81b      	bhi.n	8004ad4 <UART_SetConfig+0x258>
 8004a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aa0:	d00c      	beq.n	8004abc <UART_SetConfig+0x240>
 8004aa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aa6:	d815      	bhi.n	8004ad4 <UART_SetConfig+0x258>
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d003      	beq.n	8004ab4 <UART_SetConfig+0x238>
 8004aac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ab0:	d008      	beq.n	8004ac4 <UART_SetConfig+0x248>
 8004ab2:	e00f      	b.n	8004ad4 <UART_SetConfig+0x258>
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aba:	e052      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004abc:	2302      	movs	r3, #2
 8004abe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ac2:	e04e      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004ac4:	2304      	movs	r3, #4
 8004ac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aca:	e04a      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004acc:	2308      	movs	r3, #8
 8004ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ad2:	e046      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004ad4:	2310      	movs	r3, #16
 8004ad6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ada:	e042      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a17      	ldr	r2, [pc, #92]	@ (8004b40 <UART_SetConfig+0x2c4>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d13a      	bne.n	8004b5c <UART_SetConfig+0x2e0>
 8004ae6:	4b18      	ldr	r3, [pc, #96]	@ (8004b48 <UART_SetConfig+0x2cc>)
 8004ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004af0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004af4:	d01a      	beq.n	8004b2c <UART_SetConfig+0x2b0>
 8004af6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004afa:	d81b      	bhi.n	8004b34 <UART_SetConfig+0x2b8>
 8004afc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b00:	d00c      	beq.n	8004b1c <UART_SetConfig+0x2a0>
 8004b02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b06:	d815      	bhi.n	8004b34 <UART_SetConfig+0x2b8>
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d003      	beq.n	8004b14 <UART_SetConfig+0x298>
 8004b0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b10:	d008      	beq.n	8004b24 <UART_SetConfig+0x2a8>
 8004b12:	e00f      	b.n	8004b34 <UART_SetConfig+0x2b8>
 8004b14:	2300      	movs	r3, #0
 8004b16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b1a:	e022      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b22:	e01e      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004b24:	2304      	movs	r3, #4
 8004b26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b2a:	e01a      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004b2c:	2308      	movs	r3, #8
 8004b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b32:	e016      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004b34:	2310      	movs	r3, #16
 8004b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b3a:	e012      	b.n	8004b62 <UART_SetConfig+0x2e6>
 8004b3c:	efff69f3 	.word	0xefff69f3
 8004b40:	40008000 	.word	0x40008000
 8004b44:	40013800 	.word	0x40013800
 8004b48:	40021000 	.word	0x40021000
 8004b4c:	40004400 	.word	0x40004400
 8004b50:	40004800 	.word	0x40004800
 8004b54:	40004c00 	.word	0x40004c00
 8004b58:	40005000 	.word	0x40005000
 8004b5c:	2310      	movs	r3, #16
 8004b5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a9f      	ldr	r2, [pc, #636]	@ (8004de4 <UART_SetConfig+0x568>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d17a      	bne.n	8004c62 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b6c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	d824      	bhi.n	8004bbe <UART_SetConfig+0x342>
 8004b74:	a201      	add	r2, pc, #4	@ (adr r2, 8004b7c <UART_SetConfig+0x300>)
 8004b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b7a:	bf00      	nop
 8004b7c:	08004ba1 	.word	0x08004ba1
 8004b80:	08004bbf 	.word	0x08004bbf
 8004b84:	08004ba9 	.word	0x08004ba9
 8004b88:	08004bbf 	.word	0x08004bbf
 8004b8c:	08004baf 	.word	0x08004baf
 8004b90:	08004bbf 	.word	0x08004bbf
 8004b94:	08004bbf 	.word	0x08004bbf
 8004b98:	08004bbf 	.word	0x08004bbf
 8004b9c:	08004bb7 	.word	0x08004bb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ba0:	f7ff f8d6 	bl	8003d50 <HAL_RCC_GetPCLK1Freq>
 8004ba4:	61f8      	str	r0, [r7, #28]
        break;
 8004ba6:	e010      	b.n	8004bca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ba8:	4b8f      	ldr	r3, [pc, #572]	@ (8004de8 <UART_SetConfig+0x56c>)
 8004baa:	61fb      	str	r3, [r7, #28]
        break;
 8004bac:	e00d      	b.n	8004bca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bae:	f7ff f837 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8004bb2:	61f8      	str	r0, [r7, #28]
        break;
 8004bb4:	e009      	b.n	8004bca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bba:	61fb      	str	r3, [r7, #28]
        break;
 8004bbc:	e005      	b.n	8004bca <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004bc8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 80fb 	beq.w	8004dc8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	4413      	add	r3, r2
 8004bdc:	69fa      	ldr	r2, [r7, #28]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d305      	bcc.n	8004bee <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004be8:	69fa      	ldr	r2, [r7, #28]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d903      	bls.n	8004bf6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004bf4:	e0e8      	b.n	8004dc8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	461c      	mov	r4, r3
 8004bfc:	4615      	mov	r5, r2
 8004bfe:	f04f 0200 	mov.w	r2, #0
 8004c02:	f04f 0300 	mov.w	r3, #0
 8004c06:	022b      	lsls	r3, r5, #8
 8004c08:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004c0c:	0222      	lsls	r2, r4, #8
 8004c0e:	68f9      	ldr	r1, [r7, #12]
 8004c10:	6849      	ldr	r1, [r1, #4]
 8004c12:	0849      	lsrs	r1, r1, #1
 8004c14:	2000      	movs	r0, #0
 8004c16:	4688      	mov	r8, r1
 8004c18:	4681      	mov	r9, r0
 8004c1a:	eb12 0a08 	adds.w	sl, r2, r8
 8004c1e:	eb43 0b09 	adc.w	fp, r3, r9
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	603b      	str	r3, [r7, #0]
 8004c2a:	607a      	str	r2, [r7, #4]
 8004c2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c30:	4650      	mov	r0, sl
 8004c32:	4659      	mov	r1, fp
 8004c34:	f7fb fb1c 	bl	8000270 <__aeabi_uldivmod>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c46:	d308      	bcc.n	8004c5a <UART_SetConfig+0x3de>
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c4e:	d204      	bcs.n	8004c5a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	60da      	str	r2, [r3, #12]
 8004c58:	e0b6      	b.n	8004dc8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c60:	e0b2      	b.n	8004dc8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	69db      	ldr	r3, [r3, #28]
 8004c66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c6a:	d15e      	bne.n	8004d2a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004c6c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	d828      	bhi.n	8004cc6 <UART_SetConfig+0x44a>
 8004c74:	a201      	add	r2, pc, #4	@ (adr r2, 8004c7c <UART_SetConfig+0x400>)
 8004c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7a:	bf00      	nop
 8004c7c:	08004ca1 	.word	0x08004ca1
 8004c80:	08004ca9 	.word	0x08004ca9
 8004c84:	08004cb1 	.word	0x08004cb1
 8004c88:	08004cc7 	.word	0x08004cc7
 8004c8c:	08004cb7 	.word	0x08004cb7
 8004c90:	08004cc7 	.word	0x08004cc7
 8004c94:	08004cc7 	.word	0x08004cc7
 8004c98:	08004cc7 	.word	0x08004cc7
 8004c9c:	08004cbf 	.word	0x08004cbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ca0:	f7ff f856 	bl	8003d50 <HAL_RCC_GetPCLK1Freq>
 8004ca4:	61f8      	str	r0, [r7, #28]
        break;
 8004ca6:	e014      	b.n	8004cd2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ca8:	f7ff f868 	bl	8003d7c <HAL_RCC_GetPCLK2Freq>
 8004cac:	61f8      	str	r0, [r7, #28]
        break;
 8004cae:	e010      	b.n	8004cd2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cb0:	4b4d      	ldr	r3, [pc, #308]	@ (8004de8 <UART_SetConfig+0x56c>)
 8004cb2:	61fb      	str	r3, [r7, #28]
        break;
 8004cb4:	e00d      	b.n	8004cd2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cb6:	f7fe ffb3 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8004cba:	61f8      	str	r0, [r7, #28]
        break;
 8004cbc:	e009      	b.n	8004cd2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cc2:	61fb      	str	r3, [r7, #28]
        break;
 8004cc4:	e005      	b.n	8004cd2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004cd0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d077      	beq.n	8004dc8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	005a      	lsls	r2, r3, #1
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	085b      	lsrs	r3, r3, #1
 8004ce2:	441a      	add	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cec:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	2b0f      	cmp	r3, #15
 8004cf2:	d916      	bls.n	8004d22 <UART_SetConfig+0x4a6>
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cfa:	d212      	bcs.n	8004d22 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	f023 030f 	bic.w	r3, r3, #15
 8004d04:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	085b      	lsrs	r3, r3, #1
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	f003 0307 	and.w	r3, r3, #7
 8004d10:	b29a      	uxth	r2, r3
 8004d12:	8afb      	ldrh	r3, [r7, #22]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	8afa      	ldrh	r2, [r7, #22]
 8004d1e:	60da      	str	r2, [r3, #12]
 8004d20:	e052      	b.n	8004dc8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004d28:	e04e      	b.n	8004dc8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d2a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d2e:	2b08      	cmp	r3, #8
 8004d30:	d827      	bhi.n	8004d82 <UART_SetConfig+0x506>
 8004d32:	a201      	add	r2, pc, #4	@ (adr r2, 8004d38 <UART_SetConfig+0x4bc>)
 8004d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d38:	08004d5d 	.word	0x08004d5d
 8004d3c:	08004d65 	.word	0x08004d65
 8004d40:	08004d6d 	.word	0x08004d6d
 8004d44:	08004d83 	.word	0x08004d83
 8004d48:	08004d73 	.word	0x08004d73
 8004d4c:	08004d83 	.word	0x08004d83
 8004d50:	08004d83 	.word	0x08004d83
 8004d54:	08004d83 	.word	0x08004d83
 8004d58:	08004d7b 	.word	0x08004d7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d5c:	f7fe fff8 	bl	8003d50 <HAL_RCC_GetPCLK1Freq>
 8004d60:	61f8      	str	r0, [r7, #28]
        break;
 8004d62:	e014      	b.n	8004d8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d64:	f7ff f80a 	bl	8003d7c <HAL_RCC_GetPCLK2Freq>
 8004d68:	61f8      	str	r0, [r7, #28]
        break;
 8004d6a:	e010      	b.n	8004d8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d6c:	4b1e      	ldr	r3, [pc, #120]	@ (8004de8 <UART_SetConfig+0x56c>)
 8004d6e:	61fb      	str	r3, [r7, #28]
        break;
 8004d70:	e00d      	b.n	8004d8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d72:	f7fe ff55 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8004d76:	61f8      	str	r0, [r7, #28]
        break;
 8004d78:	e009      	b.n	8004d8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d7e:	61fb      	str	r3, [r7, #28]
        break;
 8004d80:	e005      	b.n	8004d8e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004d82:	2300      	movs	r3, #0
 8004d84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004d8c:	bf00      	nop
    }

    if (pclk != 0U)
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d019      	beq.n	8004dc8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	085a      	lsrs	r2, r3, #1
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	441a      	add	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	2b0f      	cmp	r3, #15
 8004dac:	d909      	bls.n	8004dc2 <UART_SetConfig+0x546>
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004db4:	d205      	bcs.n	8004dc2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	60da      	str	r2, [r3, #12]
 8004dc0:	e002      	b.n	8004dc8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004dd4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3728      	adds	r7, #40	@ 0x28
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004de2:	bf00      	nop
 8004de4:	40008000 	.word	0x40008000
 8004de8:	00f42400 	.word	0x00f42400

08004dec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df8:	f003 0308 	and.w	r3, r3, #8
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00a      	beq.n	8004e16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00a      	beq.n	8004e38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00a      	beq.n	8004e5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5e:	f003 0304 	and.w	r3, r3, #4
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00a      	beq.n	8004e7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e80:	f003 0310 	and.w	r3, r3, #16
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d00a      	beq.n	8004e9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea2:	f003 0320 	and.w	r3, r3, #32
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00a      	beq.n	8004ec0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d01a      	beq.n	8004f02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004eea:	d10a      	bne.n	8004f02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	430a      	orrs	r2, r1
 8004f00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00a      	beq.n	8004f24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	430a      	orrs	r2, r1
 8004f22:	605a      	str	r2, [r3, #4]
  }
}
 8004f24:	bf00      	nop
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b098      	sub	sp, #96	@ 0x60
 8004f34:	af02      	add	r7, sp, #8
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f40:	f7fc ff06 	bl	8001d50 <HAL_GetTick>
 8004f44:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0308 	and.w	r3, r3, #8
 8004f50:	2b08      	cmp	r3, #8
 8004f52:	d12e      	bne.n	8004fb2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f58:	9300      	str	r3, [sp, #0]
 8004f5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 f88c 	bl	8005080 <UART_WaitOnFlagUntilTimeout>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d021      	beq.n	8004fb2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f76:	e853 3f00 	ldrex	r3, [r3]
 8004f7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f82:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	461a      	mov	r2, r3
 8004f8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f8e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f94:	e841 2300 	strex	r3, r2, [r1]
 8004f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d1e6      	bne.n	8004f6e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2220      	movs	r2, #32
 8004fa4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e062      	b.n	8005078 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b04      	cmp	r3, #4
 8004fbe:	d149      	bne.n	8005054 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fc0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004fc4:	9300      	str	r3, [sp, #0]
 8004fc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 f856 	bl	8005080 <UART_WaitOnFlagUntilTimeout>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d03c      	beq.n	8005054 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe2:	e853 3f00 	ldrex	r3, [r3]
 8004fe6:	623b      	str	r3, [r7, #32]
   return(result);
 8004fe8:	6a3b      	ldr	r3, [r7, #32]
 8004fea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ff8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ffa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ffc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ffe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005000:	e841 2300 	strex	r3, r2, [r1]
 8005004:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1e6      	bne.n	8004fda <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	3308      	adds	r3, #8
 8005012:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	e853 3f00 	ldrex	r3, [r3]
 800501a:	60fb      	str	r3, [r7, #12]
   return(result);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f023 0301 	bic.w	r3, r3, #1
 8005022:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	3308      	adds	r3, #8
 800502a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800502c:	61fa      	str	r2, [r7, #28]
 800502e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005030:	69b9      	ldr	r1, [r7, #24]
 8005032:	69fa      	ldr	r2, [r7, #28]
 8005034:	e841 2300 	strex	r3, r2, [r1]
 8005038:	617b      	str	r3, [r7, #20]
   return(result);
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1e5      	bne.n	800500c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2220      	movs	r2, #32
 8005044:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e011      	b.n	8005078 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2220      	movs	r2, #32
 8005058:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2220      	movs	r2, #32
 800505e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3758      	adds	r7, #88	@ 0x58
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	603b      	str	r3, [r7, #0]
 800508c:	4613      	mov	r3, r2
 800508e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005090:	e04f      	b.n	8005132 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005098:	d04b      	beq.n	8005132 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800509a:	f7fc fe59 	bl	8001d50 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d302      	bcc.n	80050b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d101      	bne.n	80050b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e04e      	b.n	8005152 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d037      	beq.n	8005132 <UART_WaitOnFlagUntilTimeout+0xb2>
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2b80      	cmp	r3, #128	@ 0x80
 80050c6:	d034      	beq.n	8005132 <UART_WaitOnFlagUntilTimeout+0xb2>
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2b40      	cmp	r3, #64	@ 0x40
 80050cc:	d031      	beq.n	8005132 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	69db      	ldr	r3, [r3, #28]
 80050d4:	f003 0308 	and.w	r3, r3, #8
 80050d8:	2b08      	cmp	r3, #8
 80050da:	d110      	bne.n	80050fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2208      	movs	r2, #8
 80050e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f000 f838 	bl	800515a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2208      	movs	r2, #8
 80050ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e029      	b.n	8005152 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	69db      	ldr	r3, [r3, #28]
 8005104:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005108:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800510c:	d111      	bne.n	8005132 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005116:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f000 f81e 	bl	800515a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2220      	movs	r2, #32
 8005122:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e00f      	b.n	8005152 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	69da      	ldr	r2, [r3, #28]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	4013      	ands	r3, r2
 800513c:	68ba      	ldr	r2, [r7, #8]
 800513e:	429a      	cmp	r2, r3
 8005140:	bf0c      	ite	eq
 8005142:	2301      	moveq	r3, #1
 8005144:	2300      	movne	r3, #0
 8005146:	b2db      	uxtb	r3, r3
 8005148:	461a      	mov	r2, r3
 800514a:	79fb      	ldrb	r3, [r7, #7]
 800514c:	429a      	cmp	r2, r3
 800514e:	d0a0      	beq.n	8005092 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3710      	adds	r7, #16
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}

0800515a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800515a:	b480      	push	{r7}
 800515c:	b095      	sub	sp, #84	@ 0x54
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800516a:	e853 3f00 	ldrex	r3, [r3]
 800516e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005172:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005176:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	461a      	mov	r2, r3
 800517e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005180:	643b      	str	r3, [r7, #64]	@ 0x40
 8005182:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005184:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005186:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005188:	e841 2300 	strex	r3, r2, [r1]
 800518c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800518e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005190:	2b00      	cmp	r3, #0
 8005192:	d1e6      	bne.n	8005162 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	3308      	adds	r3, #8
 800519a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519c:	6a3b      	ldr	r3, [r7, #32]
 800519e:	e853 3f00 	ldrex	r3, [r3]
 80051a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	f023 0301 	bic.w	r3, r3, #1
 80051aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	3308      	adds	r3, #8
 80051b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051bc:	e841 2300 	strex	r3, r2, [r1]
 80051c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1e5      	bne.n	8005194 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d118      	bne.n	8005202 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	e853 3f00 	ldrex	r3, [r3]
 80051dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	f023 0310 	bic.w	r3, r3, #16
 80051e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	461a      	mov	r2, r3
 80051ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051ee:	61bb      	str	r3, [r7, #24]
 80051f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f2:	6979      	ldr	r1, [r7, #20]
 80051f4:	69ba      	ldr	r2, [r7, #24]
 80051f6:	e841 2300 	strex	r3, r2, [r1]
 80051fa:	613b      	str	r3, [r7, #16]
   return(result);
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1e6      	bne.n	80051d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2220      	movs	r2, #32
 8005206:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005216:	bf00      	nop
 8005218:	3754      	adds	r7, #84	@ 0x54
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
	...

08005224 <siprintf>:
 8005224:	b40e      	push	{r1, r2, r3}
 8005226:	b510      	push	{r4, lr}
 8005228:	b09d      	sub	sp, #116	@ 0x74
 800522a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800522c:	9002      	str	r0, [sp, #8]
 800522e:	9006      	str	r0, [sp, #24]
 8005230:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005234:	480a      	ldr	r0, [pc, #40]	@ (8005260 <siprintf+0x3c>)
 8005236:	9107      	str	r1, [sp, #28]
 8005238:	9104      	str	r1, [sp, #16]
 800523a:	490a      	ldr	r1, [pc, #40]	@ (8005264 <siprintf+0x40>)
 800523c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005240:	9105      	str	r1, [sp, #20]
 8005242:	2400      	movs	r4, #0
 8005244:	a902      	add	r1, sp, #8
 8005246:	6800      	ldr	r0, [r0, #0]
 8005248:	9301      	str	r3, [sp, #4]
 800524a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800524c:	f000 f9a2 	bl	8005594 <_svfiprintf_r>
 8005250:	9b02      	ldr	r3, [sp, #8]
 8005252:	701c      	strb	r4, [r3, #0]
 8005254:	b01d      	add	sp, #116	@ 0x74
 8005256:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800525a:	b003      	add	sp, #12
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	20000018 	.word	0x20000018
 8005264:	ffff0208 	.word	0xffff0208

08005268 <memset>:
 8005268:	4402      	add	r2, r0
 800526a:	4603      	mov	r3, r0
 800526c:	4293      	cmp	r3, r2
 800526e:	d100      	bne.n	8005272 <memset+0xa>
 8005270:	4770      	bx	lr
 8005272:	f803 1b01 	strb.w	r1, [r3], #1
 8005276:	e7f9      	b.n	800526c <memset+0x4>

08005278 <__errno>:
 8005278:	4b01      	ldr	r3, [pc, #4]	@ (8005280 <__errno+0x8>)
 800527a:	6818      	ldr	r0, [r3, #0]
 800527c:	4770      	bx	lr
 800527e:	bf00      	nop
 8005280:	20000018 	.word	0x20000018

08005284 <__libc_init_array>:
 8005284:	b570      	push	{r4, r5, r6, lr}
 8005286:	4d0d      	ldr	r5, [pc, #52]	@ (80052bc <__libc_init_array+0x38>)
 8005288:	4c0d      	ldr	r4, [pc, #52]	@ (80052c0 <__libc_init_array+0x3c>)
 800528a:	1b64      	subs	r4, r4, r5
 800528c:	10a4      	asrs	r4, r4, #2
 800528e:	2600      	movs	r6, #0
 8005290:	42a6      	cmp	r6, r4
 8005292:	d109      	bne.n	80052a8 <__libc_init_array+0x24>
 8005294:	4d0b      	ldr	r5, [pc, #44]	@ (80052c4 <__libc_init_array+0x40>)
 8005296:	4c0c      	ldr	r4, [pc, #48]	@ (80052c8 <__libc_init_array+0x44>)
 8005298:	f000 fc64 	bl	8005b64 <_init>
 800529c:	1b64      	subs	r4, r4, r5
 800529e:	10a4      	asrs	r4, r4, #2
 80052a0:	2600      	movs	r6, #0
 80052a2:	42a6      	cmp	r6, r4
 80052a4:	d105      	bne.n	80052b2 <__libc_init_array+0x2e>
 80052a6:	bd70      	pop	{r4, r5, r6, pc}
 80052a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80052ac:	4798      	blx	r3
 80052ae:	3601      	adds	r6, #1
 80052b0:	e7ee      	b.n	8005290 <__libc_init_array+0xc>
 80052b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80052b6:	4798      	blx	r3
 80052b8:	3601      	adds	r6, #1
 80052ba:	e7f2      	b.n	80052a2 <__libc_init_array+0x1e>
 80052bc:	080063d0 	.word	0x080063d0
 80052c0:	080063d0 	.word	0x080063d0
 80052c4:	080063d0 	.word	0x080063d0
 80052c8:	080063d4 	.word	0x080063d4

080052cc <__retarget_lock_acquire_recursive>:
 80052cc:	4770      	bx	lr

080052ce <__retarget_lock_release_recursive>:
 80052ce:	4770      	bx	lr

080052d0 <memcpy>:
 80052d0:	440a      	add	r2, r1
 80052d2:	4291      	cmp	r1, r2
 80052d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80052d8:	d100      	bne.n	80052dc <memcpy+0xc>
 80052da:	4770      	bx	lr
 80052dc:	b510      	push	{r4, lr}
 80052de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80052e6:	4291      	cmp	r1, r2
 80052e8:	d1f9      	bne.n	80052de <memcpy+0xe>
 80052ea:	bd10      	pop	{r4, pc}

080052ec <_free_r>:
 80052ec:	b538      	push	{r3, r4, r5, lr}
 80052ee:	4605      	mov	r5, r0
 80052f0:	2900      	cmp	r1, #0
 80052f2:	d041      	beq.n	8005378 <_free_r+0x8c>
 80052f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052f8:	1f0c      	subs	r4, r1, #4
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	bfb8      	it	lt
 80052fe:	18e4      	addlt	r4, r4, r3
 8005300:	f000 f8e0 	bl	80054c4 <__malloc_lock>
 8005304:	4a1d      	ldr	r2, [pc, #116]	@ (800537c <_free_r+0x90>)
 8005306:	6813      	ldr	r3, [r2, #0]
 8005308:	b933      	cbnz	r3, 8005318 <_free_r+0x2c>
 800530a:	6063      	str	r3, [r4, #4]
 800530c:	6014      	str	r4, [r2, #0]
 800530e:	4628      	mov	r0, r5
 8005310:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005314:	f000 b8dc 	b.w	80054d0 <__malloc_unlock>
 8005318:	42a3      	cmp	r3, r4
 800531a:	d908      	bls.n	800532e <_free_r+0x42>
 800531c:	6820      	ldr	r0, [r4, #0]
 800531e:	1821      	adds	r1, r4, r0
 8005320:	428b      	cmp	r3, r1
 8005322:	bf01      	itttt	eq
 8005324:	6819      	ldreq	r1, [r3, #0]
 8005326:	685b      	ldreq	r3, [r3, #4]
 8005328:	1809      	addeq	r1, r1, r0
 800532a:	6021      	streq	r1, [r4, #0]
 800532c:	e7ed      	b.n	800530a <_free_r+0x1e>
 800532e:	461a      	mov	r2, r3
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	b10b      	cbz	r3, 8005338 <_free_r+0x4c>
 8005334:	42a3      	cmp	r3, r4
 8005336:	d9fa      	bls.n	800532e <_free_r+0x42>
 8005338:	6811      	ldr	r1, [r2, #0]
 800533a:	1850      	adds	r0, r2, r1
 800533c:	42a0      	cmp	r0, r4
 800533e:	d10b      	bne.n	8005358 <_free_r+0x6c>
 8005340:	6820      	ldr	r0, [r4, #0]
 8005342:	4401      	add	r1, r0
 8005344:	1850      	adds	r0, r2, r1
 8005346:	4283      	cmp	r3, r0
 8005348:	6011      	str	r1, [r2, #0]
 800534a:	d1e0      	bne.n	800530e <_free_r+0x22>
 800534c:	6818      	ldr	r0, [r3, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	6053      	str	r3, [r2, #4]
 8005352:	4408      	add	r0, r1
 8005354:	6010      	str	r0, [r2, #0]
 8005356:	e7da      	b.n	800530e <_free_r+0x22>
 8005358:	d902      	bls.n	8005360 <_free_r+0x74>
 800535a:	230c      	movs	r3, #12
 800535c:	602b      	str	r3, [r5, #0]
 800535e:	e7d6      	b.n	800530e <_free_r+0x22>
 8005360:	6820      	ldr	r0, [r4, #0]
 8005362:	1821      	adds	r1, r4, r0
 8005364:	428b      	cmp	r3, r1
 8005366:	bf04      	itt	eq
 8005368:	6819      	ldreq	r1, [r3, #0]
 800536a:	685b      	ldreq	r3, [r3, #4]
 800536c:	6063      	str	r3, [r4, #4]
 800536e:	bf04      	itt	eq
 8005370:	1809      	addeq	r1, r1, r0
 8005372:	6021      	streq	r1, [r4, #0]
 8005374:	6054      	str	r4, [r2, #4]
 8005376:	e7ca      	b.n	800530e <_free_r+0x22>
 8005378:	bd38      	pop	{r3, r4, r5, pc}
 800537a:	bf00      	nop
 800537c:	2000071c 	.word	0x2000071c

08005380 <sbrk_aligned>:
 8005380:	b570      	push	{r4, r5, r6, lr}
 8005382:	4e0f      	ldr	r6, [pc, #60]	@ (80053c0 <sbrk_aligned+0x40>)
 8005384:	460c      	mov	r4, r1
 8005386:	6831      	ldr	r1, [r6, #0]
 8005388:	4605      	mov	r5, r0
 800538a:	b911      	cbnz	r1, 8005392 <sbrk_aligned+0x12>
 800538c:	f000 fba4 	bl	8005ad8 <_sbrk_r>
 8005390:	6030      	str	r0, [r6, #0]
 8005392:	4621      	mov	r1, r4
 8005394:	4628      	mov	r0, r5
 8005396:	f000 fb9f 	bl	8005ad8 <_sbrk_r>
 800539a:	1c43      	adds	r3, r0, #1
 800539c:	d103      	bne.n	80053a6 <sbrk_aligned+0x26>
 800539e:	f04f 34ff 	mov.w	r4, #4294967295
 80053a2:	4620      	mov	r0, r4
 80053a4:	bd70      	pop	{r4, r5, r6, pc}
 80053a6:	1cc4      	adds	r4, r0, #3
 80053a8:	f024 0403 	bic.w	r4, r4, #3
 80053ac:	42a0      	cmp	r0, r4
 80053ae:	d0f8      	beq.n	80053a2 <sbrk_aligned+0x22>
 80053b0:	1a21      	subs	r1, r4, r0
 80053b2:	4628      	mov	r0, r5
 80053b4:	f000 fb90 	bl	8005ad8 <_sbrk_r>
 80053b8:	3001      	adds	r0, #1
 80053ba:	d1f2      	bne.n	80053a2 <sbrk_aligned+0x22>
 80053bc:	e7ef      	b.n	800539e <sbrk_aligned+0x1e>
 80053be:	bf00      	nop
 80053c0:	20000718 	.word	0x20000718

080053c4 <_malloc_r>:
 80053c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053c8:	1ccd      	adds	r5, r1, #3
 80053ca:	f025 0503 	bic.w	r5, r5, #3
 80053ce:	3508      	adds	r5, #8
 80053d0:	2d0c      	cmp	r5, #12
 80053d2:	bf38      	it	cc
 80053d4:	250c      	movcc	r5, #12
 80053d6:	2d00      	cmp	r5, #0
 80053d8:	4606      	mov	r6, r0
 80053da:	db01      	blt.n	80053e0 <_malloc_r+0x1c>
 80053dc:	42a9      	cmp	r1, r5
 80053de:	d904      	bls.n	80053ea <_malloc_r+0x26>
 80053e0:	230c      	movs	r3, #12
 80053e2:	6033      	str	r3, [r6, #0]
 80053e4:	2000      	movs	r0, #0
 80053e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80054c0 <_malloc_r+0xfc>
 80053ee:	f000 f869 	bl	80054c4 <__malloc_lock>
 80053f2:	f8d8 3000 	ldr.w	r3, [r8]
 80053f6:	461c      	mov	r4, r3
 80053f8:	bb44      	cbnz	r4, 800544c <_malloc_r+0x88>
 80053fa:	4629      	mov	r1, r5
 80053fc:	4630      	mov	r0, r6
 80053fe:	f7ff ffbf 	bl	8005380 <sbrk_aligned>
 8005402:	1c43      	adds	r3, r0, #1
 8005404:	4604      	mov	r4, r0
 8005406:	d158      	bne.n	80054ba <_malloc_r+0xf6>
 8005408:	f8d8 4000 	ldr.w	r4, [r8]
 800540c:	4627      	mov	r7, r4
 800540e:	2f00      	cmp	r7, #0
 8005410:	d143      	bne.n	800549a <_malloc_r+0xd6>
 8005412:	2c00      	cmp	r4, #0
 8005414:	d04b      	beq.n	80054ae <_malloc_r+0xea>
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	4639      	mov	r1, r7
 800541a:	4630      	mov	r0, r6
 800541c:	eb04 0903 	add.w	r9, r4, r3
 8005420:	f000 fb5a 	bl	8005ad8 <_sbrk_r>
 8005424:	4581      	cmp	r9, r0
 8005426:	d142      	bne.n	80054ae <_malloc_r+0xea>
 8005428:	6821      	ldr	r1, [r4, #0]
 800542a:	1a6d      	subs	r5, r5, r1
 800542c:	4629      	mov	r1, r5
 800542e:	4630      	mov	r0, r6
 8005430:	f7ff ffa6 	bl	8005380 <sbrk_aligned>
 8005434:	3001      	adds	r0, #1
 8005436:	d03a      	beq.n	80054ae <_malloc_r+0xea>
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	442b      	add	r3, r5
 800543c:	6023      	str	r3, [r4, #0]
 800543e:	f8d8 3000 	ldr.w	r3, [r8]
 8005442:	685a      	ldr	r2, [r3, #4]
 8005444:	bb62      	cbnz	r2, 80054a0 <_malloc_r+0xdc>
 8005446:	f8c8 7000 	str.w	r7, [r8]
 800544a:	e00f      	b.n	800546c <_malloc_r+0xa8>
 800544c:	6822      	ldr	r2, [r4, #0]
 800544e:	1b52      	subs	r2, r2, r5
 8005450:	d420      	bmi.n	8005494 <_malloc_r+0xd0>
 8005452:	2a0b      	cmp	r2, #11
 8005454:	d917      	bls.n	8005486 <_malloc_r+0xc2>
 8005456:	1961      	adds	r1, r4, r5
 8005458:	42a3      	cmp	r3, r4
 800545a:	6025      	str	r5, [r4, #0]
 800545c:	bf18      	it	ne
 800545e:	6059      	strne	r1, [r3, #4]
 8005460:	6863      	ldr	r3, [r4, #4]
 8005462:	bf08      	it	eq
 8005464:	f8c8 1000 	streq.w	r1, [r8]
 8005468:	5162      	str	r2, [r4, r5]
 800546a:	604b      	str	r3, [r1, #4]
 800546c:	4630      	mov	r0, r6
 800546e:	f000 f82f 	bl	80054d0 <__malloc_unlock>
 8005472:	f104 000b 	add.w	r0, r4, #11
 8005476:	1d23      	adds	r3, r4, #4
 8005478:	f020 0007 	bic.w	r0, r0, #7
 800547c:	1ac2      	subs	r2, r0, r3
 800547e:	bf1c      	itt	ne
 8005480:	1a1b      	subne	r3, r3, r0
 8005482:	50a3      	strne	r3, [r4, r2]
 8005484:	e7af      	b.n	80053e6 <_malloc_r+0x22>
 8005486:	6862      	ldr	r2, [r4, #4]
 8005488:	42a3      	cmp	r3, r4
 800548a:	bf0c      	ite	eq
 800548c:	f8c8 2000 	streq.w	r2, [r8]
 8005490:	605a      	strne	r2, [r3, #4]
 8005492:	e7eb      	b.n	800546c <_malloc_r+0xa8>
 8005494:	4623      	mov	r3, r4
 8005496:	6864      	ldr	r4, [r4, #4]
 8005498:	e7ae      	b.n	80053f8 <_malloc_r+0x34>
 800549a:	463c      	mov	r4, r7
 800549c:	687f      	ldr	r7, [r7, #4]
 800549e:	e7b6      	b.n	800540e <_malloc_r+0x4a>
 80054a0:	461a      	mov	r2, r3
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	42a3      	cmp	r3, r4
 80054a6:	d1fb      	bne.n	80054a0 <_malloc_r+0xdc>
 80054a8:	2300      	movs	r3, #0
 80054aa:	6053      	str	r3, [r2, #4]
 80054ac:	e7de      	b.n	800546c <_malloc_r+0xa8>
 80054ae:	230c      	movs	r3, #12
 80054b0:	6033      	str	r3, [r6, #0]
 80054b2:	4630      	mov	r0, r6
 80054b4:	f000 f80c 	bl	80054d0 <__malloc_unlock>
 80054b8:	e794      	b.n	80053e4 <_malloc_r+0x20>
 80054ba:	6005      	str	r5, [r0, #0]
 80054bc:	e7d6      	b.n	800546c <_malloc_r+0xa8>
 80054be:	bf00      	nop
 80054c0:	2000071c 	.word	0x2000071c

080054c4 <__malloc_lock>:
 80054c4:	4801      	ldr	r0, [pc, #4]	@ (80054cc <__malloc_lock+0x8>)
 80054c6:	f7ff bf01 	b.w	80052cc <__retarget_lock_acquire_recursive>
 80054ca:	bf00      	nop
 80054cc:	20000714 	.word	0x20000714

080054d0 <__malloc_unlock>:
 80054d0:	4801      	ldr	r0, [pc, #4]	@ (80054d8 <__malloc_unlock+0x8>)
 80054d2:	f7ff befc 	b.w	80052ce <__retarget_lock_release_recursive>
 80054d6:	bf00      	nop
 80054d8:	20000714 	.word	0x20000714

080054dc <__ssputs_r>:
 80054dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054e0:	688e      	ldr	r6, [r1, #8]
 80054e2:	461f      	mov	r7, r3
 80054e4:	42be      	cmp	r6, r7
 80054e6:	680b      	ldr	r3, [r1, #0]
 80054e8:	4682      	mov	sl, r0
 80054ea:	460c      	mov	r4, r1
 80054ec:	4690      	mov	r8, r2
 80054ee:	d82d      	bhi.n	800554c <__ssputs_r+0x70>
 80054f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80054f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80054f8:	d026      	beq.n	8005548 <__ssputs_r+0x6c>
 80054fa:	6965      	ldr	r5, [r4, #20]
 80054fc:	6909      	ldr	r1, [r1, #16]
 80054fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005502:	eba3 0901 	sub.w	r9, r3, r1
 8005506:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800550a:	1c7b      	adds	r3, r7, #1
 800550c:	444b      	add	r3, r9
 800550e:	106d      	asrs	r5, r5, #1
 8005510:	429d      	cmp	r5, r3
 8005512:	bf38      	it	cc
 8005514:	461d      	movcc	r5, r3
 8005516:	0553      	lsls	r3, r2, #21
 8005518:	d527      	bpl.n	800556a <__ssputs_r+0x8e>
 800551a:	4629      	mov	r1, r5
 800551c:	f7ff ff52 	bl	80053c4 <_malloc_r>
 8005520:	4606      	mov	r6, r0
 8005522:	b360      	cbz	r0, 800557e <__ssputs_r+0xa2>
 8005524:	6921      	ldr	r1, [r4, #16]
 8005526:	464a      	mov	r2, r9
 8005528:	f7ff fed2 	bl	80052d0 <memcpy>
 800552c:	89a3      	ldrh	r3, [r4, #12]
 800552e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005536:	81a3      	strh	r3, [r4, #12]
 8005538:	6126      	str	r6, [r4, #16]
 800553a:	6165      	str	r5, [r4, #20]
 800553c:	444e      	add	r6, r9
 800553e:	eba5 0509 	sub.w	r5, r5, r9
 8005542:	6026      	str	r6, [r4, #0]
 8005544:	60a5      	str	r5, [r4, #8]
 8005546:	463e      	mov	r6, r7
 8005548:	42be      	cmp	r6, r7
 800554a:	d900      	bls.n	800554e <__ssputs_r+0x72>
 800554c:	463e      	mov	r6, r7
 800554e:	6820      	ldr	r0, [r4, #0]
 8005550:	4632      	mov	r2, r6
 8005552:	4641      	mov	r1, r8
 8005554:	f000 faa6 	bl	8005aa4 <memmove>
 8005558:	68a3      	ldr	r3, [r4, #8]
 800555a:	1b9b      	subs	r3, r3, r6
 800555c:	60a3      	str	r3, [r4, #8]
 800555e:	6823      	ldr	r3, [r4, #0]
 8005560:	4433      	add	r3, r6
 8005562:	6023      	str	r3, [r4, #0]
 8005564:	2000      	movs	r0, #0
 8005566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800556a:	462a      	mov	r2, r5
 800556c:	f000 fac4 	bl	8005af8 <_realloc_r>
 8005570:	4606      	mov	r6, r0
 8005572:	2800      	cmp	r0, #0
 8005574:	d1e0      	bne.n	8005538 <__ssputs_r+0x5c>
 8005576:	6921      	ldr	r1, [r4, #16]
 8005578:	4650      	mov	r0, sl
 800557a:	f7ff feb7 	bl	80052ec <_free_r>
 800557e:	230c      	movs	r3, #12
 8005580:	f8ca 3000 	str.w	r3, [sl]
 8005584:	89a3      	ldrh	r3, [r4, #12]
 8005586:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800558a:	81a3      	strh	r3, [r4, #12]
 800558c:	f04f 30ff 	mov.w	r0, #4294967295
 8005590:	e7e9      	b.n	8005566 <__ssputs_r+0x8a>
	...

08005594 <_svfiprintf_r>:
 8005594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005598:	4698      	mov	r8, r3
 800559a:	898b      	ldrh	r3, [r1, #12]
 800559c:	061b      	lsls	r3, r3, #24
 800559e:	b09d      	sub	sp, #116	@ 0x74
 80055a0:	4607      	mov	r7, r0
 80055a2:	460d      	mov	r5, r1
 80055a4:	4614      	mov	r4, r2
 80055a6:	d510      	bpl.n	80055ca <_svfiprintf_r+0x36>
 80055a8:	690b      	ldr	r3, [r1, #16]
 80055aa:	b973      	cbnz	r3, 80055ca <_svfiprintf_r+0x36>
 80055ac:	2140      	movs	r1, #64	@ 0x40
 80055ae:	f7ff ff09 	bl	80053c4 <_malloc_r>
 80055b2:	6028      	str	r0, [r5, #0]
 80055b4:	6128      	str	r0, [r5, #16]
 80055b6:	b930      	cbnz	r0, 80055c6 <_svfiprintf_r+0x32>
 80055b8:	230c      	movs	r3, #12
 80055ba:	603b      	str	r3, [r7, #0]
 80055bc:	f04f 30ff 	mov.w	r0, #4294967295
 80055c0:	b01d      	add	sp, #116	@ 0x74
 80055c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055c6:	2340      	movs	r3, #64	@ 0x40
 80055c8:	616b      	str	r3, [r5, #20]
 80055ca:	2300      	movs	r3, #0
 80055cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80055ce:	2320      	movs	r3, #32
 80055d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80055d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80055d8:	2330      	movs	r3, #48	@ 0x30
 80055da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005778 <_svfiprintf_r+0x1e4>
 80055de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80055e2:	f04f 0901 	mov.w	r9, #1
 80055e6:	4623      	mov	r3, r4
 80055e8:	469a      	mov	sl, r3
 80055ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055ee:	b10a      	cbz	r2, 80055f4 <_svfiprintf_r+0x60>
 80055f0:	2a25      	cmp	r2, #37	@ 0x25
 80055f2:	d1f9      	bne.n	80055e8 <_svfiprintf_r+0x54>
 80055f4:	ebba 0b04 	subs.w	fp, sl, r4
 80055f8:	d00b      	beq.n	8005612 <_svfiprintf_r+0x7e>
 80055fa:	465b      	mov	r3, fp
 80055fc:	4622      	mov	r2, r4
 80055fe:	4629      	mov	r1, r5
 8005600:	4638      	mov	r0, r7
 8005602:	f7ff ff6b 	bl	80054dc <__ssputs_r>
 8005606:	3001      	adds	r0, #1
 8005608:	f000 80a7 	beq.w	800575a <_svfiprintf_r+0x1c6>
 800560c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800560e:	445a      	add	r2, fp
 8005610:	9209      	str	r2, [sp, #36]	@ 0x24
 8005612:	f89a 3000 	ldrb.w	r3, [sl]
 8005616:	2b00      	cmp	r3, #0
 8005618:	f000 809f 	beq.w	800575a <_svfiprintf_r+0x1c6>
 800561c:	2300      	movs	r3, #0
 800561e:	f04f 32ff 	mov.w	r2, #4294967295
 8005622:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005626:	f10a 0a01 	add.w	sl, sl, #1
 800562a:	9304      	str	r3, [sp, #16]
 800562c:	9307      	str	r3, [sp, #28]
 800562e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005632:	931a      	str	r3, [sp, #104]	@ 0x68
 8005634:	4654      	mov	r4, sl
 8005636:	2205      	movs	r2, #5
 8005638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800563c:	484e      	ldr	r0, [pc, #312]	@ (8005778 <_svfiprintf_r+0x1e4>)
 800563e:	f7fa fdc7 	bl	80001d0 <memchr>
 8005642:	9a04      	ldr	r2, [sp, #16]
 8005644:	b9d8      	cbnz	r0, 800567e <_svfiprintf_r+0xea>
 8005646:	06d0      	lsls	r0, r2, #27
 8005648:	bf44      	itt	mi
 800564a:	2320      	movmi	r3, #32
 800564c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005650:	0711      	lsls	r1, r2, #28
 8005652:	bf44      	itt	mi
 8005654:	232b      	movmi	r3, #43	@ 0x2b
 8005656:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800565a:	f89a 3000 	ldrb.w	r3, [sl]
 800565e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005660:	d015      	beq.n	800568e <_svfiprintf_r+0xfa>
 8005662:	9a07      	ldr	r2, [sp, #28]
 8005664:	4654      	mov	r4, sl
 8005666:	2000      	movs	r0, #0
 8005668:	f04f 0c0a 	mov.w	ip, #10
 800566c:	4621      	mov	r1, r4
 800566e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005672:	3b30      	subs	r3, #48	@ 0x30
 8005674:	2b09      	cmp	r3, #9
 8005676:	d94b      	bls.n	8005710 <_svfiprintf_r+0x17c>
 8005678:	b1b0      	cbz	r0, 80056a8 <_svfiprintf_r+0x114>
 800567a:	9207      	str	r2, [sp, #28]
 800567c:	e014      	b.n	80056a8 <_svfiprintf_r+0x114>
 800567e:	eba0 0308 	sub.w	r3, r0, r8
 8005682:	fa09 f303 	lsl.w	r3, r9, r3
 8005686:	4313      	orrs	r3, r2
 8005688:	9304      	str	r3, [sp, #16]
 800568a:	46a2      	mov	sl, r4
 800568c:	e7d2      	b.n	8005634 <_svfiprintf_r+0xa0>
 800568e:	9b03      	ldr	r3, [sp, #12]
 8005690:	1d19      	adds	r1, r3, #4
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	9103      	str	r1, [sp, #12]
 8005696:	2b00      	cmp	r3, #0
 8005698:	bfbb      	ittet	lt
 800569a:	425b      	neglt	r3, r3
 800569c:	f042 0202 	orrlt.w	r2, r2, #2
 80056a0:	9307      	strge	r3, [sp, #28]
 80056a2:	9307      	strlt	r3, [sp, #28]
 80056a4:	bfb8      	it	lt
 80056a6:	9204      	strlt	r2, [sp, #16]
 80056a8:	7823      	ldrb	r3, [r4, #0]
 80056aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80056ac:	d10a      	bne.n	80056c4 <_svfiprintf_r+0x130>
 80056ae:	7863      	ldrb	r3, [r4, #1]
 80056b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80056b2:	d132      	bne.n	800571a <_svfiprintf_r+0x186>
 80056b4:	9b03      	ldr	r3, [sp, #12]
 80056b6:	1d1a      	adds	r2, r3, #4
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	9203      	str	r2, [sp, #12]
 80056bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80056c0:	3402      	adds	r4, #2
 80056c2:	9305      	str	r3, [sp, #20]
 80056c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005788 <_svfiprintf_r+0x1f4>
 80056c8:	7821      	ldrb	r1, [r4, #0]
 80056ca:	2203      	movs	r2, #3
 80056cc:	4650      	mov	r0, sl
 80056ce:	f7fa fd7f 	bl	80001d0 <memchr>
 80056d2:	b138      	cbz	r0, 80056e4 <_svfiprintf_r+0x150>
 80056d4:	9b04      	ldr	r3, [sp, #16]
 80056d6:	eba0 000a 	sub.w	r0, r0, sl
 80056da:	2240      	movs	r2, #64	@ 0x40
 80056dc:	4082      	lsls	r2, r0
 80056de:	4313      	orrs	r3, r2
 80056e0:	3401      	adds	r4, #1
 80056e2:	9304      	str	r3, [sp, #16]
 80056e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056e8:	4824      	ldr	r0, [pc, #144]	@ (800577c <_svfiprintf_r+0x1e8>)
 80056ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80056ee:	2206      	movs	r2, #6
 80056f0:	f7fa fd6e 	bl	80001d0 <memchr>
 80056f4:	2800      	cmp	r0, #0
 80056f6:	d036      	beq.n	8005766 <_svfiprintf_r+0x1d2>
 80056f8:	4b21      	ldr	r3, [pc, #132]	@ (8005780 <_svfiprintf_r+0x1ec>)
 80056fa:	bb1b      	cbnz	r3, 8005744 <_svfiprintf_r+0x1b0>
 80056fc:	9b03      	ldr	r3, [sp, #12]
 80056fe:	3307      	adds	r3, #7
 8005700:	f023 0307 	bic.w	r3, r3, #7
 8005704:	3308      	adds	r3, #8
 8005706:	9303      	str	r3, [sp, #12]
 8005708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800570a:	4433      	add	r3, r6
 800570c:	9309      	str	r3, [sp, #36]	@ 0x24
 800570e:	e76a      	b.n	80055e6 <_svfiprintf_r+0x52>
 8005710:	fb0c 3202 	mla	r2, ip, r2, r3
 8005714:	460c      	mov	r4, r1
 8005716:	2001      	movs	r0, #1
 8005718:	e7a8      	b.n	800566c <_svfiprintf_r+0xd8>
 800571a:	2300      	movs	r3, #0
 800571c:	3401      	adds	r4, #1
 800571e:	9305      	str	r3, [sp, #20]
 8005720:	4619      	mov	r1, r3
 8005722:	f04f 0c0a 	mov.w	ip, #10
 8005726:	4620      	mov	r0, r4
 8005728:	f810 2b01 	ldrb.w	r2, [r0], #1
 800572c:	3a30      	subs	r2, #48	@ 0x30
 800572e:	2a09      	cmp	r2, #9
 8005730:	d903      	bls.n	800573a <_svfiprintf_r+0x1a6>
 8005732:	2b00      	cmp	r3, #0
 8005734:	d0c6      	beq.n	80056c4 <_svfiprintf_r+0x130>
 8005736:	9105      	str	r1, [sp, #20]
 8005738:	e7c4      	b.n	80056c4 <_svfiprintf_r+0x130>
 800573a:	fb0c 2101 	mla	r1, ip, r1, r2
 800573e:	4604      	mov	r4, r0
 8005740:	2301      	movs	r3, #1
 8005742:	e7f0      	b.n	8005726 <_svfiprintf_r+0x192>
 8005744:	ab03      	add	r3, sp, #12
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	462a      	mov	r2, r5
 800574a:	4b0e      	ldr	r3, [pc, #56]	@ (8005784 <_svfiprintf_r+0x1f0>)
 800574c:	a904      	add	r1, sp, #16
 800574e:	4638      	mov	r0, r7
 8005750:	f3af 8000 	nop.w
 8005754:	1c42      	adds	r2, r0, #1
 8005756:	4606      	mov	r6, r0
 8005758:	d1d6      	bne.n	8005708 <_svfiprintf_r+0x174>
 800575a:	89ab      	ldrh	r3, [r5, #12]
 800575c:	065b      	lsls	r3, r3, #25
 800575e:	f53f af2d 	bmi.w	80055bc <_svfiprintf_r+0x28>
 8005762:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005764:	e72c      	b.n	80055c0 <_svfiprintf_r+0x2c>
 8005766:	ab03      	add	r3, sp, #12
 8005768:	9300      	str	r3, [sp, #0]
 800576a:	462a      	mov	r2, r5
 800576c:	4b05      	ldr	r3, [pc, #20]	@ (8005784 <_svfiprintf_r+0x1f0>)
 800576e:	a904      	add	r1, sp, #16
 8005770:	4638      	mov	r0, r7
 8005772:	f000 f879 	bl	8005868 <_printf_i>
 8005776:	e7ed      	b.n	8005754 <_svfiprintf_r+0x1c0>
 8005778:	08006394 	.word	0x08006394
 800577c:	0800639e 	.word	0x0800639e
 8005780:	00000000 	.word	0x00000000
 8005784:	080054dd 	.word	0x080054dd
 8005788:	0800639a 	.word	0x0800639a

0800578c <_printf_common>:
 800578c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005790:	4616      	mov	r6, r2
 8005792:	4698      	mov	r8, r3
 8005794:	688a      	ldr	r2, [r1, #8]
 8005796:	690b      	ldr	r3, [r1, #16]
 8005798:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800579c:	4293      	cmp	r3, r2
 800579e:	bfb8      	it	lt
 80057a0:	4613      	movlt	r3, r2
 80057a2:	6033      	str	r3, [r6, #0]
 80057a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80057a8:	4607      	mov	r7, r0
 80057aa:	460c      	mov	r4, r1
 80057ac:	b10a      	cbz	r2, 80057b2 <_printf_common+0x26>
 80057ae:	3301      	adds	r3, #1
 80057b0:	6033      	str	r3, [r6, #0]
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	0699      	lsls	r1, r3, #26
 80057b6:	bf42      	ittt	mi
 80057b8:	6833      	ldrmi	r3, [r6, #0]
 80057ba:	3302      	addmi	r3, #2
 80057bc:	6033      	strmi	r3, [r6, #0]
 80057be:	6825      	ldr	r5, [r4, #0]
 80057c0:	f015 0506 	ands.w	r5, r5, #6
 80057c4:	d106      	bne.n	80057d4 <_printf_common+0x48>
 80057c6:	f104 0a19 	add.w	sl, r4, #25
 80057ca:	68e3      	ldr	r3, [r4, #12]
 80057cc:	6832      	ldr	r2, [r6, #0]
 80057ce:	1a9b      	subs	r3, r3, r2
 80057d0:	42ab      	cmp	r3, r5
 80057d2:	dc26      	bgt.n	8005822 <_printf_common+0x96>
 80057d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80057d8:	6822      	ldr	r2, [r4, #0]
 80057da:	3b00      	subs	r3, #0
 80057dc:	bf18      	it	ne
 80057de:	2301      	movne	r3, #1
 80057e0:	0692      	lsls	r2, r2, #26
 80057e2:	d42b      	bmi.n	800583c <_printf_common+0xb0>
 80057e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80057e8:	4641      	mov	r1, r8
 80057ea:	4638      	mov	r0, r7
 80057ec:	47c8      	blx	r9
 80057ee:	3001      	adds	r0, #1
 80057f0:	d01e      	beq.n	8005830 <_printf_common+0xa4>
 80057f2:	6823      	ldr	r3, [r4, #0]
 80057f4:	6922      	ldr	r2, [r4, #16]
 80057f6:	f003 0306 	and.w	r3, r3, #6
 80057fa:	2b04      	cmp	r3, #4
 80057fc:	bf02      	ittt	eq
 80057fe:	68e5      	ldreq	r5, [r4, #12]
 8005800:	6833      	ldreq	r3, [r6, #0]
 8005802:	1aed      	subeq	r5, r5, r3
 8005804:	68a3      	ldr	r3, [r4, #8]
 8005806:	bf0c      	ite	eq
 8005808:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800580c:	2500      	movne	r5, #0
 800580e:	4293      	cmp	r3, r2
 8005810:	bfc4      	itt	gt
 8005812:	1a9b      	subgt	r3, r3, r2
 8005814:	18ed      	addgt	r5, r5, r3
 8005816:	2600      	movs	r6, #0
 8005818:	341a      	adds	r4, #26
 800581a:	42b5      	cmp	r5, r6
 800581c:	d11a      	bne.n	8005854 <_printf_common+0xc8>
 800581e:	2000      	movs	r0, #0
 8005820:	e008      	b.n	8005834 <_printf_common+0xa8>
 8005822:	2301      	movs	r3, #1
 8005824:	4652      	mov	r2, sl
 8005826:	4641      	mov	r1, r8
 8005828:	4638      	mov	r0, r7
 800582a:	47c8      	blx	r9
 800582c:	3001      	adds	r0, #1
 800582e:	d103      	bne.n	8005838 <_printf_common+0xac>
 8005830:	f04f 30ff 	mov.w	r0, #4294967295
 8005834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005838:	3501      	adds	r5, #1
 800583a:	e7c6      	b.n	80057ca <_printf_common+0x3e>
 800583c:	18e1      	adds	r1, r4, r3
 800583e:	1c5a      	adds	r2, r3, #1
 8005840:	2030      	movs	r0, #48	@ 0x30
 8005842:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005846:	4422      	add	r2, r4
 8005848:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800584c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005850:	3302      	adds	r3, #2
 8005852:	e7c7      	b.n	80057e4 <_printf_common+0x58>
 8005854:	2301      	movs	r3, #1
 8005856:	4622      	mov	r2, r4
 8005858:	4641      	mov	r1, r8
 800585a:	4638      	mov	r0, r7
 800585c:	47c8      	blx	r9
 800585e:	3001      	adds	r0, #1
 8005860:	d0e6      	beq.n	8005830 <_printf_common+0xa4>
 8005862:	3601      	adds	r6, #1
 8005864:	e7d9      	b.n	800581a <_printf_common+0x8e>
	...

08005868 <_printf_i>:
 8005868:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800586c:	7e0f      	ldrb	r7, [r1, #24]
 800586e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005870:	2f78      	cmp	r7, #120	@ 0x78
 8005872:	4691      	mov	r9, r2
 8005874:	4680      	mov	r8, r0
 8005876:	460c      	mov	r4, r1
 8005878:	469a      	mov	sl, r3
 800587a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800587e:	d807      	bhi.n	8005890 <_printf_i+0x28>
 8005880:	2f62      	cmp	r7, #98	@ 0x62
 8005882:	d80a      	bhi.n	800589a <_printf_i+0x32>
 8005884:	2f00      	cmp	r7, #0
 8005886:	f000 80d1 	beq.w	8005a2c <_printf_i+0x1c4>
 800588a:	2f58      	cmp	r7, #88	@ 0x58
 800588c:	f000 80b8 	beq.w	8005a00 <_printf_i+0x198>
 8005890:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005894:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005898:	e03a      	b.n	8005910 <_printf_i+0xa8>
 800589a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800589e:	2b15      	cmp	r3, #21
 80058a0:	d8f6      	bhi.n	8005890 <_printf_i+0x28>
 80058a2:	a101      	add	r1, pc, #4	@ (adr r1, 80058a8 <_printf_i+0x40>)
 80058a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058a8:	08005901 	.word	0x08005901
 80058ac:	08005915 	.word	0x08005915
 80058b0:	08005891 	.word	0x08005891
 80058b4:	08005891 	.word	0x08005891
 80058b8:	08005891 	.word	0x08005891
 80058bc:	08005891 	.word	0x08005891
 80058c0:	08005915 	.word	0x08005915
 80058c4:	08005891 	.word	0x08005891
 80058c8:	08005891 	.word	0x08005891
 80058cc:	08005891 	.word	0x08005891
 80058d0:	08005891 	.word	0x08005891
 80058d4:	08005a13 	.word	0x08005a13
 80058d8:	0800593f 	.word	0x0800593f
 80058dc:	080059cd 	.word	0x080059cd
 80058e0:	08005891 	.word	0x08005891
 80058e4:	08005891 	.word	0x08005891
 80058e8:	08005a35 	.word	0x08005a35
 80058ec:	08005891 	.word	0x08005891
 80058f0:	0800593f 	.word	0x0800593f
 80058f4:	08005891 	.word	0x08005891
 80058f8:	08005891 	.word	0x08005891
 80058fc:	080059d5 	.word	0x080059d5
 8005900:	6833      	ldr	r3, [r6, #0]
 8005902:	1d1a      	adds	r2, r3, #4
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	6032      	str	r2, [r6, #0]
 8005908:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800590c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005910:	2301      	movs	r3, #1
 8005912:	e09c      	b.n	8005a4e <_printf_i+0x1e6>
 8005914:	6833      	ldr	r3, [r6, #0]
 8005916:	6820      	ldr	r0, [r4, #0]
 8005918:	1d19      	adds	r1, r3, #4
 800591a:	6031      	str	r1, [r6, #0]
 800591c:	0606      	lsls	r6, r0, #24
 800591e:	d501      	bpl.n	8005924 <_printf_i+0xbc>
 8005920:	681d      	ldr	r5, [r3, #0]
 8005922:	e003      	b.n	800592c <_printf_i+0xc4>
 8005924:	0645      	lsls	r5, r0, #25
 8005926:	d5fb      	bpl.n	8005920 <_printf_i+0xb8>
 8005928:	f9b3 5000 	ldrsh.w	r5, [r3]
 800592c:	2d00      	cmp	r5, #0
 800592e:	da03      	bge.n	8005938 <_printf_i+0xd0>
 8005930:	232d      	movs	r3, #45	@ 0x2d
 8005932:	426d      	negs	r5, r5
 8005934:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005938:	4858      	ldr	r0, [pc, #352]	@ (8005a9c <_printf_i+0x234>)
 800593a:	230a      	movs	r3, #10
 800593c:	e011      	b.n	8005962 <_printf_i+0xfa>
 800593e:	6821      	ldr	r1, [r4, #0]
 8005940:	6833      	ldr	r3, [r6, #0]
 8005942:	0608      	lsls	r0, r1, #24
 8005944:	f853 5b04 	ldr.w	r5, [r3], #4
 8005948:	d402      	bmi.n	8005950 <_printf_i+0xe8>
 800594a:	0649      	lsls	r1, r1, #25
 800594c:	bf48      	it	mi
 800594e:	b2ad      	uxthmi	r5, r5
 8005950:	2f6f      	cmp	r7, #111	@ 0x6f
 8005952:	4852      	ldr	r0, [pc, #328]	@ (8005a9c <_printf_i+0x234>)
 8005954:	6033      	str	r3, [r6, #0]
 8005956:	bf14      	ite	ne
 8005958:	230a      	movne	r3, #10
 800595a:	2308      	moveq	r3, #8
 800595c:	2100      	movs	r1, #0
 800595e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005962:	6866      	ldr	r6, [r4, #4]
 8005964:	60a6      	str	r6, [r4, #8]
 8005966:	2e00      	cmp	r6, #0
 8005968:	db05      	blt.n	8005976 <_printf_i+0x10e>
 800596a:	6821      	ldr	r1, [r4, #0]
 800596c:	432e      	orrs	r6, r5
 800596e:	f021 0104 	bic.w	r1, r1, #4
 8005972:	6021      	str	r1, [r4, #0]
 8005974:	d04b      	beq.n	8005a0e <_printf_i+0x1a6>
 8005976:	4616      	mov	r6, r2
 8005978:	fbb5 f1f3 	udiv	r1, r5, r3
 800597c:	fb03 5711 	mls	r7, r3, r1, r5
 8005980:	5dc7      	ldrb	r7, [r0, r7]
 8005982:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005986:	462f      	mov	r7, r5
 8005988:	42bb      	cmp	r3, r7
 800598a:	460d      	mov	r5, r1
 800598c:	d9f4      	bls.n	8005978 <_printf_i+0x110>
 800598e:	2b08      	cmp	r3, #8
 8005990:	d10b      	bne.n	80059aa <_printf_i+0x142>
 8005992:	6823      	ldr	r3, [r4, #0]
 8005994:	07df      	lsls	r7, r3, #31
 8005996:	d508      	bpl.n	80059aa <_printf_i+0x142>
 8005998:	6923      	ldr	r3, [r4, #16]
 800599a:	6861      	ldr	r1, [r4, #4]
 800599c:	4299      	cmp	r1, r3
 800599e:	bfde      	ittt	le
 80059a0:	2330      	movle	r3, #48	@ 0x30
 80059a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80059a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80059aa:	1b92      	subs	r2, r2, r6
 80059ac:	6122      	str	r2, [r4, #16]
 80059ae:	f8cd a000 	str.w	sl, [sp]
 80059b2:	464b      	mov	r3, r9
 80059b4:	aa03      	add	r2, sp, #12
 80059b6:	4621      	mov	r1, r4
 80059b8:	4640      	mov	r0, r8
 80059ba:	f7ff fee7 	bl	800578c <_printf_common>
 80059be:	3001      	adds	r0, #1
 80059c0:	d14a      	bne.n	8005a58 <_printf_i+0x1f0>
 80059c2:	f04f 30ff 	mov.w	r0, #4294967295
 80059c6:	b004      	add	sp, #16
 80059c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059cc:	6823      	ldr	r3, [r4, #0]
 80059ce:	f043 0320 	orr.w	r3, r3, #32
 80059d2:	6023      	str	r3, [r4, #0]
 80059d4:	4832      	ldr	r0, [pc, #200]	@ (8005aa0 <_printf_i+0x238>)
 80059d6:	2778      	movs	r7, #120	@ 0x78
 80059d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80059dc:	6823      	ldr	r3, [r4, #0]
 80059de:	6831      	ldr	r1, [r6, #0]
 80059e0:	061f      	lsls	r7, r3, #24
 80059e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80059e6:	d402      	bmi.n	80059ee <_printf_i+0x186>
 80059e8:	065f      	lsls	r7, r3, #25
 80059ea:	bf48      	it	mi
 80059ec:	b2ad      	uxthmi	r5, r5
 80059ee:	6031      	str	r1, [r6, #0]
 80059f0:	07d9      	lsls	r1, r3, #31
 80059f2:	bf44      	itt	mi
 80059f4:	f043 0320 	orrmi.w	r3, r3, #32
 80059f8:	6023      	strmi	r3, [r4, #0]
 80059fa:	b11d      	cbz	r5, 8005a04 <_printf_i+0x19c>
 80059fc:	2310      	movs	r3, #16
 80059fe:	e7ad      	b.n	800595c <_printf_i+0xf4>
 8005a00:	4826      	ldr	r0, [pc, #152]	@ (8005a9c <_printf_i+0x234>)
 8005a02:	e7e9      	b.n	80059d8 <_printf_i+0x170>
 8005a04:	6823      	ldr	r3, [r4, #0]
 8005a06:	f023 0320 	bic.w	r3, r3, #32
 8005a0a:	6023      	str	r3, [r4, #0]
 8005a0c:	e7f6      	b.n	80059fc <_printf_i+0x194>
 8005a0e:	4616      	mov	r6, r2
 8005a10:	e7bd      	b.n	800598e <_printf_i+0x126>
 8005a12:	6833      	ldr	r3, [r6, #0]
 8005a14:	6825      	ldr	r5, [r4, #0]
 8005a16:	6961      	ldr	r1, [r4, #20]
 8005a18:	1d18      	adds	r0, r3, #4
 8005a1a:	6030      	str	r0, [r6, #0]
 8005a1c:	062e      	lsls	r6, r5, #24
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	d501      	bpl.n	8005a26 <_printf_i+0x1be>
 8005a22:	6019      	str	r1, [r3, #0]
 8005a24:	e002      	b.n	8005a2c <_printf_i+0x1c4>
 8005a26:	0668      	lsls	r0, r5, #25
 8005a28:	d5fb      	bpl.n	8005a22 <_printf_i+0x1ba>
 8005a2a:	8019      	strh	r1, [r3, #0]
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	6123      	str	r3, [r4, #16]
 8005a30:	4616      	mov	r6, r2
 8005a32:	e7bc      	b.n	80059ae <_printf_i+0x146>
 8005a34:	6833      	ldr	r3, [r6, #0]
 8005a36:	1d1a      	adds	r2, r3, #4
 8005a38:	6032      	str	r2, [r6, #0]
 8005a3a:	681e      	ldr	r6, [r3, #0]
 8005a3c:	6862      	ldr	r2, [r4, #4]
 8005a3e:	2100      	movs	r1, #0
 8005a40:	4630      	mov	r0, r6
 8005a42:	f7fa fbc5 	bl	80001d0 <memchr>
 8005a46:	b108      	cbz	r0, 8005a4c <_printf_i+0x1e4>
 8005a48:	1b80      	subs	r0, r0, r6
 8005a4a:	6060      	str	r0, [r4, #4]
 8005a4c:	6863      	ldr	r3, [r4, #4]
 8005a4e:	6123      	str	r3, [r4, #16]
 8005a50:	2300      	movs	r3, #0
 8005a52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a56:	e7aa      	b.n	80059ae <_printf_i+0x146>
 8005a58:	6923      	ldr	r3, [r4, #16]
 8005a5a:	4632      	mov	r2, r6
 8005a5c:	4649      	mov	r1, r9
 8005a5e:	4640      	mov	r0, r8
 8005a60:	47d0      	blx	sl
 8005a62:	3001      	adds	r0, #1
 8005a64:	d0ad      	beq.n	80059c2 <_printf_i+0x15a>
 8005a66:	6823      	ldr	r3, [r4, #0]
 8005a68:	079b      	lsls	r3, r3, #30
 8005a6a:	d413      	bmi.n	8005a94 <_printf_i+0x22c>
 8005a6c:	68e0      	ldr	r0, [r4, #12]
 8005a6e:	9b03      	ldr	r3, [sp, #12]
 8005a70:	4298      	cmp	r0, r3
 8005a72:	bfb8      	it	lt
 8005a74:	4618      	movlt	r0, r3
 8005a76:	e7a6      	b.n	80059c6 <_printf_i+0x15e>
 8005a78:	2301      	movs	r3, #1
 8005a7a:	4632      	mov	r2, r6
 8005a7c:	4649      	mov	r1, r9
 8005a7e:	4640      	mov	r0, r8
 8005a80:	47d0      	blx	sl
 8005a82:	3001      	adds	r0, #1
 8005a84:	d09d      	beq.n	80059c2 <_printf_i+0x15a>
 8005a86:	3501      	adds	r5, #1
 8005a88:	68e3      	ldr	r3, [r4, #12]
 8005a8a:	9903      	ldr	r1, [sp, #12]
 8005a8c:	1a5b      	subs	r3, r3, r1
 8005a8e:	42ab      	cmp	r3, r5
 8005a90:	dcf2      	bgt.n	8005a78 <_printf_i+0x210>
 8005a92:	e7eb      	b.n	8005a6c <_printf_i+0x204>
 8005a94:	2500      	movs	r5, #0
 8005a96:	f104 0619 	add.w	r6, r4, #25
 8005a9a:	e7f5      	b.n	8005a88 <_printf_i+0x220>
 8005a9c:	080063a5 	.word	0x080063a5
 8005aa0:	080063b6 	.word	0x080063b6

08005aa4 <memmove>:
 8005aa4:	4288      	cmp	r0, r1
 8005aa6:	b510      	push	{r4, lr}
 8005aa8:	eb01 0402 	add.w	r4, r1, r2
 8005aac:	d902      	bls.n	8005ab4 <memmove+0x10>
 8005aae:	4284      	cmp	r4, r0
 8005ab0:	4623      	mov	r3, r4
 8005ab2:	d807      	bhi.n	8005ac4 <memmove+0x20>
 8005ab4:	1e43      	subs	r3, r0, #1
 8005ab6:	42a1      	cmp	r1, r4
 8005ab8:	d008      	beq.n	8005acc <memmove+0x28>
 8005aba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005abe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ac2:	e7f8      	b.n	8005ab6 <memmove+0x12>
 8005ac4:	4402      	add	r2, r0
 8005ac6:	4601      	mov	r1, r0
 8005ac8:	428a      	cmp	r2, r1
 8005aca:	d100      	bne.n	8005ace <memmove+0x2a>
 8005acc:	bd10      	pop	{r4, pc}
 8005ace:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ad2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ad6:	e7f7      	b.n	8005ac8 <memmove+0x24>

08005ad8 <_sbrk_r>:
 8005ad8:	b538      	push	{r3, r4, r5, lr}
 8005ada:	4d06      	ldr	r5, [pc, #24]	@ (8005af4 <_sbrk_r+0x1c>)
 8005adc:	2300      	movs	r3, #0
 8005ade:	4604      	mov	r4, r0
 8005ae0:	4608      	mov	r0, r1
 8005ae2:	602b      	str	r3, [r5, #0]
 8005ae4:	f7fb fbea 	bl	80012bc <_sbrk>
 8005ae8:	1c43      	adds	r3, r0, #1
 8005aea:	d102      	bne.n	8005af2 <_sbrk_r+0x1a>
 8005aec:	682b      	ldr	r3, [r5, #0]
 8005aee:	b103      	cbz	r3, 8005af2 <_sbrk_r+0x1a>
 8005af0:	6023      	str	r3, [r4, #0]
 8005af2:	bd38      	pop	{r3, r4, r5, pc}
 8005af4:	20000710 	.word	0x20000710

08005af8 <_realloc_r>:
 8005af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005afc:	4607      	mov	r7, r0
 8005afe:	4614      	mov	r4, r2
 8005b00:	460d      	mov	r5, r1
 8005b02:	b921      	cbnz	r1, 8005b0e <_realloc_r+0x16>
 8005b04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b08:	4611      	mov	r1, r2
 8005b0a:	f7ff bc5b 	b.w	80053c4 <_malloc_r>
 8005b0e:	b92a      	cbnz	r2, 8005b1c <_realloc_r+0x24>
 8005b10:	f7ff fbec 	bl	80052ec <_free_r>
 8005b14:	4625      	mov	r5, r4
 8005b16:	4628      	mov	r0, r5
 8005b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b1c:	f000 f81a 	bl	8005b54 <_malloc_usable_size_r>
 8005b20:	4284      	cmp	r4, r0
 8005b22:	4606      	mov	r6, r0
 8005b24:	d802      	bhi.n	8005b2c <_realloc_r+0x34>
 8005b26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005b2a:	d8f4      	bhi.n	8005b16 <_realloc_r+0x1e>
 8005b2c:	4621      	mov	r1, r4
 8005b2e:	4638      	mov	r0, r7
 8005b30:	f7ff fc48 	bl	80053c4 <_malloc_r>
 8005b34:	4680      	mov	r8, r0
 8005b36:	b908      	cbnz	r0, 8005b3c <_realloc_r+0x44>
 8005b38:	4645      	mov	r5, r8
 8005b3a:	e7ec      	b.n	8005b16 <_realloc_r+0x1e>
 8005b3c:	42b4      	cmp	r4, r6
 8005b3e:	4622      	mov	r2, r4
 8005b40:	4629      	mov	r1, r5
 8005b42:	bf28      	it	cs
 8005b44:	4632      	movcs	r2, r6
 8005b46:	f7ff fbc3 	bl	80052d0 <memcpy>
 8005b4a:	4629      	mov	r1, r5
 8005b4c:	4638      	mov	r0, r7
 8005b4e:	f7ff fbcd 	bl	80052ec <_free_r>
 8005b52:	e7f1      	b.n	8005b38 <_realloc_r+0x40>

08005b54 <_malloc_usable_size_r>:
 8005b54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b58:	1f18      	subs	r0, r3, #4
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	bfbc      	itt	lt
 8005b5e:	580b      	ldrlt	r3, [r1, r0]
 8005b60:	18c0      	addlt	r0, r0, r3
 8005b62:	4770      	bx	lr

08005b64 <_init>:
 8005b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b66:	bf00      	nop
 8005b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b6a:	bc08      	pop	{r3}
 8005b6c:	469e      	mov	lr, r3
 8005b6e:	4770      	bx	lr

08005b70 <_fini>:
 8005b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b72:	bf00      	nop
 8005b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b76:	bc08      	pop	{r3}
 8005b78:	469e      	mov	lr, r3
 8005b7a:	4770      	bx	lr
