{"Source Block": ["oh/gpio/dv/dut_gpio.v@39:49@HdlIdDef", "\n   /*AUTOINPUT*/ \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [AW-1:0]\tgpio_en;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_ilat;\t\t// From gpio of gpio.v\n   wire\t\t\tgpio_irq;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_out;\t\t// From gpio of gpio.v\n   wire [31:0]\t\treg_rdata;\t\t// From gpio of gpio.v\n   // End of automatics\n\n"], "Clone Blocks": [["oh/gpio/dv/dut_gpio.v@38:48", "   input [N-1:0]     wait_in;\n\n   /*AUTOINPUT*/ \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [AW-1:0]\tgpio_en;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_ilat;\t\t// From gpio of gpio.v\n   wire\t\t\tgpio_irq;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_out;\t\t// From gpio of gpio.v\n   wire [31:0]\t\treg_rdata;\t\t// From gpio of gpio.v\n   // End of automatics\n"], ["oh/gpio/dv/dut_gpio.v@40:50", "   /*AUTOINPUT*/ \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [AW-1:0]\tgpio_en;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_ilat;\t\t// From gpio of gpio.v\n   wire\t\t\tgpio_irq;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_out;\t\t// From gpio of gpio.v\n   wire [31:0]\t\treg_rdata;\t\t// From gpio of gpio.v\n   // End of automatics\n\n   wire [AW-1:0] \tgpio_in;\t\t// To gpio of gpio.v\n"], ["oh/gpio/dv/dut_gpio.v@42:52", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [AW-1:0]\tgpio_en;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_ilat;\t\t// From gpio of gpio.v\n   wire\t\t\tgpio_irq;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_out;\t\t// From gpio of gpio.v\n   wire [31:0]\t\treg_rdata;\t\t// From gpio of gpio.v\n   // End of automatics\n\n   wire [AW-1:0] \tgpio_in;\t\t// To gpio of gpio.v\n   reg [N-1:0] \t\taccess_out;\n\n"], ["oh/gpio/dv/dut_gpio.v@45:55", "   wire\t\t\tgpio_irq;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_out;\t\t// From gpio of gpio.v\n   wire [31:0]\t\treg_rdata;\t\t// From gpio of gpio.v\n   // End of automatics\n\n   wire [AW-1:0] \tgpio_in;\t\t// To gpio of gpio.v\n   reg [N-1:0] \t\taccess_out;\n\n   //######################################################################\n   //DUT\n   //######################################################################\n"], ["oh/gpio/dv/dut_gpio.v@41:51", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [AW-1:0]\tgpio_en;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_ilat;\t\t// From gpio of gpio.v\n   wire\t\t\tgpio_irq;\t\t// From gpio of gpio.v\n   wire [AW-1:0]\tgpio_out;\t\t// From gpio of gpio.v\n   wire [31:0]\t\treg_rdata;\t\t// From gpio of gpio.v\n   // End of automatics\n\n   wire [AW-1:0] \tgpio_in;\t\t// To gpio of gpio.v\n   reg [N-1:0] \t\taccess_out;\n"]], "Diff Content": {"Delete": [[44, "   wire [AW-1:0]\tgpio_ilat;\t\t// From gpio of gpio.v\n"]], "Add": [[44, "   wire [AW-1:0]\tgpio_data;\t\t// From gpio of gpio.v\n"]]}}