Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 19 15:51:23 2018
| Host         : 804-036 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file E4_1_TEST_timing_summary_routed.rpt -rpx E4_1_TEST_timing_summary_routed.rpx
| Design       : E4_1_TEST
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ABCD[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ABCD[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ABCD[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ABCD[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clr (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ld (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: D1/clk_N_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.697        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.697        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 D1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.710%)  route 2.986ns (78.291%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.091    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  D1/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.359    D1/counter_reg[7]
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  D1/counter[0]_i_10/O
                         net (fo=1, routed)           0.634     7.117    D1/counter[0]_i_10_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  D1/counter[0]_i_4/O
                         net (fo=2, routed)           0.721     7.963    D1/counter[0]_i_4_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  D1/counter[0]_i_1/O
                         net (fo=32, routed)          0.818     8.905    D1/clear
    SLICE_X86Y53         FDRE                                         r  D1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    D1/cp
    SLICE_X86Y53         FDRE                                         r  D1/counter_reg[0]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    14.601    D1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 D1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.710%)  route 2.986ns (78.291%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.091    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  D1/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.359    D1/counter_reg[7]
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  D1/counter[0]_i_10/O
                         net (fo=1, routed)           0.634     7.117    D1/counter[0]_i_10_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  D1/counter[0]_i_4/O
                         net (fo=2, routed)           0.721     7.963    D1/counter[0]_i_4_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  D1/counter[0]_i_1/O
                         net (fo=32, routed)          0.818     8.905    D1/clear
    SLICE_X86Y53         FDRE                                         r  D1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    D1/cp
    SLICE_X86Y53         FDRE                                         r  D1/counter_reg[1]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    14.601    D1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 D1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.710%)  route 2.986ns (78.291%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.091    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  D1/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.359    D1/counter_reg[7]
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  D1/counter[0]_i_10/O
                         net (fo=1, routed)           0.634     7.117    D1/counter[0]_i_10_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  D1/counter[0]_i_4/O
                         net (fo=2, routed)           0.721     7.963    D1/counter[0]_i_4_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  D1/counter[0]_i_1/O
                         net (fo=32, routed)          0.818     8.905    D1/clear
    SLICE_X86Y53         FDRE                                         r  D1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    D1/cp
    SLICE_X86Y53         FDRE                                         r  D1/counter_reg[2]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    14.601    D1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 D1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.710%)  route 2.986ns (78.291%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.091    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  D1/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.359    D1/counter_reg[7]
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  D1/counter[0]_i_10/O
                         net (fo=1, routed)           0.634     7.117    D1/counter[0]_i_10_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  D1/counter[0]_i_4/O
                         net (fo=2, routed)           0.721     7.963    D1/counter[0]_i_4_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  D1/counter[0]_i_1/O
                         net (fo=32, routed)          0.818     8.905    D1/clear
    SLICE_X86Y53         FDRE                                         r  D1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    D1/cp
    SLICE_X86Y53         FDRE                                         r  D1/counter_reg[3]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    14.601    D1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 D1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.247%)  route 2.894ns (77.753%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.091    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  D1/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.359    D1/counter_reg[7]
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  D1/counter[0]_i_10/O
                         net (fo=1, routed)           0.634     7.117    D1/counter[0]_i_10_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  D1/counter[0]_i_4/O
                         net (fo=2, routed)           0.721     7.963    D1/counter[0]_i_4_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  D1/counter[0]_i_1/O
                         net (fo=32, routed)          0.726     8.813    D1/clear
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[4]/C
                         clock pessimism              0.293    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X86Y54         FDRE (Setup_fdre_C_R)       -0.429    14.626    D1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 D1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.247%)  route 2.894ns (77.753%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.091    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  D1/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.359    D1/counter_reg[7]
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  D1/counter[0]_i_10/O
                         net (fo=1, routed)           0.634     7.117    D1/counter[0]_i_10_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  D1/counter[0]_i_4/O
                         net (fo=2, routed)           0.721     7.963    D1/counter[0]_i_4_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  D1/counter[0]_i_1/O
                         net (fo=32, routed)          0.726     8.813    D1/clear
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[5]/C
                         clock pessimism              0.293    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X86Y54         FDRE (Setup_fdre_C_R)       -0.429    14.626    D1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 D1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.247%)  route 2.894ns (77.753%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.091    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  D1/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.359    D1/counter_reg[7]
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  D1/counter[0]_i_10/O
                         net (fo=1, routed)           0.634     7.117    D1/counter[0]_i_10_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  D1/counter[0]_i_4/O
                         net (fo=2, routed)           0.721     7.963    D1/counter[0]_i_4_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  D1/counter[0]_i_1/O
                         net (fo=32, routed)          0.726     8.813    D1/clear
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[6]/C
                         clock pessimism              0.293    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X86Y54         FDRE (Setup_fdre_C_R)       -0.429    14.626    D1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 D1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.247%)  route 2.894ns (77.753%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.091    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  D1/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.359    D1/counter_reg[7]
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  D1/counter[0]_i_10/O
                         net (fo=1, routed)           0.634     7.117    D1/counter[0]_i_10_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  D1/counter[0]_i_4/O
                         net (fo=2, routed)           0.721     7.963    D1/counter[0]_i_4_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  D1/counter[0]_i_1/O
                         net (fo=32, routed)          0.726     8.813    D1/clear
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
                         clock pessimism              0.293    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X86Y54         FDRE (Setup_fdre_C_R)       -0.429    14.626    D1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 D1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.828ns (22.543%)  route 2.845ns (77.457%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.091    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  D1/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.359    D1/counter_reg[7]
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  D1/counter[0]_i_10/O
                         net (fo=1, routed)           0.634     7.117    D1/counter[0]_i_10_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  D1/counter[0]_i_4/O
                         net (fo=2, routed)           0.721     7.963    D1/counter[0]_i_4_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  D1/counter[0]_i_1/O
                         net (fo=32, routed)          0.677     8.764    D1/clear
    SLICE_X86Y55         FDRE                                         r  D1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    D1/cp
    SLICE_X86Y55         FDRE                                         r  D1/counter_reg[10]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.601    D1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 D1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.828ns (22.543%)  route 2.845ns (77.457%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.091    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  D1/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.359    D1/counter_reg[7]
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.483 r  D1/counter[0]_i_10/O
                         net (fo=1, routed)           0.634     7.117    D1/counter[0]_i_10_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  D1/counter[0]_i_4/O
                         net (fo=2, routed)           0.721     7.963    D1/counter[0]_i_4_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  D1/counter[0]_i_1/O
                         net (fo=32, routed)          0.677     8.764    D1/clear
    SLICE_X86Y55         FDRE                                         r  D1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  cp (IN)
                         net (fo=0)                   0.000    10.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  cp_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    D1/cp
    SLICE_X86Y55         FDRE                                         r  D1/counter_reg[11]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.601    D1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 D1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.438    D1/cp
    SLICE_X86Y60         FDRE                                         r  D1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  D1/counter_reg[30]/Q
                         net (fo=2, routed)           0.133     1.712    D1/counter_reg[30]
    SLICE_X86Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  D1/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    D1/counter_reg[28]_i_1_n_5
    SLICE_X86Y60         FDRE                                         r  D1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     1.946    D1/cp
    SLICE_X86Y60         FDRE                                         r  D1/counter_reg[30]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X86Y60         FDRE (Hold_fdre_C_D)         0.105     1.543    D1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 D1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.440    D1/cp
    SLICE_X86Y55         FDRE                                         r  D1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  D1/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.714    D1/counter_reg[10]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  D1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    D1/counter_reg[8]_i_1_n_5
    SLICE_X86Y55         FDRE                                         r  D1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     1.948    D1/cp
    SLICE_X86Y55         FDRE                                         r  D1/counter_reg[10]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105     1.545    D1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 D1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.439    D1/cp
    SLICE_X86Y58         FDRE                                         r  D1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  D1/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.713    D1/counter_reg[22]
    SLICE_X86Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  D1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    D1/counter_reg[20]_i_1_n_5
    SLICE_X86Y58         FDRE                                         r  D1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     1.947    D1/cp
    SLICE_X86Y58         FDRE                                         r  D1/counter_reg[22]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y58         FDRE (Hold_fdre_C_D)         0.105     1.544    D1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 D1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.439    D1/cp
    SLICE_X86Y57         FDRE                                         r  D1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  D1/counter_reg[18]/Q
                         net (fo=2, routed)           0.134     1.714    D1/counter_reg[18]
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  D1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    D1/counter_reg[16]_i_1_n_5
    SLICE_X86Y57         FDRE                                         r  D1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     1.947    D1/cp
    SLICE_X86Y57         FDRE                                         r  D1/counter_reg[18]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.105     1.544    D1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 D1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.439    D1/cp
    SLICE_X86Y59         FDRE                                         r  D1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  D1/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.714    D1/counter_reg[26]
    SLICE_X86Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  D1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    D1/counter_reg[24]_i_1_n_5
    SLICE_X86Y59         FDRE                                         r  D1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     1.947    D1/cp
    SLICE_X86Y59         FDRE                                         r  D1/counter_reg[26]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y59         FDRE (Hold_fdre_C_D)         0.105     1.544    D1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 D1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.440    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  D1/counter_reg[6]/Q
                         net (fo=2, routed)           0.134     1.715    D1/counter_reg[6]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  D1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    D1/counter_reg[4]_i_1_n_5
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     1.948    D1/cp
    SLICE_X86Y54         FDRE                                         r  D1/counter_reg[6]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105     1.545    D1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 D1/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.439    D1/cp
    SLICE_X87Y58         FDRE                                         r  D1/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  D1/clk_N_reg/Q
                         net (fo=10, routed)          0.193     1.773    D1/clk_N
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  D1/clk_N_i_1/O
                         net (fo=1, routed)           0.000     1.818    D1/clk_N_i_1_n_0
    SLICE_X87Y58         FDRE                                         r  D1/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     1.947    D1/cp
    SLICE_X87Y58         FDRE                                         r  D1/clk_N_reg/C
                         clock pessimism             -0.507     1.439    
    SLICE_X87Y58         FDRE (Hold_fdre_C_D)         0.091     1.530    D1/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 D1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.438    D1/cp
    SLICE_X86Y60         FDRE                                         r  D1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  D1/counter_reg[30]/Q
                         net (fo=2, routed)           0.133     1.712    D1/counter_reg[30]
    SLICE_X86Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.856 r  D1/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    D1/counter_reg[28]_i_1_n_4
    SLICE_X86Y60         FDRE                                         r  D1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     1.946    D1/cp
    SLICE_X86Y60         FDRE                                         r  D1/counter_reg[31]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X86Y60         FDRE (Hold_fdre_C_D)         0.105     1.543    D1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 D1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.440    D1/cp
    SLICE_X86Y55         FDRE                                         r  D1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  D1/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.714    D1/counter_reg[10]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.858 r  D1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    D1/counter_reg[8]_i_1_n_4
    SLICE_X86Y55         FDRE                                         r  D1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     1.948    D1/cp
    SLICE_X86Y55         FDRE                                         r  D1/counter_reg[11]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105     1.545    D1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 D1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.439    D1/cp
    SLICE_X86Y58         FDRE                                         r  D1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  D1/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.713    D1/counter_reg[22]
    SLICE_X86Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.857 r  D1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    D1/counter_reg[20]_i_1_n_4
    SLICE_X86Y58         FDRE                                         r  D1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  cp (IN)
                         net (fo=0)                   0.000     0.000    cp
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cp_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    cp_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  cp_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     1.947    D1/cp
    SLICE_X86Y58         FDRE                                         r  D1/counter_reg[23]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y58         FDRE (Hold_fdre_C_D)         0.105     1.544    D1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  cp_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y58    D1/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    D1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    D1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    D1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y56    D1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y56    D1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y56    D1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y56    D1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y57    D1/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y58    D1/clk_N_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    D1/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    D1/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    D1/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    D1/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y58    D1/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y58    D1/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y58    D1/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y58    D1/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y59    D1/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y58    D1/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    D1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    D1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    D1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    D1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    D1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    D1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y56    D1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y56    D1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y56    D1/counter_reg[13]/C



