Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:20:08	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1056	12	1	false	0	0		0	
2019-04-12 16:20:12	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2198	212	1	false	0	0		0	
2019-04-12 16:20:16	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	640	9	3	false	0	0		0	
2019-04-12 16:20:20	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1858	242	0	false	0	0		0	
2019-04-12 16:20:24	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	892	9	1	false	0	0		0	
2019-04-12 16:20:29	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2360	103	1	false	0	0		0	
2019-04-12 16:20:33	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3612	158	0	false	0	0		0	
2019-04-12 16:20:37	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1006	12	1	false	0	0		0	
2019-04-12 16:20:41	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3418	284	4	false	0	0		0	
2019-04-12 16:20:45	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3332	243	4	false	0	0		0	
2019-04-12 16:20:50	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2836	56	1	false	0	0		0	
2019-04-12 16:20:54	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2900	59	1	false	0	0		0	
2019-04-12 16:20:58	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3056	145	1	false	0	0		0	
2019-04-12 16:21:03	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2128	59	0	false	0	0		0	
2019-04-12 16:21:07	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3904	149	0	false	0	0		0	
2019-04-12 16:21:12	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1828	65	0	false	0	0		0	
2019-04-12 16:21:16	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3290	147	0	false	0	0		0	
2019-04-12 16:21:20	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2230	65	0	false	0	0		0	
2019-04-12 16:21:25	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	6622	133	1	false	0	0		0	
2019-04-12 16:21:29	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1526	10	0	false	0	0		0	
2019-04-12 16:21:33	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2316	105	0	false	0	0		0	
2019-04-12 16:21:40	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1056	12	1	false	0	0		0	
2019-04-12 16:21:45	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2198	212	1	false	0	0		0	
2019-04-12 16:21:49	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	640	9	3	false	0	0		0	
2019-04-12 16:21:54	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1858	242	0	false	0	0		0	
2019-04-12 16:21:59	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	892	9	1	false	0	0		0	
2019-04-12 16:22:03	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2360	103	1	false	0	0		0	
2019-04-12 16:22:08	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3612	158	0	false	0	0		0	
2019-04-12 16:22:12	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1006	12	1	false	0	0		0	
2019-04-12 16:22:17	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3418	284	4	false	0	0		0	
2019-04-12 16:22:22	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3332	243	4	false	0	0		0	
2019-04-12 16:22:27	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2836	56	1	false	0	0		0	
2019-04-12 16:22:32	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2900	59	1	false	0	0		0	
2019-04-12 16:22:37	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3056	145	1	false	0	0		0	
2019-04-12 16:22:41	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2128	59	0	false	0	0		0	
2019-04-12 16:22:46	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3904	149	0	false	0	0		0	
2019-04-12 16:22:51	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1828	65	0	false	0	0		0	
2019-04-12 16:22:56	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3290	147	0	false	0	0		0	
2019-04-12 16:23:01	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2230	65	0	false	0	0		0	
2019-04-12 16:23:06	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	6622	133	1	false	0	0		0	
2019-04-12 16:23:10	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1526	10	0	false	0	0		0	
2019-04-12 16:23:15	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2316	105	0	false	0	0		0	
2019-04-12 16:23:23	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1058	12	1	false	0	0		0	
2019-04-12 16:23:27	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2166	212	1	false	0	0		0	
2019-04-12 16:23:32	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	638	9	3	false	0	0		0	
2019-04-12 16:23:37	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1842	242	0	false	0	0		0	
2019-04-12 16:23:41	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	886	9	1	false	0	0		0	
2019-04-12 16:23:46	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2334	103	1	false	0	0		0	
2019-04-12 16:23:51	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3636	158	0	false	0	0		0	
2019-04-12 16:23:55	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1008	12	1	false	0	0		0	
2019-04-12 16:24:00	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3384	284	4	false	0	0		0	
2019-04-12 16:24:05	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3298	243	4	false	0	0		0	
2019-04-12 16:24:10	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2828	56	1	false	0	0		0	
2019-04-12 16:24:15	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2890	59	1	false	0	0		0	
2019-04-12 16:24:20	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3034	145	1	false	0	0		0	
2019-04-12 16:24:25	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2120	59	0	false	0	0		0	
2019-04-12 16:24:29	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3870	149	0	false	0	0		0	
2019-04-12 16:24:34	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1818	65	0	false	0	0		0	
2019-04-12 16:24:39	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3266	147	0	false	0	0		0	
2019-04-12 16:24:44	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2220	65	0	false	0	0		0	
2019-04-12 16:24:49	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	6650	133	1	false	0	0		0	
2019-04-12 16:24:54	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1524	10	0	false	0	0		0	
2019-04-12 16:24:58	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2290	105	0	false	0	0		0	
2019-04-12 16:25:04	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1058	12	1	false	0	0		0	
2019-04-12 16:25:07	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2160	206	1	false	0	0		0	
2019-04-12 16:25:11	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	638	9	3	false	0	0		0	
2019-04-12 16:25:14	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1836	236	0	false	0	0		0	
2019-04-12 16:25:17	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	886	9	1	false	0	0		0	
2019-04-12 16:25:20	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2328	97	1	false	0	0		0	
2019-04-12 16:25:23	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3630	152	0	false	0	0		0	
2019-04-12 16:25:26	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1008	12	1	false	0	0		0	
2019-04-12 16:25:29	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3378	278	4	false	0	0		0	
2019-04-12 16:25:33	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3292	237	4	false	0	0		0	
2019-04-12 16:25:36	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2824	52	1	false	0	0		0	
2019-04-12 16:25:39	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2886	55	1	false	0	0		0	
2019-04-12 16:25:42	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3028	139	1	false	0	0		0	
2019-04-12 16:25:46	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2120	59	0	false	0	0		0	
2019-04-12 16:25:49	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3864	143	0	false	0	0		0	
2019-04-12 16:25:52	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1818	65	0	false	0	0		0	
2019-04-12 16:25:55	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3260	141	0	false	0	0		0	
2019-04-12 16:25:59	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2220	65	0	false	0	0		0	
2019-04-12 16:26:02	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	6650	133	1	false	0	0		0	
2019-04-12 16:26:05	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1524	10	0	false	0	0		0	
2019-04-12 16:26:08	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2284	99	0	false	0	0		0	
2019-04-12 16:26:14	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	838	12	1	false	0	0		0	
2019-04-12 16:26:17	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2162	206	1	false	0	0		0	
2019-04-12 16:26:20	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	626	9	3	false	0	0		0	
2019-04-12 16:26:23	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1812	236	0	false	0	0		0	
2019-04-12 16:26:26	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	874	9	1	false	0	0		0	
2019-04-12 16:26:29	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2108	97	1	false	0	0		0	
2019-04-12 16:26:31	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3644	152	0	false	0	0		0	
2019-04-12 16:26:34	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	788	12	1	false	0	0		0	
2019-04-12 16:26:37	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3358	278	4	false	0	0		0	
2019-04-12 16:26:40	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3272	237	4	false	0	0		0	
2019-04-12 16:26:43	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2600	52	1	false	0	0		0	
2019-04-12 16:26:46	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2662	55	1	false	0	0		0	
2019-04-12 16:26:49	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2798	139	1	false	0	0		0	
2019-04-12 16:26:52	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1900	59	0	false	0	0		0	
2019-04-12 16:26:55	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3648	143	0	false	0	0		0	
2019-04-12 16:26:58	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1584	65	0	false	0	0		0	
2019-04-12 16:27:01	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3040	141	0	false	0	0		0	
2019-04-12 16:27:04	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2000	65	0	false	0	0		0	
2019-04-12 16:27:07	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	6496	133	1	false	0	0		0	
2019-04-12 16:27:10	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1292	10	0	false	0	0		0	
2019-04-12 16:27:13	44	44.67	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304834	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=92external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2068	99	0	false	0	0		0	
