#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x133f093d0 .scope module, "ram_tb" "ram_tb" 2 5;
 .timescale 0 0;
P_0x600002d98200 .param/l "CYCLE" 0 2 28, +C4<00000000000000000000000000001010>;
v0x600000a9c750_0 .var "clk", 0 0;
v0x600000a9c7e0_0 .var "exp_data", 7 0;
v0x600000a9c870_0 .var "rd_addr", 3 0;
v0x600000a9c900_0 .net "rd_data", 7 0, v0x600000a9c240_0;  1 drivers
v0x600000a9c990_0 .var "rd_enb", 0 0;
v0x600000a9ca20 .array "rm", 15 0, 7 0;
v0x600000a9cab0_0 .var "rst", 0 0;
v0x600000a9cb40_0 .var "wr_addr", 3 0;
v0x600000a9cbd0_0 .var "wr_data", 7 0;
v0x600000a9cc60_0 .var "wr_enb", 0 0;
S_0x133f09540 .scope module, "DUT" "ram" 2 20, 3 7 0, S_0x133f093d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_enb";
    .port_info 3 /INPUT 4 "wr_addr";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /INPUT 1 "rd_enb";
    .port_info 6 /INPUT 4 "rd_addr";
    .port_info 7 /OUTPUT 8 "rd_data";
v0x600000a9c000_0 .net "clk", 0 0, v0x600000a9c750_0;  1 drivers
v0x600000a9c090_0 .var "i", 4 0;
v0x600000a9c120 .array "ram", 15 0, 7 0;
v0x600000a9c1b0_0 .net "rd_addr", 3 0, v0x600000a9c870_0;  1 drivers
v0x600000a9c240_0 .var "rd_data", 7 0;
v0x600000a9c2d0_0 .net "rd_enb", 0 0, v0x600000a9c990_0;  1 drivers
v0x600000a9c360_0 .net "rst", 0 0, v0x600000a9cab0_0;  1 drivers
v0x600000a9c3f0_0 .net "wr_addr", 3 0, v0x600000a9cb40_0;  1 drivers
v0x600000a9c480_0 .net "wr_data", 7 0, v0x600000a9cbd0_0;  1 drivers
v0x600000a9c510_0 .net "wr_enb", 0 0, v0x600000a9cc60_0;  1 drivers
E_0x600002d9b9c0 .event posedge, v0x600000a9c000_0;
S_0x133f04ac0 .scope task, "read" "read" 2 58, 2 58 0, S_0x133f093d0;
 .timescale 0 0;
v0x600000a9c5a0_0 .var "read_addr", 3 0;
E_0x600002d9b980 .event negedge, v0x600000a9c000_0;
TD_ram_tb.read ;
    %wait E_0x600002d9b980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9c990_0, 0, 1;
    %load/vec4 v0x600000a9c5a0_0;
    %store/vec4 v0x600000a9c870_0, 0, 4;
    %end;
S_0x133f04c30 .scope task, "reset" "reset" 2 38, 2 38 0, S_0x133f093d0;
 .timescale 0 0;
TD_ram_tb.reset ;
    %wait E_0x600002d9b980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9cab0_0, 0, 1;
    %wait E_0x600002d9b980;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a9cab0_0, 0, 1;
    %end;
S_0x133f043d0 .scope task, "reset_check" "reset_check" 2 67, 2 67 0, S_0x133f093d0;
 .timescale 0 0;
TD_ram_tb.reset_check ;
    %wait E_0x600002d9b980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9cab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9cc60_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600000a9cb40_0, 0, 4;
    %pushi/vec4 23, 0, 8;
    %store/vec4 v0x600000a9cbd0_0, 0, 8;
    %wait E_0x600002d9b980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9c990_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600000a9c870_0, 0, 4;
    %wait E_0x600002d9b9c0;
    %load/vec4 v0x600000a9c900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 79 "$display", "RESET IS WORKING FINE !" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 81 "$display", "oops ! RESET IS NOT WORKING FINE !" {0 0 0};
T_2.1 ;
    %end;
S_0x133f04540 .scope task, "write" "write" 2 48, 2 48 0, S_0x133f093d0;
 .timescale 0 0;
v0x600000a9c630_0 .var "write_addr", 3 0;
v0x600000a9c6c0_0 .var "write_data", 7 0;
TD_ram_tb.write ;
    %wait E_0x600002d9b980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a9cc60_0, 0, 1;
    %load/vec4 v0x600000a9c630_0;
    %store/vec4 v0x600000a9cb40_0, 0, 4;
    %load/vec4 v0x600000a9c6c0_0;
    %store/vec4 v0x600000a9cbd0_0, 0, 8;
    %end;
    .scope S_0x133f09540;
T_4 ;
    %wait E_0x600002d9b9c0;
    %load/vec4 v0x600000a9c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000a9c240_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600000a9c090_0, 0, 5;
T_4.2 ;
    %load/vec4 v0x600000a9c090_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x600000a9c090_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a9c120, 0, 4;
    %load/vec4 v0x600000a9c090_0;
    %addi 1, 0, 5;
    %store/vec4 v0x600000a9c090_0, 0, 5;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000a9c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x600000a9c480_0;
    %load/vec4 v0x600000a9c3f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000a9c120, 0, 4;
T_4.4 ;
    %load/vec4 v0x600000a9c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x600000a9c1b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600000a9c120, 4;
    %assign/vec4 v0x600000a9c240_0, 0;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x133f093d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a9c750_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x600000a9c750_0;
    %inv;
    %store/vec4 v0x600000a9c750_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x133f093d0;
T_6 ;
T_6.0 ;
    %wait E_0x600002d9b9c0;
    %load/vec4 v0x600000a9c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.1, 8;
    %load/vec4 v0x600000a9c870_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600000a9ca20, 4;
    %store/vec4 v0x600000a9c7e0_0, 0, 8;
T_6.1 ;
    %load/vec4 v0x600000a9cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v0x600000a9cbd0_0;
    %load/vec4 v0x600000a9cb40_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x600000a9ca20, 4, 0;
T_6.3 ;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x133f093d0;
T_7 ;
    %wait E_0x600002d9b9c0;
    %load/vec4 v0x600000a9c900_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_7.2, 6;
    %load/vec4 v0x600000a9c900_0;
    %pushi/vec4 255, 255, 8;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x600000a9c900_0;
    %load/vec4 v0x600000a9c7e0_0;
    %cmp/e;
    %jmp/0xz  T_7.3, 6;
    %vpi_call 2 101 "$display", " SUCCESS ! RD_data = %d : %d = exp_data", v0x600000a9c900_0, v0x600000a9c7e0_0 {0 0 0};
    %jmp T_7.4;
T_7.3 ;
    %vpi_call 2 103 "$display", " DATA MISMATCH ! RD_data = %d : %d = exp_data", v0x600000a9c900_0, v0x600000a9c7e0_0 {0 0 0};
T_7.4 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x133f093d0;
T_8 ;
    %fork TD_ram_tb.reset_check, S_0x133f043d0;
    %join;
    %fork TD_ram_tb.reset, S_0x133f04c30;
    %join;
    %pushi/vec4 20, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 111 "$random" 32 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x600000a9c630_0, 0, 4;
    %vpi_func 2 111 "$random" 32 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x600000a9c6c0_0, 0, 8;
    %fork TD_ram_tb.write, S_0x133f04540;
    %join;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a9cc60_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 115 "$random" 32 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x600000a9c5a0_0, 0, 4;
    %fork TD_ram_tb.read, S_0x133f04ac0;
    %join;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a9c990_0, 0, 1;
    %fork t_1, S_0x133f093d0;
    %fork t_2, S_0x133f093d0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 20, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 121 "$random" 32 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x600000a9c630_0, 0, 4;
    %vpi_func 2 121 "$random" 32 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x600000a9c6c0_0, 0, 8;
    %fork TD_ram_tb.write, S_0x133f04540;
    %join;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %end;
t_2 ;
    %pushi/vec4 20, 0, 32;
T_8.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.7, 5;
    %jmp/1 T_8.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 125 "$random" 32 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x600000a9c5a0_0, 0, 4;
    %fork TD_ram_tb.read, S_0x133f04ac0;
    %join;
    %jmp T_8.6;
T_8.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x133f093d0;
t_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a9cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a9c990_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 131 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x133f093d0;
T_9 ;
    %vpi_call 2 135 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x133f093d0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "ram_16x8.v";
