#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* TP_ADC_DEC */
#define TP_ADC_DEC__COHER CYREG_DEC_COHER
#define TP_ADC_DEC__CR CYREG_DEC_CR
#define TP_ADC_DEC__DR1 CYREG_DEC_DR1
#define TP_ADC_DEC__DR2 CYREG_DEC_DR2
#define TP_ADC_DEC__DR2H CYREG_DEC_DR2H
#define TP_ADC_DEC__GCOR CYREG_DEC_GCOR
#define TP_ADC_DEC__GCORH CYREG_DEC_GCORH
#define TP_ADC_DEC__GVAL CYREG_DEC_GVAL
#define TP_ADC_DEC__OCOR CYREG_DEC_OCOR
#define TP_ADC_DEC__OCORH CYREG_DEC_OCORH
#define TP_ADC_DEC__OCORM CYREG_DEC_OCORM
#define TP_ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define TP_ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define TP_ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define TP_ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define TP_ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define TP_ADC_DEC__PM_ACT_MSK 0x01u
#define TP_ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define TP_ADC_DEC__PM_STBY_MSK 0x01u
#define TP_ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define TP_ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define TP_ADC_DEC__SR CYREG_DEC_SR
#define TP_ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define TP_ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define TP_ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define TP_ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define TP_ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define TP_ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define TP_ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define TP_ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* TP_ADC_DSM */
#define TP_ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define TP_ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define TP_ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define TP_ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define TP_ADC_DSM__CLK CYREG_DSM0_CLK
#define TP_ADC_DSM__CR0 CYREG_DSM0_CR0
#define TP_ADC_DSM__CR1 CYREG_DSM0_CR1
#define TP_ADC_DSM__CR10 CYREG_DSM0_CR10
#define TP_ADC_DSM__CR11 CYREG_DSM0_CR11
#define TP_ADC_DSM__CR12 CYREG_DSM0_CR12
#define TP_ADC_DSM__CR13 CYREG_DSM0_CR13
#define TP_ADC_DSM__CR14 CYREG_DSM0_CR14
#define TP_ADC_DSM__CR15 CYREG_DSM0_CR15
#define TP_ADC_DSM__CR16 CYREG_DSM0_CR16
#define TP_ADC_DSM__CR17 CYREG_DSM0_CR17
#define TP_ADC_DSM__CR2 CYREG_DSM0_CR2
#define TP_ADC_DSM__CR3 CYREG_DSM0_CR3
#define TP_ADC_DSM__CR4 CYREG_DSM0_CR4
#define TP_ADC_DSM__CR5 CYREG_DSM0_CR5
#define TP_ADC_DSM__CR6 CYREG_DSM0_CR6
#define TP_ADC_DSM__CR7 CYREG_DSM0_CR7
#define TP_ADC_DSM__CR8 CYREG_DSM0_CR8
#define TP_ADC_DSM__CR9 CYREG_DSM0_CR9
#define TP_ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define TP_ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define TP_ADC_DSM__MISC CYREG_DSM0_MISC
#define TP_ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define TP_ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define TP_ADC_DSM__REF0 CYREG_DSM0_REF0
#define TP_ADC_DSM__REF1 CYREG_DSM0_REF1
#define TP_ADC_DSM__REF2 CYREG_DSM0_REF2
#define TP_ADC_DSM__REF3 CYREG_DSM0_REF3
#define TP_ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define TP_ADC_DSM__SW0 CYREG_DSM0_SW0
#define TP_ADC_DSM__SW2 CYREG_DSM0_SW2
#define TP_ADC_DSM__SW3 CYREG_DSM0_SW3
#define TP_ADC_DSM__SW4 CYREG_DSM0_SW4
#define TP_ADC_DSM__SW6 CYREG_DSM0_SW6
#define TP_ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define TP_ADC_DSM__TST0 CYREG_DSM0_TST0
#define TP_ADC_DSM__TST1 CYREG_DSM0_TST1

/* TP_ADC_Ext_CP_Clk */
#define TP_ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define TP_ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define TP_ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define TP_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define TP_ADC_Ext_CP_Clk__INDEX 0x00u
#define TP_ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define TP_ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define TP_ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define TP_ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* TP_ADC_IRQ */
#define TP_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TP_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TP_ADC_IRQ__INTC_MASK 0x20000000u
#define TP_ADC_IRQ__INTC_NUMBER 29u
#define TP_ADC_IRQ__INTC_PRIOR_NUM 7u
#define TP_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define TP_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TP_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TP_ADC_theACLK */
#define TP_ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define TP_ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define TP_ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define TP_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define TP_ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define TP_ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define TP_ADC_theACLK__INDEX 0x00u
#define TP_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define TP_ADC_theACLK__PM_ACT_MSK 0x01u
#define TP_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define TP_ADC_theACLK__PM_STBY_MSK 0x01u

/* TP_isr */
#define TP_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TP_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TP_isr__INTC_MASK 0x20000u
#define TP_isr__INTC_NUMBER 17u
#define TP_isr__INTC_PRIOR_NUM 7u
#define TP_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define TP_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TP_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TP_ISR_clock */
#define TP_ISR_clock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define TP_ISR_clock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define TP_ISR_clock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define TP_ISR_clock__CFG2_SRC_SEL_MASK 0x07u
#define TP_ISR_clock__INDEX 0x06u
#define TP_ISR_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define TP_ISR_clock__PM_ACT_MSK 0x40u
#define TP_ISR_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define TP_ISR_clock__PM_STBY_MSK 0x40u

/* TP_ISR_Timer_TimerHW */
#define TP_ISR_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define TP_ISR_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define TP_ISR_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define TP_ISR_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define TP_ISR_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define TP_ISR_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define TP_ISR_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define TP_ISR_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define TP_ISR_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define TP_ISR_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define TP_ISR_Timer_TimerHW__PM_ACT_MSK 0x01u
#define TP_ISR_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define TP_ISR_Timer_TimerHW__PM_STBY_MSK 0x01u
#define TP_ISR_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define TP_ISR_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define TP_ISR_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* TP_xm */
#define TP_xm__0__MASK 0x20u
#define TP_xm__0__PC CYREG_PRT1_PC5
#define TP_xm__0__PORT 1u
#define TP_xm__0__SHIFT 5
#define TP_xm__AG CYREG_PRT1_AG
#define TP_xm__AMUX CYREG_PRT1_AMUX
#define TP_xm__BIE CYREG_PRT1_BIE
#define TP_xm__BIT_MASK CYREG_PRT1_BIT_MASK
#define TP_xm__BYP CYREG_PRT1_BYP
#define TP_xm__CTL CYREG_PRT1_CTL
#define TP_xm__DM0 CYREG_PRT1_DM0
#define TP_xm__DM1 CYREG_PRT1_DM1
#define TP_xm__DM2 CYREG_PRT1_DM2
#define TP_xm__DR CYREG_PRT1_DR
#define TP_xm__INP_DIS CYREG_PRT1_INP_DIS
#define TP_xm__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TP_xm__LCD_EN CYREG_PRT1_LCD_EN
#define TP_xm__MASK 0x20u
#define TP_xm__PORT 1u
#define TP_xm__PRT CYREG_PRT1_PRT
#define TP_xm__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TP_xm__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TP_xm__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TP_xm__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TP_xm__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TP_xm__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TP_xm__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TP_xm__PS CYREG_PRT1_PS
#define TP_xm__SHIFT 5
#define TP_xm__SLW CYREG_PRT1_SLW

/* TP_xp */
#define TP_xp__0__MASK 0x08u
#define TP_xp__0__PC CYREG_PRT5_PC3
#define TP_xp__0__PORT 5u
#define TP_xp__0__SHIFT 3
#define TP_xp__AG CYREG_PRT5_AG
#define TP_xp__AMUX CYREG_PRT5_AMUX
#define TP_xp__BIE CYREG_PRT5_BIE
#define TP_xp__BIT_MASK CYREG_PRT5_BIT_MASK
#define TP_xp__BYP CYREG_PRT5_BYP
#define TP_xp__CTL CYREG_PRT5_CTL
#define TP_xp__DM0 CYREG_PRT5_DM0
#define TP_xp__DM1 CYREG_PRT5_DM1
#define TP_xp__DM2 CYREG_PRT5_DM2
#define TP_xp__DR CYREG_PRT5_DR
#define TP_xp__INP_DIS CYREG_PRT5_INP_DIS
#define TP_xp__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TP_xp__LCD_EN CYREG_PRT5_LCD_EN
#define TP_xp__MASK 0x08u
#define TP_xp__PORT 5u
#define TP_xp__PRT CYREG_PRT5_PRT
#define TP_xp__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TP_xp__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TP_xp__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TP_xp__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TP_xp__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TP_xp__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TP_xp__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TP_xp__PS CYREG_PRT5_PS
#define TP_xp__SHIFT 3
#define TP_xp__SLW CYREG_PRT5_SLW

/* TP_ym */
#define TP_ym__0__MASK 0x40u
#define TP_ym__0__PC CYREG_PRT1_PC6
#define TP_ym__0__PORT 1u
#define TP_ym__0__SHIFT 6
#define TP_ym__AG CYREG_PRT1_AG
#define TP_ym__AMUX CYREG_PRT1_AMUX
#define TP_ym__BIE CYREG_PRT1_BIE
#define TP_ym__BIT_MASK CYREG_PRT1_BIT_MASK
#define TP_ym__BYP CYREG_PRT1_BYP
#define TP_ym__CTL CYREG_PRT1_CTL
#define TP_ym__DM0 CYREG_PRT1_DM0
#define TP_ym__DM1 CYREG_PRT1_DM1
#define TP_ym__DM2 CYREG_PRT1_DM2
#define TP_ym__DR CYREG_PRT1_DR
#define TP_ym__INP_DIS CYREG_PRT1_INP_DIS
#define TP_ym__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TP_ym__LCD_EN CYREG_PRT1_LCD_EN
#define TP_ym__MASK 0x40u
#define TP_ym__PORT 1u
#define TP_ym__PRT CYREG_PRT1_PRT
#define TP_ym__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TP_ym__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TP_ym__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TP_ym__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TP_ym__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TP_ym__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TP_ym__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TP_ym__PS CYREG_PRT1_PS
#define TP_ym__SHIFT 6
#define TP_ym__SLW CYREG_PRT1_SLW

/* TP_yp */
#define TP_yp__0__MASK 0x04u
#define TP_yp__0__PC CYREG_PRT1_PC2
#define TP_yp__0__PORT 1u
#define TP_yp__0__SHIFT 2
#define TP_yp__AG CYREG_PRT1_AG
#define TP_yp__AMUX CYREG_PRT1_AMUX
#define TP_yp__BIE CYREG_PRT1_BIE
#define TP_yp__BIT_MASK CYREG_PRT1_BIT_MASK
#define TP_yp__BYP CYREG_PRT1_BYP
#define TP_yp__CTL CYREG_PRT1_CTL
#define TP_yp__DM0 CYREG_PRT1_DM0
#define TP_yp__DM1 CYREG_PRT1_DM1
#define TP_yp__DM2 CYREG_PRT1_DM2
#define TP_yp__DR CYREG_PRT1_DR
#define TP_yp__INP_DIS CYREG_PRT1_INP_DIS
#define TP_yp__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TP_yp__LCD_EN CYREG_PRT1_LCD_EN
#define TP_yp__MASK 0x04u
#define TP_yp__PORT 1u
#define TP_yp__PRT CYREG_PRT1_PRT
#define TP_yp__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TP_yp__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TP_yp__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TP_yp__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TP_yp__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TP_yp__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TP_yp__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TP_yp__PS CYREG_PRT1_PS
#define TP_yp__SHIFT 2
#define TP_yp__SLW CYREG_PRT1_SLW

/* SPI_BSPIM */
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define SPI_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_BSPIM_RxStsReg__4__POS 4
#define SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_BSPIM_RxStsReg__5__POS 5
#define SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_BSPIM_RxStsReg__6__POS 6
#define SPI_BSPIM_RxStsReg__MASK 0x70u
#define SPI_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB05_MSK
#define SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB05_ST
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB06_A0
#define SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB06_A1
#define SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB06_D0
#define SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB06_D1
#define SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB06_F0
#define SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB06_F1
#define SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_BSPIM_TxStsReg__0__POS 0
#define SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_BSPIM_TxStsReg__1__POS 1
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_BSPIM_TxStsReg__2__POS 2
#define SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_BSPIM_TxStsReg__3__POS 3
#define SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_BSPIM_TxStsReg__4__POS 4
#define SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB07_MSK
#define SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB07_ST

/* SPI_CLK */
#define SPI_CLK__0__MASK 0x20u
#define SPI_CLK__0__PC CYREG_PRT2_PC5
#define SPI_CLK__0__PORT 2u
#define SPI_CLK__0__SHIFT 5
#define SPI_CLK__AG CYREG_PRT2_AG
#define SPI_CLK__AMUX CYREG_PRT2_AMUX
#define SPI_CLK__BIE CYREG_PRT2_BIE
#define SPI_CLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI_CLK__BYP CYREG_PRT2_BYP
#define SPI_CLK__CTL CYREG_PRT2_CTL
#define SPI_CLK__DM0 CYREG_PRT2_DM0
#define SPI_CLK__DM1 CYREG_PRT2_DM1
#define SPI_CLK__DM2 CYREG_PRT2_DM2
#define SPI_CLK__DR CYREG_PRT2_DR
#define SPI_CLK__INP_DIS CYREG_PRT2_INP_DIS
#define SPI_CLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI_CLK__LCD_EN CYREG_PRT2_LCD_EN
#define SPI_CLK__MASK 0x20u
#define SPI_CLK__PORT 2u
#define SPI_CLK__PRT CYREG_PRT2_PRT
#define SPI_CLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI_CLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI_CLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI_CLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI_CLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI_CLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI_CLK__PS CYREG_PRT2_PS
#define SPI_CLK__SHIFT 5
#define SPI_CLK__SLW CYREG_PRT2_SLW

/* SPI_MISO */
#define SPI_MISO__0__MASK 0x40u
#define SPI_MISO__0__PC CYREG_PRT2_PC6
#define SPI_MISO__0__PORT 2u
#define SPI_MISO__0__SHIFT 6
#define SPI_MISO__AG CYREG_PRT2_AG
#define SPI_MISO__AMUX CYREG_PRT2_AMUX
#define SPI_MISO__BIE CYREG_PRT2_BIE
#define SPI_MISO__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI_MISO__BYP CYREG_PRT2_BYP
#define SPI_MISO__CTL CYREG_PRT2_CTL
#define SPI_MISO__DM0 CYREG_PRT2_DM0
#define SPI_MISO__DM1 CYREG_PRT2_DM1
#define SPI_MISO__DM2 CYREG_PRT2_DM2
#define SPI_MISO__DR CYREG_PRT2_DR
#define SPI_MISO__INP_DIS CYREG_PRT2_INP_DIS
#define SPI_MISO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI_MISO__LCD_EN CYREG_PRT2_LCD_EN
#define SPI_MISO__MASK 0x40u
#define SPI_MISO__PORT 2u
#define SPI_MISO__PRT CYREG_PRT2_PRT
#define SPI_MISO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI_MISO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI_MISO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI_MISO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI_MISO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI_MISO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI_MISO__PS CYREG_PRT2_PS
#define SPI_MISO__SHIFT 6
#define SPI_MISO__SLW CYREG_PRT2_SLW

/* SPI_MOSI */
#define SPI_MOSI__0__MASK 0x80u
#define SPI_MOSI__0__PC CYREG_PRT2_PC7
#define SPI_MOSI__0__PORT 2u
#define SPI_MOSI__0__SHIFT 7
#define SPI_MOSI__AG CYREG_PRT2_AG
#define SPI_MOSI__AMUX CYREG_PRT2_AMUX
#define SPI_MOSI__BIE CYREG_PRT2_BIE
#define SPI_MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI_MOSI__BYP CYREG_PRT2_BYP
#define SPI_MOSI__CTL CYREG_PRT2_CTL
#define SPI_MOSI__DM0 CYREG_PRT2_DM0
#define SPI_MOSI__DM1 CYREG_PRT2_DM1
#define SPI_MOSI__DM2 CYREG_PRT2_DM2
#define SPI_MOSI__DR CYREG_PRT2_DR
#define SPI_MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define SPI_MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI_MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define SPI_MOSI__MASK 0x80u
#define SPI_MOSI__PORT 2u
#define SPI_MOSI__PRT CYREG_PRT2_PRT
#define SPI_MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI_MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI_MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI_MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI_MOSI__PS CYREG_PRT2_PS
#define SPI_MOSI__SHIFT 7
#define SPI_MOSI__SLW CYREG_PRT2_SLW

/* SPI_REQ */
#define SPI_REQ__0__MASK 0x10u
#define SPI_REQ__0__PC CYREG_PRT4_PC4
#define SPI_REQ__0__PORT 4u
#define SPI_REQ__0__SHIFT 4
#define SPI_REQ__AG CYREG_PRT4_AG
#define SPI_REQ__AMUX CYREG_PRT4_AMUX
#define SPI_REQ__BIE CYREG_PRT4_BIE
#define SPI_REQ__BIT_MASK CYREG_PRT4_BIT_MASK
#define SPI_REQ__BYP CYREG_PRT4_BYP
#define SPI_REQ__CTL CYREG_PRT4_CTL
#define SPI_REQ__DM0 CYREG_PRT4_DM0
#define SPI_REQ__DM1 CYREG_PRT4_DM1
#define SPI_REQ__DM2 CYREG_PRT4_DM2
#define SPI_REQ__DR CYREG_PRT4_DR
#define SPI_REQ__INP_DIS CYREG_PRT4_INP_DIS
#define SPI_REQ__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SPI_REQ__LCD_EN CYREG_PRT4_LCD_EN
#define SPI_REQ__MASK 0x10u
#define SPI_REQ__PORT 4u
#define SPI_REQ__PRT CYREG_PRT4_PRT
#define SPI_REQ__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SPI_REQ__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SPI_REQ__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SPI_REQ__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SPI_REQ__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SPI_REQ__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SPI_REQ__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SPI_REQ__PS CYREG_PRT4_PS
#define SPI_REQ__SHIFT 4
#define SPI_REQ__SLW CYREG_PRT4_SLW

/* SPI_SS */
#define SPI_SS__0__MASK 0x04u
#define SPI_SS__0__PC CYREG_PRT4_PC2
#define SPI_SS__0__PORT 4u
#define SPI_SS__0__SHIFT 2
#define SPI_SS__AG CYREG_PRT4_AG
#define SPI_SS__AMUX CYREG_PRT4_AMUX
#define SPI_SS__BIE CYREG_PRT4_BIE
#define SPI_SS__BIT_MASK CYREG_PRT4_BIT_MASK
#define SPI_SS__BYP CYREG_PRT4_BYP
#define SPI_SS__CTL CYREG_PRT4_CTL
#define SPI_SS__DM0 CYREG_PRT4_DM0
#define SPI_SS__DM1 CYREG_PRT4_DM1
#define SPI_SS__DM2 CYREG_PRT4_DM2
#define SPI_SS__DR CYREG_PRT4_DR
#define SPI_SS__INP_DIS CYREG_PRT4_INP_DIS
#define SPI_SS__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SPI_SS__LCD_EN CYREG_PRT4_LCD_EN
#define SPI_SS__MASK 0x04u
#define SPI_SS__PORT 4u
#define SPI_SS__PRT CYREG_PRT4_PRT
#define SPI_SS__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SPI_SS__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SPI_SS__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SPI_SS__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SPI_SS__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SPI_SS__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SPI_SS__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SPI_SS__PS CYREG_PRT4_PS
#define SPI_SS__SHIFT 2
#define SPI_SS__SLW CYREG_PRT4_SLW

/* TFT_BLED */
#define TFT_BLED__0__MASK 0x10u
#define TFT_BLED__0__PC CYREG_PRT2_PC4
#define TFT_BLED__0__PORT 2u
#define TFT_BLED__0__SHIFT 4
#define TFT_BLED__AG CYREG_PRT2_AG
#define TFT_BLED__AMUX CYREG_PRT2_AMUX
#define TFT_BLED__BIE CYREG_PRT2_BIE
#define TFT_BLED__BIT_MASK CYREG_PRT2_BIT_MASK
#define TFT_BLED__BYP CYREG_PRT2_BYP
#define TFT_BLED__CTL CYREG_PRT2_CTL
#define TFT_BLED__DM0 CYREG_PRT2_DM0
#define TFT_BLED__DM1 CYREG_PRT2_DM1
#define TFT_BLED__DM2 CYREG_PRT2_DM2
#define TFT_BLED__DR CYREG_PRT2_DR
#define TFT_BLED__INP_DIS CYREG_PRT2_INP_DIS
#define TFT_BLED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TFT_BLED__LCD_EN CYREG_PRT2_LCD_EN
#define TFT_BLED__MASK 0x10u
#define TFT_BLED__PORT 2u
#define TFT_BLED__PRT CYREG_PRT2_PRT
#define TFT_BLED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TFT_BLED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TFT_BLED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TFT_BLED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TFT_BLED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TFT_BLED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TFT_BLED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TFT_BLED__PS CYREG_PRT2_PS
#define TFT_BLED__SHIFT 4
#define TFT_BLED__SLW CYREG_PRT2_SLW

/* TFT_clock */
#define TFT_clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define TFT_clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define TFT_clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define TFT_clock__CFG2_SRC_SEL_MASK 0x07u
#define TFT_clock__INDEX 0x02u
#define TFT_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define TFT_clock__PM_ACT_MSK 0x04u
#define TFT_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define TFT_clock__PM_STBY_MSK 0x04u

/* TFT_d */
#define TFT_d__0__AG CYREG_PRT2_AG
#define TFT_d__0__AMUX CYREG_PRT2_AMUX
#define TFT_d__0__BIE CYREG_PRT2_BIE
#define TFT_d__0__BIT_MASK CYREG_PRT2_BIT_MASK
#define TFT_d__0__BYP CYREG_PRT2_BYP
#define TFT_d__0__CTL CYREG_PRT2_CTL
#define TFT_d__0__DM0 CYREG_PRT2_DM0
#define TFT_d__0__DM1 CYREG_PRT2_DM1
#define TFT_d__0__DM2 CYREG_PRT2_DM2
#define TFT_d__0__DR CYREG_PRT2_DR
#define TFT_d__0__INP_DIS CYREG_PRT2_INP_DIS
#define TFT_d__0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TFT_d__0__LCD_EN CYREG_PRT2_LCD_EN
#define TFT_d__0__MASK 0x04u
#define TFT_d__0__PC CYREG_PRT2_PC2
#define TFT_d__0__PORT 2u
#define TFT_d__0__PRT CYREG_PRT2_PRT
#define TFT_d__0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TFT_d__0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TFT_d__0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TFT_d__0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TFT_d__0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TFT_d__0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TFT_d__0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TFT_d__0__PS CYREG_PRT2_PS
#define TFT_d__0__SHIFT 2
#define TFT_d__0__SLW CYREG_PRT2_SLW
#define TFT_d__1__AG CYREG_PRT2_AG
#define TFT_d__1__AMUX CYREG_PRT2_AMUX
#define TFT_d__1__BIE CYREG_PRT2_BIE
#define TFT_d__1__BIT_MASK CYREG_PRT2_BIT_MASK
#define TFT_d__1__BYP CYREG_PRT2_BYP
#define TFT_d__1__CTL CYREG_PRT2_CTL
#define TFT_d__1__DM0 CYREG_PRT2_DM0
#define TFT_d__1__DM1 CYREG_PRT2_DM1
#define TFT_d__1__DM2 CYREG_PRT2_DM2
#define TFT_d__1__DR CYREG_PRT2_DR
#define TFT_d__1__INP_DIS CYREG_PRT2_INP_DIS
#define TFT_d__1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TFT_d__1__LCD_EN CYREG_PRT2_LCD_EN
#define TFT_d__1__MASK 0x02u
#define TFT_d__1__PC CYREG_PRT2_PC1
#define TFT_d__1__PORT 2u
#define TFT_d__1__PRT CYREG_PRT2_PRT
#define TFT_d__1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TFT_d__1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TFT_d__1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TFT_d__1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TFT_d__1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TFT_d__1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TFT_d__1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TFT_d__1__PS CYREG_PRT2_PS
#define TFT_d__1__SHIFT 1
#define TFT_d__1__SLW CYREG_PRT2_SLW
#define TFT_d__2__AG CYREG_PRT2_AG
#define TFT_d__2__AMUX CYREG_PRT2_AMUX
#define TFT_d__2__BIE CYREG_PRT2_BIE
#define TFT_d__2__BIT_MASK CYREG_PRT2_BIT_MASK
#define TFT_d__2__BYP CYREG_PRT2_BYP
#define TFT_d__2__CTL CYREG_PRT2_CTL
#define TFT_d__2__DM0 CYREG_PRT2_DM0
#define TFT_d__2__DM1 CYREG_PRT2_DM1
#define TFT_d__2__DM2 CYREG_PRT2_DM2
#define TFT_d__2__DR CYREG_PRT2_DR
#define TFT_d__2__INP_DIS CYREG_PRT2_INP_DIS
#define TFT_d__2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TFT_d__2__LCD_EN CYREG_PRT2_LCD_EN
#define TFT_d__2__MASK 0x01u
#define TFT_d__2__PC CYREG_PRT2_PC0
#define TFT_d__2__PORT 2u
#define TFT_d__2__PRT CYREG_PRT2_PRT
#define TFT_d__2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TFT_d__2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TFT_d__2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TFT_d__2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TFT_d__2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TFT_d__2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TFT_d__2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TFT_d__2__PS CYREG_PRT2_PS
#define TFT_d__2__SHIFT 0
#define TFT_d__2__SLW CYREG_PRT2_SLW
#define TFT_d__3__AG CYREG_PRT15_AG
#define TFT_d__3__AMUX CYREG_PRT15_AMUX
#define TFT_d__3__BIE CYREG_PRT15_BIE
#define TFT_d__3__BIT_MASK CYREG_PRT15_BIT_MASK
#define TFT_d__3__BYP CYREG_PRT15_BYP
#define TFT_d__3__CTL CYREG_PRT15_CTL
#define TFT_d__3__DM0 CYREG_PRT15_DM0
#define TFT_d__3__DM1 CYREG_PRT15_DM1
#define TFT_d__3__DM2 CYREG_PRT15_DM2
#define TFT_d__3__DR CYREG_PRT15_DR
#define TFT_d__3__INP_DIS CYREG_PRT15_INP_DIS
#define TFT_d__3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define TFT_d__3__LCD_EN CYREG_PRT15_LCD_EN
#define TFT_d__3__MASK 0x20u
#define TFT_d__3__PC CYREG_IO_PC_PRT15_PC5
#define TFT_d__3__PORT 15u
#define TFT_d__3__PRT CYREG_PRT15_PRT
#define TFT_d__3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define TFT_d__3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define TFT_d__3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define TFT_d__3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define TFT_d__3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define TFT_d__3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define TFT_d__3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define TFT_d__3__PS CYREG_PRT15_PS
#define TFT_d__3__SHIFT 5
#define TFT_d__3__SLW CYREG_PRT15_SLW
#define TFT_d__4__AG CYREG_PRT6_AG
#define TFT_d__4__AMUX CYREG_PRT6_AMUX
#define TFT_d__4__BIE CYREG_PRT6_BIE
#define TFT_d__4__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_d__4__BYP CYREG_PRT6_BYP
#define TFT_d__4__CTL CYREG_PRT6_CTL
#define TFT_d__4__DM0 CYREG_PRT6_DM0
#define TFT_d__4__DM1 CYREG_PRT6_DM1
#define TFT_d__4__DM2 CYREG_PRT6_DM2
#define TFT_d__4__DR CYREG_PRT6_DR
#define TFT_d__4__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_d__4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_d__4__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_d__4__MASK 0x08u
#define TFT_d__4__PC CYREG_PRT6_PC3
#define TFT_d__4__PORT 6u
#define TFT_d__4__PRT CYREG_PRT6_PRT
#define TFT_d__4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_d__4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_d__4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_d__4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_d__4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_d__4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_d__4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_d__4__PS CYREG_PRT6_PS
#define TFT_d__4__SHIFT 3
#define TFT_d__4__SLW CYREG_PRT6_SLW
#define TFT_d__5__AG CYREG_PRT6_AG
#define TFT_d__5__AMUX CYREG_PRT6_AMUX
#define TFT_d__5__BIE CYREG_PRT6_BIE
#define TFT_d__5__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_d__5__BYP CYREG_PRT6_BYP
#define TFT_d__5__CTL CYREG_PRT6_CTL
#define TFT_d__5__DM0 CYREG_PRT6_DM0
#define TFT_d__5__DM1 CYREG_PRT6_DM1
#define TFT_d__5__DM2 CYREG_PRT6_DM2
#define TFT_d__5__DR CYREG_PRT6_DR
#define TFT_d__5__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_d__5__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_d__5__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_d__5__MASK 0x04u
#define TFT_d__5__PC CYREG_PRT6_PC2
#define TFT_d__5__PORT 6u
#define TFT_d__5__PRT CYREG_PRT6_PRT
#define TFT_d__5__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_d__5__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_d__5__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_d__5__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_d__5__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_d__5__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_d__5__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_d__5__PS CYREG_PRT6_PS
#define TFT_d__5__SHIFT 2
#define TFT_d__5__SLW CYREG_PRT6_SLW
#define TFT_d__6__AG CYREG_PRT6_AG
#define TFT_d__6__AMUX CYREG_PRT6_AMUX
#define TFT_d__6__BIE CYREG_PRT6_BIE
#define TFT_d__6__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_d__6__BYP CYREG_PRT6_BYP
#define TFT_d__6__CTL CYREG_PRT6_CTL
#define TFT_d__6__DM0 CYREG_PRT6_DM0
#define TFT_d__6__DM1 CYREG_PRT6_DM1
#define TFT_d__6__DM2 CYREG_PRT6_DM2
#define TFT_d__6__DR CYREG_PRT6_DR
#define TFT_d__6__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_d__6__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_d__6__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_d__6__MASK 0x02u
#define TFT_d__6__PC CYREG_PRT6_PC1
#define TFT_d__6__PORT 6u
#define TFT_d__6__PRT CYREG_PRT6_PRT
#define TFT_d__6__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_d__6__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_d__6__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_d__6__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_d__6__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_d__6__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_d__6__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_d__6__PS CYREG_PRT6_PS
#define TFT_d__6__SHIFT 1
#define TFT_d__6__SLW CYREG_PRT6_SLW
#define TFT_d__7__AG CYREG_PRT6_AG
#define TFT_d__7__AMUX CYREG_PRT6_AMUX
#define TFT_d__7__BIE CYREG_PRT6_BIE
#define TFT_d__7__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_d__7__BYP CYREG_PRT6_BYP
#define TFT_d__7__CTL CYREG_PRT6_CTL
#define TFT_d__7__DM0 CYREG_PRT6_DM0
#define TFT_d__7__DM1 CYREG_PRT6_DM1
#define TFT_d__7__DM2 CYREG_PRT6_DM2
#define TFT_d__7__DR CYREG_PRT6_DR
#define TFT_d__7__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_d__7__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_d__7__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_d__7__MASK 0x01u
#define TFT_d__7__PC CYREG_PRT6_PC0
#define TFT_d__7__PORT 6u
#define TFT_d__7__PRT CYREG_PRT6_PRT
#define TFT_d__7__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_d__7__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_d__7__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_d__7__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_d__7__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_d__7__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_d__7__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_d__7__PS CYREG_PRT6_PS
#define TFT_d__7__SHIFT 0
#define TFT_d__7__SLW CYREG_PRT6_SLW

/* TFT_d_c */
#define TFT_d_c__0__MASK 0x02u
#define TFT_d_c__0__PC CYREG_PRT5_PC1
#define TFT_d_c__0__PORT 5u
#define TFT_d_c__0__SHIFT 1
#define TFT_d_c__AG CYREG_PRT5_AG
#define TFT_d_c__AMUX CYREG_PRT5_AMUX
#define TFT_d_c__BIE CYREG_PRT5_BIE
#define TFT_d_c__BIT_MASK CYREG_PRT5_BIT_MASK
#define TFT_d_c__BYP CYREG_PRT5_BYP
#define TFT_d_c__CTL CYREG_PRT5_CTL
#define TFT_d_c__DM0 CYREG_PRT5_DM0
#define TFT_d_c__DM1 CYREG_PRT5_DM1
#define TFT_d_c__DM2 CYREG_PRT5_DM2
#define TFT_d_c__DR CYREG_PRT5_DR
#define TFT_d_c__INP_DIS CYREG_PRT5_INP_DIS
#define TFT_d_c__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TFT_d_c__LCD_EN CYREG_PRT5_LCD_EN
#define TFT_d_c__MASK 0x02u
#define TFT_d_c__PORT 5u
#define TFT_d_c__PRT CYREG_PRT5_PRT
#define TFT_d_c__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TFT_d_c__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TFT_d_c__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TFT_d_c__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TFT_d_c__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TFT_d_c__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TFT_d_c__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TFT_d_c__PS CYREG_PRT5_PS
#define TFT_d_c__SHIFT 1
#define TFT_d_c__SLW CYREG_PRT5_SLW
#define TFT_GraphLcd8_Lsb__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define TFT_GraphLcd8_Lsb__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define TFT_GraphLcd8_Lsb__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define TFT_GraphLcd8_Lsb__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define TFT_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define TFT_GraphLcd8_Lsb__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define TFT_GraphLcd8_Lsb__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define TFT_GraphLcd8_Lsb__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define TFT_GraphLcd8_Lsb__A0_REG CYREG_B0_UDB04_A0
#define TFT_GraphLcd8_Lsb__A1_REG CYREG_B0_UDB04_A1
#define TFT_GraphLcd8_Lsb__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define TFT_GraphLcd8_Lsb__D0_REG CYREG_B0_UDB04_D0
#define TFT_GraphLcd8_Lsb__D1_REG CYREG_B0_UDB04_D1
#define TFT_GraphLcd8_Lsb__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define TFT_GraphLcd8_Lsb__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define TFT_GraphLcd8_Lsb__F0_REG CYREG_B0_UDB04_F0
#define TFT_GraphLcd8_Lsb__F1_REG CYREG_B0_UDB04_F1
#define TFT_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define TFT_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define TFT_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define TFT_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define TFT_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define TFT_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define TFT_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define TFT_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define TFT_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define TFT_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define TFT_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define TFT_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define TFT_GraphLcd8_Lsb_PO__CONTROL_REG CYREG_B0_UDB04_CTL
#define TFT_GraphLcd8_Lsb_PO__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define TFT_GraphLcd8_Lsb_PO__COUNT_REG CYREG_B0_UDB04_CTL
#define TFT_GraphLcd8_Lsb_PO__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define TFT_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define TFT_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define TFT_GraphLcd8_Lsb_PO__PERIOD_REG CYREG_B0_UDB04_MSK
#define TFT_LsbReg__0__MASK 0x01u
#define TFT_LsbReg__0__POS 0
#define TFT_LsbReg__1__MASK 0x02u
#define TFT_LsbReg__1__POS 1
#define TFT_LsbReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define TFT_LsbReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define TFT_LsbReg__2__MASK 0x04u
#define TFT_LsbReg__2__POS 2
#define TFT_LsbReg__3__MASK 0x08u
#define TFT_LsbReg__3__POS 3
#define TFT_LsbReg__4__MASK 0x10u
#define TFT_LsbReg__4__POS 4
#define TFT_LsbReg__5__MASK 0x20u
#define TFT_LsbReg__5__POS 5
#define TFT_LsbReg__6__MASK 0x40u
#define TFT_LsbReg__6__POS 6
#define TFT_LsbReg__7__MASK 0x80u
#define TFT_LsbReg__7__POS 7
#define TFT_LsbReg__MASK 0xFFu
#define TFT_LsbReg__MASK_REG CYREG_B0_UDB03_MSK
#define TFT_LsbReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define TFT_LsbReg__STATUS_REG CYREG_B0_UDB03_ST

/* TFT_ncs */
#define TFT_ncs__0__MASK 0x04u
#define TFT_ncs__0__PC CYREG_PRT5_PC2
#define TFT_ncs__0__PORT 5u
#define TFT_ncs__0__SHIFT 2
#define TFT_ncs__AG CYREG_PRT5_AG
#define TFT_ncs__AMUX CYREG_PRT5_AMUX
#define TFT_ncs__BIE CYREG_PRT5_BIE
#define TFT_ncs__BIT_MASK CYREG_PRT5_BIT_MASK
#define TFT_ncs__BYP CYREG_PRT5_BYP
#define TFT_ncs__CTL CYREG_PRT5_CTL
#define TFT_ncs__DM0 CYREG_PRT5_DM0
#define TFT_ncs__DM1 CYREG_PRT5_DM1
#define TFT_ncs__DM2 CYREG_PRT5_DM2
#define TFT_ncs__DR CYREG_PRT5_DR
#define TFT_ncs__INP_DIS CYREG_PRT5_INP_DIS
#define TFT_ncs__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TFT_ncs__LCD_EN CYREG_PRT5_LCD_EN
#define TFT_ncs__MASK 0x04u
#define TFT_ncs__PORT 5u
#define TFT_ncs__PRT CYREG_PRT5_PRT
#define TFT_ncs__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TFT_ncs__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TFT_ncs__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TFT_ncs__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TFT_ncs__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TFT_ncs__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TFT_ncs__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TFT_ncs__PS CYREG_PRT5_PS
#define TFT_ncs__SHIFT 2
#define TFT_ncs__SLW CYREG_PRT5_SLW

/* TFT_nrd */
#define TFT_nrd__0__MASK 0x80u
#define TFT_nrd__0__PC CYREG_PRT6_PC7
#define TFT_nrd__0__PORT 6u
#define TFT_nrd__0__SHIFT 7
#define TFT_nrd__AG CYREG_PRT6_AG
#define TFT_nrd__AMUX CYREG_PRT6_AMUX
#define TFT_nrd__BIE CYREG_PRT6_BIE
#define TFT_nrd__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_nrd__BYP CYREG_PRT6_BYP
#define TFT_nrd__CTL CYREG_PRT6_CTL
#define TFT_nrd__DM0 CYREG_PRT6_DM0
#define TFT_nrd__DM1 CYREG_PRT6_DM1
#define TFT_nrd__DM2 CYREG_PRT6_DM2
#define TFT_nrd__DR CYREG_PRT6_DR
#define TFT_nrd__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_nrd__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_nrd__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_nrd__MASK 0x80u
#define TFT_nrd__PORT 6u
#define TFT_nrd__PRT CYREG_PRT6_PRT
#define TFT_nrd__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_nrd__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_nrd__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_nrd__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_nrd__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_nrd__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_nrd__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_nrd__PS CYREG_PRT6_PS
#define TFT_nrd__SHIFT 7
#define TFT_nrd__SLW CYREG_PRT6_SLW

/* TFT_nwr */
#define TFT_nwr__0__MASK 0x01u
#define TFT_nwr__0__PC CYREG_PRT5_PC0
#define TFT_nwr__0__PORT 5u
#define TFT_nwr__0__SHIFT 0
#define TFT_nwr__AG CYREG_PRT5_AG
#define TFT_nwr__AMUX CYREG_PRT5_AMUX
#define TFT_nwr__BIE CYREG_PRT5_BIE
#define TFT_nwr__BIT_MASK CYREG_PRT5_BIT_MASK
#define TFT_nwr__BYP CYREG_PRT5_BYP
#define TFT_nwr__CTL CYREG_PRT5_CTL
#define TFT_nwr__DM0 CYREG_PRT5_DM0
#define TFT_nwr__DM1 CYREG_PRT5_DM1
#define TFT_nwr__DM2 CYREG_PRT5_DM2
#define TFT_nwr__DR CYREG_PRT5_DR
#define TFT_nwr__INP_DIS CYREG_PRT5_INP_DIS
#define TFT_nwr__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TFT_nwr__LCD_EN CYREG_PRT5_LCD_EN
#define TFT_nwr__MASK 0x01u
#define TFT_nwr__PORT 5u
#define TFT_nwr__PRT CYREG_PRT5_PRT
#define TFT_nwr__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TFT_nwr__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TFT_nwr__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TFT_nwr__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TFT_nwr__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TFT_nwr__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TFT_nwr__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TFT_nwr__PS CYREG_PRT5_PS
#define TFT_nwr__SHIFT 0
#define TFT_nwr__SLW CYREG_PRT5_SLW

/* TFT_reset */
#define TFT_reset__0__MASK 0x10u
#define TFT_reset__0__PC CYREG_PRT6_PC4
#define TFT_reset__0__PORT 6u
#define TFT_reset__0__SHIFT 4
#define TFT_reset__AG CYREG_PRT6_AG
#define TFT_reset__AMUX CYREG_PRT6_AMUX
#define TFT_reset__BIE CYREG_PRT6_BIE
#define TFT_reset__BIT_MASK CYREG_PRT6_BIT_MASK
#define TFT_reset__BYP CYREG_PRT6_BYP
#define TFT_reset__CTL CYREG_PRT6_CTL
#define TFT_reset__DM0 CYREG_PRT6_DM0
#define TFT_reset__DM1 CYREG_PRT6_DM1
#define TFT_reset__DM2 CYREG_PRT6_DM2
#define TFT_reset__DR CYREG_PRT6_DR
#define TFT_reset__INP_DIS CYREG_PRT6_INP_DIS
#define TFT_reset__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TFT_reset__LCD_EN CYREG_PRT6_LCD_EN
#define TFT_reset__MASK 0x10u
#define TFT_reset__PORT 6u
#define TFT_reset__PRT CYREG_PRT6_PRT
#define TFT_reset__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TFT_reset__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TFT_reset__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TFT_reset__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TFT_reset__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TFT_reset__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TFT_reset__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TFT_reset__PS CYREG_PRT6_PS
#define TFT_reset__SHIFT 4
#define TFT_reset__SLW CYREG_PRT6_SLW
#define TFT_StsReg__0__MASK 0x01u
#define TFT_StsReg__0__POS 0
#define TFT_StsReg__1__MASK 0x02u
#define TFT_StsReg__1__POS 1
#define TFT_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define TFT_StsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define TFT_StsReg__MASK 0x03u
#define TFT_StsReg__MASK_REG CYREG_B0_UDB02_MSK
#define TFT_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define TFT_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define TFT_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define TFT_StsReg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define TFT_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define TFT_StsReg__STATUS_REG CYREG_B0_UDB02_ST

/* FB_in */
#define FB_in__0__MASK 0x04u
#define FB_in__0__PC CYREG_PRT0_PC2
#define FB_in__0__PORT 0u
#define FB_in__0__SHIFT 2
#define FB_in__AG CYREG_PRT0_AG
#define FB_in__AMUX CYREG_PRT0_AMUX
#define FB_in__BIE CYREG_PRT0_BIE
#define FB_in__BIT_MASK CYREG_PRT0_BIT_MASK
#define FB_in__BYP CYREG_PRT0_BYP
#define FB_in__CTL CYREG_PRT0_CTL
#define FB_in__DM0 CYREG_PRT0_DM0
#define FB_in__DM1 CYREG_PRT0_DM1
#define FB_in__DM2 CYREG_PRT0_DM2
#define FB_in__DR CYREG_PRT0_DR
#define FB_in__INP_DIS CYREG_PRT0_INP_DIS
#define FB_in__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FB_in__LCD_EN CYREG_PRT0_LCD_EN
#define FB_in__MASK 0x04u
#define FB_in__PORT 0u
#define FB_in__PRT CYREG_PRT0_PRT
#define FB_in__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FB_in__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FB_in__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FB_in__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FB_in__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FB_in__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FB_in__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FB_in__PS CYREG_PRT0_PS
#define FB_in__SHIFT 2
#define FB_in__SLW CYREG_PRT0_SLW

/* FB_out */
#define FB_out__0__MASK 0x02u
#define FB_out__0__PC CYREG_PRT0_PC1
#define FB_out__0__PORT 0u
#define FB_out__0__SHIFT 1
#define FB_out__AG CYREG_PRT0_AG
#define FB_out__AMUX CYREG_PRT0_AMUX
#define FB_out__BIE CYREG_PRT0_BIE
#define FB_out__BIT_MASK CYREG_PRT0_BIT_MASK
#define FB_out__BYP CYREG_PRT0_BYP
#define FB_out__CTL CYREG_PRT0_CTL
#define FB_out__DM0 CYREG_PRT0_DM0
#define FB_out__DM1 CYREG_PRT0_DM1
#define FB_out__DM2 CYREG_PRT0_DM2
#define FB_out__DR CYREG_PRT0_DR
#define FB_out__INP_DIS CYREG_PRT0_INP_DIS
#define FB_out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FB_out__LCD_EN CYREG_PRT0_LCD_EN
#define FB_out__MASK 0x02u
#define FB_out__PORT 0u
#define FB_out__PRT CYREG_PRT0_PRT
#define FB_out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FB_out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FB_out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FB_out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FB_out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FB_out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FB_out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FB_out__PS CYREG_PRT0_PS
#define FB_out__SHIFT 1
#define FB_out__SLW CYREG_PRT0_SLW

/* PD_clk */
#define PD_clk__0__MASK 0x04u
#define PD_clk__0__PC CYREG_PRT12_PC2
#define PD_clk__0__PORT 12u
#define PD_clk__0__SHIFT 2
#define PD_clk__AG CYREG_PRT12_AG
#define PD_clk__BIE CYREG_PRT12_BIE
#define PD_clk__BIT_MASK CYREG_PRT12_BIT_MASK
#define PD_clk__BYP CYREG_PRT12_BYP
#define PD_clk__DM0 CYREG_PRT12_DM0
#define PD_clk__DM1 CYREG_PRT12_DM1
#define PD_clk__DM2 CYREG_PRT12_DM2
#define PD_clk__DR CYREG_PRT12_DR
#define PD_clk__INP_DIS CYREG_PRT12_INP_DIS
#define PD_clk__MASK 0x04u
#define PD_clk__PORT 12u
#define PD_clk__PRT CYREG_PRT12_PRT
#define PD_clk__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PD_clk__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PD_clk__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PD_clk__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PD_clk__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PD_clk__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PD_clk__PS CYREG_PRT12_PS
#define PD_clk__SHIFT 2
#define PD_clk__SIO_CFG CYREG_PRT12_SIO_CFG
#define PD_clk__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PD_clk__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PD_clk__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PD_clk__SLW CYREG_PRT12_SLW

/* SH_out */
#define SH_out__0__MASK 0x08u
#define SH_out__0__PC CYREG_PRT0_PC3
#define SH_out__0__PORT 0u
#define SH_out__0__SHIFT 3
#define SH_out__AG CYREG_PRT0_AG
#define SH_out__AMUX CYREG_PRT0_AMUX
#define SH_out__BIE CYREG_PRT0_BIE
#define SH_out__BIT_MASK CYREG_PRT0_BIT_MASK
#define SH_out__BYP CYREG_PRT0_BYP
#define SH_out__CTL CYREG_PRT0_CTL
#define SH_out__DM0 CYREG_PRT0_DM0
#define SH_out__DM1 CYREG_PRT0_DM1
#define SH_out__DM2 CYREG_PRT0_DM2
#define SH_out__DR CYREG_PRT0_DR
#define SH_out__INP_DIS CYREG_PRT0_INP_DIS
#define SH_out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SH_out__LCD_EN CYREG_PRT0_LCD_EN
#define SH_out__MASK 0x08u
#define SH_out__PORT 0u
#define SH_out__PRT CYREG_PRT0_PRT
#define SH_out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SH_out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SH_out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SH_out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SH_out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SH_out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SH_out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SH_out__PS CYREG_PRT0_PS
#define SH_out__SHIFT 3
#define SH_out__SLW CYREG_PRT0_SLW

/* SS_Reg */
#define SS_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define SS_Reg_Sync_ctrl_reg__0__POS 0
#define SS_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SS_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SS_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SS_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SS_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SS_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define SS_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SS_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define SS_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SS_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SS_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define SS_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define SS_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define SS_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define SS_Reg_Sync_ctrl_reg__MASK 0x01u
#define SS_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SS_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SS_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* ADC_soc */
#define ADC_soc__0__MASK 0x08u
#define ADC_soc__0__PC CYREG_PRT12_PC3
#define ADC_soc__0__PORT 12u
#define ADC_soc__0__SHIFT 3
#define ADC_soc__AG CYREG_PRT12_AG
#define ADC_soc__BIE CYREG_PRT12_BIE
#define ADC_soc__BIT_MASK CYREG_PRT12_BIT_MASK
#define ADC_soc__BYP CYREG_PRT12_BYP
#define ADC_soc__DM0 CYREG_PRT12_DM0
#define ADC_soc__DM1 CYREG_PRT12_DM1
#define ADC_soc__DM2 CYREG_PRT12_DM2
#define ADC_soc__DR CYREG_PRT12_DR
#define ADC_soc__INP_DIS CYREG_PRT12_INP_DIS
#define ADC_soc__MASK 0x08u
#define ADC_soc__PORT 12u
#define ADC_soc__PRT CYREG_PRT12_PRT
#define ADC_soc__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ADC_soc__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ADC_soc__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ADC_soc__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ADC_soc__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ADC_soc__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ADC_soc__PS CYREG_PRT12_PS
#define ADC_soc__SHIFT 3
#define ADC_soc__SIO_CFG CYREG_PRT12_SIO_CFG
#define ADC_soc__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ADC_soc__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ADC_soc__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ADC_soc__SLW CYREG_PRT12_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* DMA_ADC */
#define DMA_ADC__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_ADC__DRQ_NUMBER 0u
#define DMA_ADC__NUMBEROF_TDS 0u
#define DMA_ADC__PRIORITY 2u
#define DMA_ADC__TERMIN_EN 0u
#define DMA_ADC__TERMIN_SEL 0u
#define DMA_ADC__TERMOUT0_EN 0u
#define DMA_ADC__TERMOUT0_SEL 0u
#define DMA_ADC__TERMOUT1_EN 0u
#define DMA_ADC__TERMOUT1_SEL 0u

/* DMA_Wave */
#define DMA_Wave__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_Wave__DRQ_NUMBER 1u
#define DMA_Wave__NUMBEROF_TDS 0u
#define DMA_Wave__PRIORITY 2u
#define DMA_Wave__TERMIN_EN 0u
#define DMA_Wave__TERMIN_SEL 0u
#define DMA_Wave__TERMOUT0_EN 0u
#define DMA_Wave__TERMOUT0_SEL 0u
#define DMA_Wave__TERMOUT1_EN 0u
#define DMA_Wave__TERMOUT1_SEL 0u

/* PWM_BLED_PWMUDB */
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_BLED_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define PWM_BLED_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_BLED_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_BLED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_BLED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define PWM_BLED_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_BLED_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_BLED_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_BLED_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_BLED_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_BLED_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define PWM_BLED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_BLED_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB07_A0
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB07_A1
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB07_D0
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB07_D1
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB07_F0
#define PWM_BLED_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB07_F1

/* Peak_ADC_ADC_SAR */
#define Peak_ADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define Peak_ADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define Peak_ADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define Peak_ADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define Peak_ADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define Peak_ADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define Peak_ADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define Peak_ADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define Peak_ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define Peak_ADC_ADC_SAR__PM_ACT_MSK 0x01u
#define Peak_ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define Peak_ADC_ADC_SAR__PM_STBY_MSK 0x01u
#define Peak_ADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define Peak_ADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define Peak_ADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define Peak_ADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define Peak_ADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define Peak_ADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define Peak_ADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define Peak_ADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* Peak_ADC_IRQ */
#define Peak_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Peak_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Peak_ADC_IRQ__INTC_MASK 0x01u
#define Peak_ADC_IRQ__INTC_NUMBER 0u
#define Peak_ADC_IRQ__INTC_PRIOR_NUM 7u
#define Peak_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Peak_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Peak_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Peak_ADC_theACLK */
#define Peak_ADC_theACLK__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Peak_ADC_theACLK__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Peak_ADC_theACLK__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Peak_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define Peak_ADC_theACLK__INDEX 0x04u
#define Peak_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Peak_ADC_theACLK__PM_ACT_MSK 0x10u
#define Peak_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Peak_ADC_theACLK__PM_STBY_MSK 0x10u

/* Buffer_in_ABuf */
#define Buffer_in_ABuf__CR CYREG_OPAMP0_CR
#define Buffer_in_ABuf__MX CYREG_OPAMP0_MX
#define Buffer_in_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Buffer_in_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Buffer_in_ABuf__PM_ACT_MSK 0x01u
#define Buffer_in_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Buffer_in_ABuf__PM_STBY_MSK 0x01u
#define Buffer_in_ABuf__RSVD CYREG_OPAMP0_RSVD
#define Buffer_in_ABuf__SW CYREG_OPAMP0_SW
#define Buffer_in_ABuf__TR0 CYREG_OPAMP0_TR0
#define Buffer_in_ABuf__TR1 CYREG_OPAMP0_TR1

/* DRQ_Timer_TimerUDB */
#define DRQ_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define DRQ_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define DRQ_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define DRQ_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define DRQ_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define DRQ_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define DRQ_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define DRQ_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define DRQ_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define DRQ_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define DRQ_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DRQ_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DRQ_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define DRQ_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define DRQ_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define DRQ_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DRQ_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DRQ_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* BLED_clock */
#define BLED_clock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define BLED_clock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define BLED_clock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define BLED_clock__CFG2_SRC_SEL_MASK 0x07u
#define BLED_clock__INDEX 0x05u
#define BLED_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define BLED_clock__PM_ACT_MSK 0x20u
#define BLED_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define BLED_clock__PM_STBY_MSK 0x20u

/* Sample_Hold_SC */
#define Sample_Hold_SC__BST CYREG_SC0_BST
#define Sample_Hold_SC__CLK CYREG_SC0_CLK
#define Sample_Hold_SC__CMPINV CYREG_SC_CMPINV
#define Sample_Hold_SC__CMPINV_MASK 0x01u
#define Sample_Hold_SC__CPTR CYREG_SC_CPTR
#define Sample_Hold_SC__CPTR_MASK 0x01u
#define Sample_Hold_SC__CR0 CYREG_SC0_CR0
#define Sample_Hold_SC__CR1 CYREG_SC0_CR1
#define Sample_Hold_SC__CR2 CYREG_SC0_CR2
#define Sample_Hold_SC__MSK CYREG_SC_MSK
#define Sample_Hold_SC__MSK_MASK 0x01u
#define Sample_Hold_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Sample_Hold_SC__PM_ACT_MSK 0x01u
#define Sample_Hold_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Sample_Hold_SC__PM_STBY_MSK 0x01u
#define Sample_Hold_SC__SR CYREG_SC_SR
#define Sample_Hold_SC__SR_MASK 0x01u
#define Sample_Hold_SC__SW0 CYREG_SC0_SW0
#define Sample_Hold_SC__SW10 CYREG_SC0_SW10
#define Sample_Hold_SC__SW2 CYREG_SC0_SW2
#define Sample_Hold_SC__SW3 CYREG_SC0_SW3
#define Sample_Hold_SC__SW4 CYREG_SC0_SW4
#define Sample_Hold_SC__SW6 CYREG_SC0_SW6
#define Sample_Hold_SC__SW7 CYREG_SC0_SW7
#define Sample_Hold_SC__SW8 CYREG_SC0_SW8
#define Sample_Hold_SC__WRK1 CYREG_SC_WRK1
#define Sample_Hold_SC__WRK1_MASK 0x01u

/* Analog_Delay_SC */
#define Analog_Delay_SC__BST CYREG_SC2_BST
#define Analog_Delay_SC__CLK CYREG_SC2_CLK
#define Analog_Delay_SC__CMPINV CYREG_SC_CMPINV
#define Analog_Delay_SC__CMPINV_MASK 0x04u
#define Analog_Delay_SC__CPTR CYREG_SC_CPTR
#define Analog_Delay_SC__CPTR_MASK 0x04u
#define Analog_Delay_SC__CR0 CYREG_SC2_CR0
#define Analog_Delay_SC__CR1 CYREG_SC2_CR1
#define Analog_Delay_SC__CR2 CYREG_SC2_CR2
#define Analog_Delay_SC__MSK CYREG_SC_MSK
#define Analog_Delay_SC__MSK_MASK 0x04u
#define Analog_Delay_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Analog_Delay_SC__PM_ACT_MSK 0x04u
#define Analog_Delay_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Analog_Delay_SC__PM_STBY_MSK 0x04u
#define Analog_Delay_SC__SR CYREG_SC_SR
#define Analog_Delay_SC__SR_MASK 0x04u
#define Analog_Delay_SC__SW0 CYREG_SC2_SW0
#define Analog_Delay_SC__SW10 CYREG_SC2_SW10
#define Analog_Delay_SC__SW2 CYREG_SC2_SW2
#define Analog_Delay_SC__SW3 CYREG_SC2_SW3
#define Analog_Delay_SC__SW4 CYREG_SC2_SW4
#define Analog_Delay_SC__SW6 CYREG_SC2_SW6
#define Analog_Delay_SC__SW7 CYREG_SC2_SW7
#define Analog_Delay_SC__SW8 CYREG_SC2_SW8
#define Analog_Delay_SC__WRK1 CYREG_SC_WRK1
#define Analog_Delay_SC__WRK1_MASK 0x04u

/* Sample_Clock */
#define Sample_Clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Sample_Clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Sample_Clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Sample_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Sample_Clock__INDEX 0x03u
#define Sample_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Sample_Clock__PM_ACT_MSK 0x08u
#define Sample_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Sample_Clock__PM_STBY_MSK 0x08u

/* Slope_Detect_ctComp */
#define Slope_Detect_ctComp__CLK CYREG_CMP0_CLK
#define Slope_Detect_ctComp__CMP_MASK 0x01u
#define Slope_Detect_ctComp__CMP_NUMBER 0u
#define Slope_Detect_ctComp__CR CYREG_CMP0_CR
#define Slope_Detect_ctComp__LUT__CR CYREG_LUT0_CR
#define Slope_Detect_ctComp__LUT__MSK CYREG_LUT_MSK
#define Slope_Detect_ctComp__LUT__MSK_MASK 0x01u
#define Slope_Detect_ctComp__LUT__MSK_SHIFT 0
#define Slope_Detect_ctComp__LUT__MX CYREG_LUT0_MX
#define Slope_Detect_ctComp__LUT__SR CYREG_LUT_SR
#define Slope_Detect_ctComp__LUT__SR_MASK 0x01u
#define Slope_Detect_ctComp__LUT__SR_SHIFT 0
#define Slope_Detect_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Slope_Detect_ctComp__PM_ACT_MSK 0x01u
#define Slope_Detect_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Slope_Detect_ctComp__PM_STBY_MSK 0x01u
#define Slope_Detect_ctComp__SW0 CYREG_CMP0_SW0
#define Slope_Detect_ctComp__SW2 CYREG_CMP0_SW2
#define Slope_Detect_ctComp__SW3 CYREG_CMP0_SW3
#define Slope_Detect_ctComp__SW4 CYREG_CMP0_SW4
#define Slope_Detect_ctComp__SW6 CYREG_CMP0_SW6
#define Slope_Detect_ctComp__TR0 CYREG_CMP0_TR0
#define Slope_Detect_ctComp__TR1 CYREG_CMP0_TR1
#define Slope_Detect_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Slope_Detect_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Slope_Detect_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Slope_Detect_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Slope_Detect_ctComp__WRK CYREG_CMP_WRK
#define Slope_Detect_ctComp__WRK_MASK 0x01u
#define Slope_Detect_ctComp__WRK_SHIFT 0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "TFT_Test"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00020001u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
