// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "09/16/2025 10:40:38"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module control (
	clock,
	input_chave,
	hsync,
	vsync,
	red,
	green,
	blue,
	sync,
	clk,
	blank);
input 	clock;
input 	input_chave;
output 	hsync;
output 	vsync;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
output 	sync;
output 	clk;
output 	blank;

// Design Ports Information
// hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_chave	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~input_o ;
wire \clock_vga~0_combout ;
wire \clock_vga~q ;
wire \vga_module_inst|Add0~33_sumout ;
wire \vga_module_inst|Add0~34 ;
wire \vga_module_inst|Add0~29_sumout ;
wire \vga_module_inst|Add0~30 ;
wire \vga_module_inst|Add0~25_sumout ;
wire \vga_module_inst|Add0~26 ;
wire \vga_module_inst|Add0~21_sumout ;
wire \vga_module_inst|Add0~22 ;
wire \vga_module_inst|Add0~17_sumout ;
wire \vga_module_inst|Add0~18 ;
wire \vga_module_inst|Add0~14 ;
wire \vga_module_inst|Add0~9_sumout ;
wire \vga_module_inst|Add0~10 ;
wire \vga_module_inst|Add0~5_sumout ;
wire \vga_module_inst|Add0~6 ;
wire \vga_module_inst|Add0~1_sumout ;
wire \vga_module_inst|Equal0~0_combout ;
wire \vga_module_inst|Add0~2 ;
wire \vga_module_inst|Add0~37_sumout ;
wire \vga_module_inst|Equal1~0_combout ;
wire \vga_module_inst|Equal0~1_combout ;
wire \vga_module_inst|Equal0~2_combout ;
wire \vga_module_inst|h_state~21_combout ;
wire \vga_module_inst|h_state.H_ACTIVE_STATE~q ;
wire \vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE_q ;
wire \vga_module_inst|Equal1~1_combout ;
wire \vga_module_inst|h_state~22_combout ;
wire \vga_module_inst|h_state.H_FRONT_STATE~q ;
wire \vga_module_inst|h_state~19_combout ;
wire \vga_module_inst|h_state~20_combout ;
wire \vga_module_inst|h_state.H_PULSE_STATE~q ;
wire \vga_module_inst|h_state~17_combout ;
wire \vga_module_inst|h_counter[8]~1_combout ;
wire \vga_module_inst|h_counter[8]~2_combout ;
wire \vga_module_inst|Add0~13_sumout ;
wire \vga_module_inst|h_counter[5]~DUPLICATE_q ;
wire \vga_module_inst|Equal3~0_combout ;
wire \vga_module_inst|h_state~18_combout ;
wire \vga_module_inst|h_state.H_BACK_STATE~q ;
wire \vga_module_inst|hysnc_reg~0_combout ;
wire \vga_module_inst|hysnc_reg~q ;
wire \vga_module_inst|Add1~29_sumout ;
wire \vga_module_inst|Add1~6 ;
wire \vga_module_inst|Add1~25_sumout ;
wire \vga_module_inst|line_done~0_combout ;
wire \vga_module_inst|line_done~q ;
wire \vga_module_inst|Add1~26 ;
wire \vga_module_inst|Add1~17_sumout ;
wire \vga_module_inst|v_counter[5]~DUPLICATE_q ;
wire \vga_module_inst|Add1~18 ;
wire \vga_module_inst|Add1~21_sumout ;
wire \vga_module_inst|Add1~22 ;
wire \vga_module_inst|Add1~9_sumout ;
wire \vga_module_inst|Add1~10 ;
wire \vga_module_inst|Add1~13_sumout ;
wire \vga_module_inst|Add1~14 ;
wire \vga_module_inst|Add1~1_sumout ;
wire \vga_module_inst|Equal6~0_combout ;
wire \LessThan4~0_combout ;
wire \vga_module_inst|Equal6~2_combout ;
wire \vga_module_inst|v_state~19_combout ;
wire \vga_module_inst|v_state.V_FRONT_STATE~q ;
wire \vga_module_inst|Equal5~0_combout ;
wire \vga_module_inst|v_counter[5]~1_combout ;
wire \vga_module_inst|Equal7~0_combout ;
wire \vga_module_inst|v_state~20_combout ;
wire \vga_module_inst|v_state.V_PULSE_STATE~q ;
wire \vga_module_inst|v_state~17_combout ;
wire \vga_module_inst|v_state.V_BACK_STATE~q ;
wire \vga_module_inst|v_counter[5]~2_combout ;
wire \vga_module_inst|Add1~30 ;
wire \vga_module_inst|Add1~37_sumout ;
wire \vga_module_inst|Add1~38 ;
wire \vga_module_inst|Add1~33_sumout ;
wire \vga_module_inst|Add1~34 ;
wire \vga_module_inst|Add1~5_sumout ;
wire \vga_module_inst|Equal6~1_combout ;
wire \vga_module_inst|Equal5~1_combout ;
wire \vga_module_inst|Equal8~0_combout ;
wire \vga_module_inst|v_state~18_combout ;
wire \vga_module_inst|v_state.V_ACTIVE_STATE~q ;
wire \vga_module_inst|vsync_reg~0_combout ;
wire \vga_module_inst|vsync_reg~q ;
wire \input_chave~input_o ;
wire \Add1~26 ;
wire \Add1~22 ;
wire \Add1~30 ;
wire \Add1~18 ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~33_sumout ;
wire \Add1~5_sumout ;
wire \Add1~1_sumout ;
wire \Add1~17_sumout ;
wire \zoom_core|Add1~18 ;
wire \zoom_core|Add1~22 ;
wire \zoom_core|Add1~14 ;
wire \zoom_core|Add1~10 ;
wire \zoom_core|Add1~2 ;
wire \zoom_core|Add1~5_sumout ;
wire \zoom_core|Add1~1_sumout ;
wire \zoom_core|Add1~9_sumout ;
wire \zoom_core|Add1~13_sumout ;
wire \zoom_core|LessThan1~0_combout ;
wire \zoom_core|Add1~21_sumout ;
wire \Add1~29_sumout ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~26 ;
wire \Add0~30 ;
wire \Add0~10 ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~33_sumout ;
wire \Add0~5_sumout ;
wire \Add0~9_sumout ;
wire \Add0~29_sumout ;
wire \zoom_core|Add0~14 ;
wire \zoom_core|Add0~18 ;
wire \zoom_core|Add0~10 ;
wire \zoom_core|Add0~6 ;
wire \zoom_core|Add0~1_sumout ;
wire \coluna_sel[8]~0_combout ;
wire \zoom_core|Add1~17_sumout ;
wire \framebuffer|Add1~10 ;
wire \framebuffer|Add1~14 ;
wire \framebuffer|Add1~18 ;
wire \framebuffer|Add1~22 ;
wire \framebuffer|Add1~26 ;
wire \framebuffer|Add1~6 ;
wire \framebuffer|Add1~1_sumout ;
wire \framebuffer|Add1~5_sumout ;
wire \framebuffer|Add1~25_sumout ;
wire \framebuffer|Add1~21_sumout ;
wire \framebuffer|Add1~17_sumout ;
wire \Add1~21_sumout ;
wire \framebuffer|Add1~13_sumout ;
wire \framebuffer|Add1~9_sumout ;
wire \Add1~25_sumout ;
wire \zoom_core|Add0~5_sumout ;
wire \coluna_sel[7]~1_combout ;
wire \zoom_core|Add0~9_sumout ;
wire \coluna_sel[6]~2_combout ;
wire \framebuffer|Add0~18 ;
wire \framebuffer|Add0~22 ;
wire \framebuffer|Add0~26 ;
wire \framebuffer|Add0~30 ;
wire \framebuffer|Add0~34 ;
wire \framebuffer|Add0~38 ;
wire \framebuffer|Add0~42 ;
wire \framebuffer|Add0~10 ;
wire \framebuffer|Add0~1_sumout ;
wire \framebuffer|Add0~9_sumout ;
wire \framebuffer|Add0~2 ;
wire \framebuffer|Add0~5_sumout ;
wire \framebuffer|Add0~6 ;
wire \framebuffer|Add0~13_sumout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout ;
wire \~GND~combout ;
wire \Add0~13_sumout ;
wire \coluna_sel[0]~8_combout ;
wire \Add0~17_sumout ;
wire \coluna_sel[1]~3_combout ;
wire \Add0~21_sumout ;
wire \coluna_sel[2]~4_combout ;
wire \Add0~25_sumout ;
wire \coluna_sel[3]~5_combout ;
wire \zoom_core|Add0~13_sumout ;
wire \coluna_sel[4]~6_combout ;
wire \zoom_core|Add0~17_sumout ;
wire \coluna_sel[5]~7_combout ;
wire \framebuffer|Add0~17_sumout ;
wire \framebuffer|Add0~21_sumout ;
wire \framebuffer|Add0~25_sumout ;
wire \framebuffer|Add0~29_sumout ;
wire \framebuffer|Add0~33_sumout ;
wire \framebuffer|Add0~37_sumout ;
wire \framebuffer|Add0~41_sumout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \vga_module_inst|red_reg~0_combout ;
wire \vga_module_inst|red_reg~5_combout ;
wire \LessThan2~0_combout ;
wire \always1~0_combout ;
wire \always1~1_combout ;
wire \always1~2_combout ;
wire \always1~3_combout ;
wire \vga_module_inst|red_reg~2_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_module_inst|red_reg~3_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \vga_module_inst|red_reg~4_combout ;
wire \vga_module_inst|red_reg~1_combout ;
wire \vga_module_inst|red_reg~6_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a73 ;
wire \vga_module_inst|red_reg~9_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_module_inst|red_reg~8_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vga_module_inst|red_reg~7_combout ;
wire \vga_module_inst|red_reg~10_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \vga_module_inst|red_reg~11_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \vga_module_inst|red_reg~13_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_module_inst|red_reg~12_combout ;
wire \vga_module_inst|red_reg~14_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vga_module_inst|red_reg~15_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a75 ;
wire \vga_module_inst|red_reg~17_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_module_inst|red_reg~16_combout ;
wire \vga_module_inst|red_reg~18_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_module_inst|red_reg~20_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \vga_module_inst|red_reg~19_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \vga_module_inst|red_reg~21_combout ;
wire \vga_module_inst|red_reg~22_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a77 ;
wire \vga_module_inst|red_reg~25_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \vga_module_inst|red_reg~23_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_module_inst|red_reg~24_combout ;
wire \vga_module_inst|red_reg~26_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \vga_module_inst|red_reg~29_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_module_inst|red_reg~28_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \vga_module_inst|red_reg~27_combout ;
wire \vga_module_inst|red_reg~30_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \vga_module_inst|red_reg~31_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a79 ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \vga_module_inst|red_reg~33_combout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_module_inst|red_reg~32_combout ;
wire \vga_module_inst|red_reg~34_combout ;
wire \vga_module_inst|blue_reg[7]~feeder_combout ;
wire \vga_module_inst|blank~combout ;
wire [3:0] \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w ;
wire [3:0] \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w ;
wire [9:0] \vga_module_inst|v_counter ;
wire [3:0] \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w ;
wire [9:0] \vga_module_inst|h_counter ;
wire [7:0] \vga_module_inst|red_reg ;
wire [7:0] \vga_module_inst|green_reg ;
wire [7:0] \vga_module_inst|blue_reg ;

wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a73  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a75  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];
assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a77  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [1];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];
assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a79  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [1];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(\vga_module_inst|hysnc_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(\vga_module_inst|vsync_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\vga_module_inst|red_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\vga_module_inst|red_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\vga_module_inst|red_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\vga_module_inst|red_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\vga_module_inst|red_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\vga_module_inst|red_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\vga_module_inst|red_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\vga_module_inst|red_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\vga_module_inst|green_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\vga_module_inst|green_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(\vga_module_inst|green_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\vga_module_inst|green_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\vga_module_inst|green_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\vga_module_inst|green_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\vga_module_inst|green_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\vga_module_inst|green_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(\vga_module_inst|blue_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(\vga_module_inst|blue_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\vga_module_inst|blue_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(\vga_module_inst|blue_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\vga_module_inst|blue_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\vga_module_inst|blue_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\vga_module_inst|blue_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\vga_module_inst|blue_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync),
	.obar());
// synopsys translate_off
defparam \sync~output .bus_hold = "false";
defparam \sync~output .open_drain_output = "false";
defparam \sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk~output (
	.i(!\clock_vga~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk),
	.obar());
// synopsys translate_off
defparam \clk~output .bus_hold = "false";
defparam \clk~output .open_drain_output = "false";
defparam \clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank~output (
	.i(\vga_module_inst|blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank),
	.obar());
// synopsys translate_off
defparam \blank~output .bus_hold = "false";
defparam \blank~output .open_drain_output = "false";
defparam \blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N33
cyclonev_lcell_comb \clock_vga~0 (
// Equation(s):
// \clock_vga~0_combout  = ( !\clock_vga~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_vga~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_vga~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_vga~0 .extended_lut = "off";
defparam \clock_vga~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clock_vga~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N47
dffeas clock_vga(
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\clock_vga~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_vga~q ),
	.prn(vcc));
// synopsys translate_off
defparam clock_vga.is_wysiwyg = "true";
defparam clock_vga.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N30
cyclonev_lcell_comb \vga_module_inst|Add0~33 (
// Equation(s):
// \vga_module_inst|Add0~33_sumout  = SUM(( \vga_module_inst|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_module_inst|Add0~34  = CARRY(( \vga_module_inst|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~33_sumout ),
	.cout(\vga_module_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~33 .extended_lut = "off";
defparam \vga_module_inst|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \vga_module_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N29
dffeas \vga_module_inst|h_counter[0] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[0] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N33
cyclonev_lcell_comb \vga_module_inst|Add0~29 (
// Equation(s):
// \vga_module_inst|Add0~29_sumout  = SUM(( \vga_module_inst|h_counter [1] ) + ( GND ) + ( \vga_module_inst|Add0~34  ))
// \vga_module_inst|Add0~30  = CARRY(( \vga_module_inst|h_counter [1] ) + ( GND ) + ( \vga_module_inst|Add0~34  ))

	.dataa(!\vga_module_inst|h_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~29_sumout ),
	.cout(\vga_module_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~29 .extended_lut = "off";
defparam \vga_module_inst|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N20
dffeas \vga_module_inst|h_counter[1] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[1] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N36
cyclonev_lcell_comb \vga_module_inst|Add0~25 (
// Equation(s):
// \vga_module_inst|Add0~25_sumout  = SUM(( \vga_module_inst|h_counter [2] ) + ( GND ) + ( \vga_module_inst|Add0~30  ))
// \vga_module_inst|Add0~26  = CARRY(( \vga_module_inst|h_counter [2] ) + ( GND ) + ( \vga_module_inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~25_sumout ),
	.cout(\vga_module_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~25 .extended_lut = "off";
defparam \vga_module_inst|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N5
dffeas \vga_module_inst|h_counter[2] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[2] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N39
cyclonev_lcell_comb \vga_module_inst|Add0~21 (
// Equation(s):
// \vga_module_inst|Add0~21_sumout  = SUM(( \vga_module_inst|h_counter [3] ) + ( GND ) + ( \vga_module_inst|Add0~26  ))
// \vga_module_inst|Add0~22  = CARRY(( \vga_module_inst|h_counter [3] ) + ( GND ) + ( \vga_module_inst|Add0~26  ))

	.dataa(!\vga_module_inst|h_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~21_sumout ),
	.cout(\vga_module_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~21 .extended_lut = "off";
defparam \vga_module_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N2
dffeas \vga_module_inst|h_counter[3] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[3] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N42
cyclonev_lcell_comb \vga_module_inst|Add0~17 (
// Equation(s):
// \vga_module_inst|Add0~17_sumout  = SUM(( \vga_module_inst|h_counter [4] ) + ( GND ) + ( \vga_module_inst|Add0~22  ))
// \vga_module_inst|Add0~18  = CARRY(( \vga_module_inst|h_counter [4] ) + ( GND ) + ( \vga_module_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~17_sumout ),
	.cout(\vga_module_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~17 .extended_lut = "off";
defparam \vga_module_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N11
dffeas \vga_module_inst|h_counter[4] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[4] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N45
cyclonev_lcell_comb \vga_module_inst|Add0~13 (
// Equation(s):
// \vga_module_inst|Add0~13_sumout  = SUM(( \vga_module_inst|h_counter [5] ) + ( GND ) + ( \vga_module_inst|Add0~18  ))
// \vga_module_inst|Add0~14  = CARRY(( \vga_module_inst|h_counter [5] ) + ( GND ) + ( \vga_module_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~13_sumout ),
	.cout(\vga_module_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~13 .extended_lut = "off";
defparam \vga_module_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N48
cyclonev_lcell_comb \vga_module_inst|Add0~9 (
// Equation(s):
// \vga_module_inst|Add0~9_sumout  = SUM(( \vga_module_inst|h_counter [6] ) + ( GND ) + ( \vga_module_inst|Add0~14  ))
// \vga_module_inst|Add0~10  = CARRY(( \vga_module_inst|h_counter [6] ) + ( GND ) + ( \vga_module_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~9_sumout ),
	.cout(\vga_module_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~9 .extended_lut = "off";
defparam \vga_module_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N23
dffeas \vga_module_inst|h_counter[6] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[6] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N51
cyclonev_lcell_comb \vga_module_inst|Add0~5 (
// Equation(s):
// \vga_module_inst|Add0~5_sumout  = SUM(( \vga_module_inst|h_counter [7] ) + ( GND ) + ( \vga_module_inst|Add0~10  ))
// \vga_module_inst|Add0~6  = CARRY(( \vga_module_inst|h_counter [7] ) + ( GND ) + ( \vga_module_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~5_sumout ),
	.cout(\vga_module_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~5 .extended_lut = "off";
defparam \vga_module_inst|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N59
dffeas \vga_module_inst|h_counter[7] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[7] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N54
cyclonev_lcell_comb \vga_module_inst|Add0~1 (
// Equation(s):
// \vga_module_inst|Add0~1_sumout  = SUM(( \vga_module_inst|h_counter [8] ) + ( GND ) + ( \vga_module_inst|Add0~6  ))
// \vga_module_inst|Add0~2  = CARRY(( \vga_module_inst|h_counter [8] ) + ( GND ) + ( \vga_module_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~1_sumout ),
	.cout(\vga_module_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~1 .extended_lut = "off";
defparam \vga_module_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N53
dffeas \vga_module_inst|h_counter[8] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[8] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N0
cyclonev_lcell_comb \vga_module_inst|Equal0~0 (
// Equation(s):
// \vga_module_inst|Equal0~0_combout  = ( \vga_module_inst|h_counter [2] & ( (\vga_module_inst|h_counter [1] & (!\vga_module_inst|h_counter [7] & (!\vga_module_inst|h_counter [8] & \vga_module_inst|h_counter [3]))) ) )

	.dataa(!\vga_module_inst|h_counter [1]),
	.datab(!\vga_module_inst|h_counter [7]),
	.datac(!\vga_module_inst|h_counter [8]),
	.datad(!\vga_module_inst|h_counter [3]),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal0~0 .extended_lut = "off";
defparam \vga_module_inst|Equal0~0 .lut_mask = 64'h0000000000400040;
defparam \vga_module_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N57
cyclonev_lcell_comb \vga_module_inst|Add0~37 (
// Equation(s):
// \vga_module_inst|Add0~37_sumout  = SUM(( \vga_module_inst|h_counter [9] ) + ( GND ) + ( \vga_module_inst|Add0~2  ))

	.dataa(!\vga_module_inst|h_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~37 .extended_lut = "off";
defparam \vga_module_inst|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N17
dffeas \vga_module_inst|h_counter[9] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[9] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N48
cyclonev_lcell_comb \vga_module_inst|Equal1~0 (
// Equation(s):
// \vga_module_inst|Equal1~0_combout  = ( !\vga_module_inst|h_counter [4] & ( (!\vga_module_inst|h_counter [6] & !\vga_module_inst|h_counter [9]) ) )

	.dataa(!\vga_module_inst|h_counter [6]),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal1~0 .extended_lut = "off";
defparam \vga_module_inst|Equal1~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \vga_module_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N3
cyclonev_lcell_comb \vga_module_inst|Equal0~1 (
// Equation(s):
// \vga_module_inst|Equal0~1_combout  = ( \vga_module_inst|h_counter [0] & ( (\vga_module_inst|h_counter [6] & \vga_module_inst|h_counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [6]),
	.datad(!\vga_module_inst|h_counter [4]),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal0~1 .extended_lut = "off";
defparam \vga_module_inst|Equal0~1 .lut_mask = 64'h00000000000F000F;
defparam \vga_module_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N18
cyclonev_lcell_comb \vga_module_inst|Equal0~2 (
// Equation(s):
// \vga_module_inst|Equal0~2_combout  = ( \vga_module_inst|Equal0~1_combout  & ( \vga_module_inst|Equal0~0_combout  ) )

	.dataa(!\vga_module_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal0~2 .extended_lut = "off";
defparam \vga_module_inst|Equal0~2 .lut_mask = 64'h0000000055555555;
defparam \vga_module_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N30
cyclonev_lcell_comb \vga_module_inst|h_state~21 (
// Equation(s):
// \vga_module_inst|h_state~21_combout  = ( \vga_module_inst|Equal3~0_combout  & ( \vga_module_inst|Equal0~2_combout  & ( (!\vga_module_inst|h_state.H_BACK_STATE~q  & (((\vga_module_inst|h_counter [9] & \vga_module_inst|h_counter[5]~DUPLICATE_q )) # 
// (\vga_module_inst|h_state.H_ACTIVE_STATE~q ))) ) ) ) # ( !\vga_module_inst|Equal3~0_combout  & ( \vga_module_inst|Equal0~2_combout  & ( (((\vga_module_inst|h_counter [9] & \vga_module_inst|h_counter[5]~DUPLICATE_q )) # 
// (\vga_module_inst|h_state.H_BACK_STATE~q )) # (\vga_module_inst|h_state.H_ACTIVE_STATE~q ) ) ) ) # ( \vga_module_inst|Equal3~0_combout  & ( !\vga_module_inst|Equal0~2_combout  & ( (\vga_module_inst|h_state.H_ACTIVE_STATE~q  & 
// !\vga_module_inst|h_state.H_BACK_STATE~q ) ) ) ) # ( !\vga_module_inst|Equal3~0_combout  & ( !\vga_module_inst|Equal0~2_combout  & ( (\vga_module_inst|h_state.H_BACK_STATE~q ) # (\vga_module_inst|h_state.H_ACTIVE_STATE~q ) ) ) )

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\vga_module_inst|h_counter [9]),
	.datac(!\vga_module_inst|h_state.H_BACK_STATE~q ),
	.datad(!\vga_module_inst|h_counter[5]~DUPLICATE_q ),
	.datae(!\vga_module_inst|Equal3~0_combout ),
	.dataf(!\vga_module_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~21 .extended_lut = "off";
defparam \vga_module_inst|h_state~21 .lut_mask = 64'h5F5F50505F7F5070;
defparam \vga_module_inst|h_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N50
dffeas \vga_module_inst|h_state.H_ACTIVE_STATE (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|h_state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_state.H_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|h_state.H_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y68_N25
dffeas \vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE (
	.clk(!\clock_vga~q ),
	.d(\vga_module_inst|h_state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N21
cyclonev_lcell_comb \vga_module_inst|Equal1~1 (
// Equation(s):
// \vga_module_inst|Equal1~1_combout  = ( \vga_module_inst|Equal1~0_combout  & ( \vga_module_inst|Equal0~0_combout  ) )

	.dataa(!\vga_module_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal1~1 .extended_lut = "off";
defparam \vga_module_inst|Equal1~1 .lut_mask = 64'h0000000055555555;
defparam \vga_module_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N24
cyclonev_lcell_comb \vga_module_inst|h_state~22 (
// Equation(s):
// \vga_module_inst|h_state~22_combout  = ( !\vga_module_inst|h_counter[5]~DUPLICATE_q  & ( (((\vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE_q  & ((!\vga_module_inst|h_counter [0]) # (!\vga_module_inst|Equal1~1_combout ))))) ) ) # ( 
// \vga_module_inst|h_counter[5]~DUPLICATE_q  & ( ((\vga_module_inst|Equal0~2_combout  & (\vga_module_inst|h_counter [9] & (!\vga_module_inst|h_state.H_ACTIVE_STATE~q )))) # (\vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE_q ) ) )

	.dataa(!\vga_module_inst|Equal0~2_combout ),
	.datab(!\vga_module_inst|h_counter [9]),
	.datac(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE_q ),
	.datae(!\vga_module_inst|h_counter[5]~DUPLICATE_q ),
	.dataf(!\vga_module_inst|Equal1~1_combout ),
	.datag(!\vga_module_inst|h_counter [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~22 .extended_lut = "on";
defparam \vga_module_inst|h_state~22 .lut_mask = 64'h00FF10FF00F010FF;
defparam \vga_module_inst|h_state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N26
dffeas \vga_module_inst|h_state.H_FRONT_STATE (
	.clk(!\clock_vga~q ),
	.d(\vga_module_inst|h_state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_state.H_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_state.H_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|h_state.H_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N39
cyclonev_lcell_comb \vga_module_inst|h_state~19 (
// Equation(s):
// \vga_module_inst|h_state~19_combout  = ( \vga_module_inst|h_state.H_FRONT_STATE~q  & ( (\vga_module_inst|Equal0~0_combout  & (!\vga_module_inst|h_counter[5]~DUPLICATE_q  & (\vga_module_inst|Equal1~0_combout  & \vga_module_inst|h_counter [0]))) ) )

	.dataa(!\vga_module_inst|Equal0~0_combout ),
	.datab(!\vga_module_inst|h_counter[5]~DUPLICATE_q ),
	.datac(!\vga_module_inst|Equal1~0_combout ),
	.datad(!\vga_module_inst|h_counter [0]),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_state.H_FRONT_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~19 .extended_lut = "off";
defparam \vga_module_inst|h_state~19 .lut_mask = 64'h0000000000040004;
defparam \vga_module_inst|h_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N3
cyclonev_lcell_comb \vga_module_inst|h_state~20 (
// Equation(s):
// \vga_module_inst|h_state~20_combout  = ( \vga_module_inst|Equal0~2_combout  & ( (!\vga_module_inst|h_state.H_PULSE_STATE~q  & (((\vga_module_inst|h_state~19_combout )))) # (\vga_module_inst|h_state.H_PULSE_STATE~q  & (((\vga_module_inst|h_counter [9])) # 
// (\vga_module_inst|h_counter[5]~DUPLICATE_q ))) ) ) # ( !\vga_module_inst|Equal0~2_combout  & ( (\vga_module_inst|h_state~19_combout ) # (\vga_module_inst|h_state.H_PULSE_STATE~q ) ) )

	.dataa(!\vga_module_inst|h_counter[5]~DUPLICATE_q ),
	.datab(!\vga_module_inst|h_state.H_PULSE_STATE~q ),
	.datac(!\vga_module_inst|h_state~19_combout ),
	.datad(!\vga_module_inst|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~20 .extended_lut = "off";
defparam \vga_module_inst|h_state~20 .lut_mask = 64'h3F3F3F3F1D3F1D3F;
defparam \vga_module_inst|h_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N44
dffeas \vga_module_inst|h_state.H_PULSE_STATE (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|h_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_state.H_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_state.H_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|h_state.H_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N9
cyclonev_lcell_comb \vga_module_inst|h_state~17 (
// Equation(s):
// \vga_module_inst|h_state~17_combout  = ( \vga_module_inst|Equal0~1_combout  & ( (\vga_module_inst|h_state.H_PULSE_STATE~q  & (!\vga_module_inst|h_counter[5]~DUPLICATE_q  & (!\vga_module_inst|h_counter [9] & \vga_module_inst|Equal0~0_combout ))) ) )

	.dataa(!\vga_module_inst|h_state.H_PULSE_STATE~q ),
	.datab(!\vga_module_inst|h_counter[5]~DUPLICATE_q ),
	.datac(!\vga_module_inst|h_counter [9]),
	.datad(!\vga_module_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~17 .extended_lut = "off";
defparam \vga_module_inst|h_state~17 .lut_mask = 64'h0000000000400040;
defparam \vga_module_inst|h_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N36
cyclonev_lcell_comb \vga_module_inst|h_counter[8]~1 (
// Equation(s):
// \vga_module_inst|h_counter[8]~1_combout  = ( \vga_module_inst|Equal0~1_combout  & ( (\vga_module_inst|Equal0~0_combout  & (\vga_module_inst|h_counter[5]~DUPLICATE_q  & (!\vga_module_inst|h_state.H_FRONT_STATE~q  & \vga_module_inst|h_counter [9]))) ) )

	.dataa(!\vga_module_inst|Equal0~0_combout ),
	.datab(!\vga_module_inst|h_counter[5]~DUPLICATE_q ),
	.datac(!\vga_module_inst|h_state.H_FRONT_STATE~q ),
	.datad(!\vga_module_inst|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_counter[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_counter[8]~1 .extended_lut = "off";
defparam \vga_module_inst|h_counter[8]~1 .lut_mask = 64'h0000000000100010;
defparam \vga_module_inst|h_counter[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N48
cyclonev_lcell_comb \vga_module_inst|h_counter[8]~2 (
// Equation(s):
// \vga_module_inst|h_counter[8]~2_combout  = ( \vga_module_inst|Equal3~0_combout  & ( \vga_module_inst|h_state.H_PULSE_STATE~q  & ( (\vga_module_inst|h_state~17_combout ) # (\vga_module_inst|h_state.H_BACK_STATE~q ) ) ) ) # ( 
// !\vga_module_inst|Equal3~0_combout  & ( \vga_module_inst|h_state.H_PULSE_STATE~q  & ( (!\vga_module_inst|h_state.H_BACK_STATE~q  & \vga_module_inst|h_state~17_combout ) ) ) ) # ( \vga_module_inst|Equal3~0_combout  & ( 
// !\vga_module_inst|h_state.H_PULSE_STATE~q  & ( (((\vga_module_inst|h_state~19_combout ) # (\vga_module_inst|h_counter[8]~1_combout )) # (\vga_module_inst|h_state~17_combout )) # (\vga_module_inst|h_state.H_BACK_STATE~q ) ) ) ) # ( 
// !\vga_module_inst|Equal3~0_combout  & ( !\vga_module_inst|h_state.H_PULSE_STATE~q  & ( (!\vga_module_inst|h_state.H_BACK_STATE~q  & (((\vga_module_inst|h_state~19_combout ) # (\vga_module_inst|h_counter[8]~1_combout )) # 
// (\vga_module_inst|h_state~17_combout ))) ) ) )

	.dataa(!\vga_module_inst|h_state.H_BACK_STATE~q ),
	.datab(!\vga_module_inst|h_state~17_combout ),
	.datac(!\vga_module_inst|h_counter[8]~1_combout ),
	.datad(!\vga_module_inst|h_state~19_combout ),
	.datae(!\vga_module_inst|Equal3~0_combout ),
	.dataf(!\vga_module_inst|h_state.H_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_counter[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_counter[8]~2 .extended_lut = "off";
defparam \vga_module_inst|h_counter[8]~2 .lut_mask = 64'h2AAA7FFF22227777;
defparam \vga_module_inst|h_counter[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N28
dffeas \vga_module_inst|h_counter[5] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[5] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y68_N29
dffeas \vga_module_inst|h_counter[5]~DUPLICATE (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[8]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N0
cyclonev_lcell_comb \vga_module_inst|Equal3~0 (
// Equation(s):
// \vga_module_inst|Equal3~0_combout  = ( \vga_module_inst|Equal1~0_combout  & ( (\vga_module_inst|h_counter[5]~DUPLICATE_q  & (\vga_module_inst|Equal0~0_combout  & \vga_module_inst|h_counter [0])) ) )

	.dataa(!\vga_module_inst|h_counter[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_module_inst|Equal0~0_combout ),
	.datad(!\vga_module_inst|h_counter [0]),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal3~0 .extended_lut = "off";
defparam \vga_module_inst|Equal3~0 .lut_mask = 64'h0000000000050005;
defparam \vga_module_inst|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N6
cyclonev_lcell_comb \vga_module_inst|h_state~18 (
// Equation(s):
// \vga_module_inst|h_state~18_combout  = ( \vga_module_inst|h_state~17_combout  & ( (!\vga_module_inst|Equal3~0_combout ) # (!\vga_module_inst|h_state.H_BACK_STATE~q ) ) ) # ( !\vga_module_inst|h_state~17_combout  & ( (!\vga_module_inst|Equal3~0_combout  & 
// \vga_module_inst|h_state.H_BACK_STATE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|Equal3~0_combout ),
	.datad(!\vga_module_inst|h_state.H_BACK_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_state~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~18 .extended_lut = "off";
defparam \vga_module_inst|h_state~18 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \vga_module_inst|h_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N1
dffeas \vga_module_inst|h_state.H_BACK_STATE (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|h_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_state.H_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_state.H_BACK_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|h_state.H_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N33
cyclonev_lcell_comb \vga_module_inst|hysnc_reg~0 (
// Equation(s):
// \vga_module_inst|hysnc_reg~0_combout  = ( \vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE_q  & ( \vga_module_inst|h_state.H_PULSE_STATE~q  & ( \vga_module_inst|h_state.H_BACK_STATE~q  ) ) ) # ( !\vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE_q  & ( 
// \vga_module_inst|h_state.H_PULSE_STATE~q  & ( \vga_module_inst|h_state.H_BACK_STATE~q  ) ) ) # ( \vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE_q  & ( !\vga_module_inst|h_state.H_PULSE_STATE~q  ) ) # ( !\vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE_q 
//  & ( !\vga_module_inst|h_state.H_PULSE_STATE~q  & ( ((!\vga_module_inst|h_state.H_ACTIVE_STATE~q ) # (\vga_module_inst|hysnc_reg~q )) # (\vga_module_inst|h_state.H_BACK_STATE~q ) ) ) )

	.dataa(!\vga_module_inst|h_state.H_BACK_STATE~q ),
	.datab(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(!\vga_module_inst|hysnc_reg~q ),
	.datae(!\vga_module_inst|h_state.H_FRONT_STATE~DUPLICATE_q ),
	.dataf(!\vga_module_inst|h_state.H_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|hysnc_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|hysnc_reg~0 .extended_lut = "off";
defparam \vga_module_inst|hysnc_reg~0 .lut_mask = 64'hDDFFFFFF55555555;
defparam \vga_module_inst|hysnc_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N44
dffeas \vga_module_inst|hysnc_reg (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|hysnc_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|hysnc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|hysnc_reg .is_wysiwyg = "true";
defparam \vga_module_inst|hysnc_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N0
cyclonev_lcell_comb \vga_module_inst|Add1~29 (
// Equation(s):
// \vga_module_inst|Add1~29_sumout  = SUM(( \vga_module_inst|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_module_inst|Add1~30  = CARRY(( \vga_module_inst|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~29_sumout ),
	.cout(\vga_module_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~29 .extended_lut = "off";
defparam \vga_module_inst|Add1~29 .lut_mask = 64'h0000000000003333;
defparam \vga_module_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N9
cyclonev_lcell_comb \vga_module_inst|Add1~5 (
// Equation(s):
// \vga_module_inst|Add1~5_sumout  = SUM(( \vga_module_inst|v_counter [3] ) + ( GND ) + ( \vga_module_inst|Add1~34  ))
// \vga_module_inst|Add1~6  = CARRY(( \vga_module_inst|v_counter [3] ) + ( GND ) + ( \vga_module_inst|Add1~34  ))

	.dataa(!\vga_module_inst|v_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~5_sumout ),
	.cout(\vga_module_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~5 .extended_lut = "off";
defparam \vga_module_inst|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N12
cyclonev_lcell_comb \vga_module_inst|Add1~25 (
// Equation(s):
// \vga_module_inst|Add1~25_sumout  = SUM(( \vga_module_inst|v_counter [4] ) + ( GND ) + ( \vga_module_inst|Add1~6  ))
// \vga_module_inst|Add1~26  = CARRY(( \vga_module_inst|v_counter [4] ) + ( GND ) + ( \vga_module_inst|Add1~6  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~25_sumout ),
	.cout(\vga_module_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~25 .extended_lut = "off";
defparam \vga_module_inst|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N54
cyclonev_lcell_comb \vga_module_inst|line_done~0 (
// Equation(s):
// \vga_module_inst|line_done~0_combout  = ( \vga_module_inst|Equal1~1_combout  & ( \vga_module_inst|h_state.H_ACTIVE_STATE~q  & ( (!\vga_module_inst|h_state.H_BACK_STATE~q  & (((\vga_module_inst|line_done~q )))) # (\vga_module_inst|h_state.H_BACK_STATE~q  & 
// (\vga_module_inst|h_counter[5]~DUPLICATE_q  & (!\vga_module_inst|h_counter [0]))) ) ) ) # ( !\vga_module_inst|Equal1~1_combout  & ( \vga_module_inst|h_state.H_ACTIVE_STATE~q  & ( (\vga_module_inst|line_done~q  & !\vga_module_inst|h_state.H_BACK_STATE~q ) 
// ) ) ) # ( \vga_module_inst|Equal1~1_combout  & ( !\vga_module_inst|h_state.H_ACTIVE_STATE~q  & ( (\vga_module_inst|h_counter[5]~DUPLICATE_q  & (!\vga_module_inst|h_counter [0] & \vga_module_inst|h_state.H_BACK_STATE~q )) ) ) )

	.dataa(!\vga_module_inst|h_counter[5]~DUPLICATE_q ),
	.datab(!\vga_module_inst|h_counter [0]),
	.datac(!\vga_module_inst|line_done~q ),
	.datad(!\vga_module_inst|h_state.H_BACK_STATE~q ),
	.datae(!\vga_module_inst|Equal1~1_combout ),
	.dataf(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|line_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|line_done~0 .extended_lut = "off";
defparam \vga_module_inst|line_done~0 .lut_mask = 64'h000000440F000F44;
defparam \vga_module_inst|line_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N14
dffeas \vga_module_inst|line_done (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|line_done~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|line_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|line_done .is_wysiwyg = "true";
defparam \vga_module_inst|line_done .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N53
dffeas \vga_module_inst|v_counter[4] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[4] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N15
cyclonev_lcell_comb \vga_module_inst|Add1~17 (
// Equation(s):
// \vga_module_inst|Add1~17_sumout  = SUM(( \vga_module_inst|v_counter[5]~DUPLICATE_q  ) + ( GND ) + ( \vga_module_inst|Add1~26  ))
// \vga_module_inst|Add1~18  = CARRY(( \vga_module_inst|v_counter[5]~DUPLICATE_q  ) + ( GND ) + ( \vga_module_inst|Add1~26  ))

	.dataa(!\vga_module_inst|v_counter[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~17_sumout ),
	.cout(\vga_module_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~17 .extended_lut = "off";
defparam \vga_module_inst|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N49
dffeas \vga_module_inst|v_counter[5]~DUPLICATE (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N18
cyclonev_lcell_comb \vga_module_inst|Add1~21 (
// Equation(s):
// \vga_module_inst|Add1~21_sumout  = SUM(( \vga_module_inst|v_counter [6] ) + ( GND ) + ( \vga_module_inst|Add1~18  ))
// \vga_module_inst|Add1~22  = CARRY(( \vga_module_inst|v_counter [6] ) + ( GND ) + ( \vga_module_inst|Add1~18  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~21_sumout ),
	.cout(\vga_module_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~21 .extended_lut = "off";
defparam \vga_module_inst|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N11
dffeas \vga_module_inst|v_counter[6] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[6] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N21
cyclonev_lcell_comb \vga_module_inst|Add1~9 (
// Equation(s):
// \vga_module_inst|Add1~9_sumout  = SUM(( \vga_module_inst|v_counter [7] ) + ( GND ) + ( \vga_module_inst|Add1~22  ))
// \vga_module_inst|Add1~10  = CARRY(( \vga_module_inst|v_counter [7] ) + ( GND ) + ( \vga_module_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~9_sumout ),
	.cout(\vga_module_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~9 .extended_lut = "off";
defparam \vga_module_inst|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N23
dffeas \vga_module_inst|v_counter[7] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[7] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N24
cyclonev_lcell_comb \vga_module_inst|Add1~13 (
// Equation(s):
// \vga_module_inst|Add1~13_sumout  = SUM(( \vga_module_inst|v_counter [8] ) + ( GND ) + ( \vga_module_inst|Add1~10  ))
// \vga_module_inst|Add1~14  = CARRY(( \vga_module_inst|v_counter [8] ) + ( GND ) + ( \vga_module_inst|Add1~10  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~13_sumout ),
	.cout(\vga_module_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~13 .extended_lut = "off";
defparam \vga_module_inst|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N20
dffeas \vga_module_inst|v_counter[8] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[8] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N27
cyclonev_lcell_comb \vga_module_inst|Add1~1 (
// Equation(s):
// \vga_module_inst|Add1~1_sumout  = SUM(( \vga_module_inst|v_counter [9] ) + ( GND ) + ( \vga_module_inst|Add1~14  ))

	.dataa(!\vga_module_inst|v_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~1 .extended_lut = "off";
defparam \vga_module_inst|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N28
dffeas \vga_module_inst|v_counter[9] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[9] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N42
cyclonev_lcell_comb \vga_module_inst|Equal6~0 (
// Equation(s):
// \vga_module_inst|Equal6~0_combout  = ( !\vga_module_inst|v_counter [2] & ( (!\vga_module_inst|v_counter [6] & (!\vga_module_inst|v_counter [9] & !\vga_module_inst|v_counter [1])) ) )

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [6]),
	.datac(!\vga_module_inst|v_counter [9]),
	.datad(!\vga_module_inst|v_counter [1]),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal6~0 .extended_lut = "off";
defparam \vga_module_inst|Equal6~0 .lut_mask = 64'hC000C00000000000;
defparam \vga_module_inst|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N45
cyclonev_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = ( !\vga_module_inst|v_counter [4] & ( (!\vga_module_inst|v_counter [7] & !\vga_module_inst|v_counter [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [7]),
	.datad(!\vga_module_inst|v_counter [8]),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~0 .extended_lut = "off";
defparam \LessThan4~0 .lut_mask = 64'hF000F00000000000;
defparam \LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N3
cyclonev_lcell_comb \vga_module_inst|Equal6~2 (
// Equation(s):
// \vga_module_inst|Equal6~2_combout  = ( \vga_module_inst|Equal6~1_combout  & ( (\vga_module_inst|Equal6~0_combout  & \LessThan4~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|Equal6~0_combout ),
	.datad(!\LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal6~2 .extended_lut = "off";
defparam \vga_module_inst|Equal6~2 .lut_mask = 64'h00000000000F000F;
defparam \vga_module_inst|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N36
cyclonev_lcell_comb \vga_module_inst|v_state~19 (
// Equation(s):
// \vga_module_inst|v_state~19_combout  = ( \vga_module_inst|Equal5~1_combout  & ( (!\vga_module_inst|line_done~q  & (((\vga_module_inst|v_state.V_FRONT_STATE~q )))) # (\vga_module_inst|line_done~q  & ((!\vga_module_inst|v_state.V_ACTIVE_STATE~q ) # 
// ((\vga_module_inst|v_state.V_FRONT_STATE~q  & !\vga_module_inst|Equal6~2_combout )))) ) ) # ( !\vga_module_inst|Equal5~1_combout  & ( (\vga_module_inst|v_state.V_FRONT_STATE~q  & ((!\vga_module_inst|line_done~q ) # (!\vga_module_inst|Equal6~2_combout ))) 
// ) )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_module_inst|line_done~q ),
	.datac(!\vga_module_inst|v_state.V_FRONT_STATE~q ),
	.datad(!\vga_module_inst|Equal6~2_combout ),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_state~19 .extended_lut = "off";
defparam \vga_module_inst|v_state~19 .lut_mask = 64'h0F0C0F0C2F2E2F2E;
defparam \vga_module_inst|v_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N56
dffeas \vga_module_inst|v_state.V_FRONT_STATE (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|v_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_state.V_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_state.V_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|v_state.V_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N18
cyclonev_lcell_comb \vga_module_inst|Equal5~0 (
// Equation(s):
// \vga_module_inst|Equal5~0_combout  = ( \vga_module_inst|v_counter [7] & ( \vga_module_inst|v_counter [2] & ( (!\vga_module_inst|v_counter [9] & (\vga_module_inst|v_counter [4] & (\vga_module_inst|v_counter [8] & \vga_module_inst|v_counter [6]))) ) ) )

	.dataa(!\vga_module_inst|v_counter [9]),
	.datab(!\vga_module_inst|v_counter [4]),
	.datac(!\vga_module_inst|v_counter [8]),
	.datad(!\vga_module_inst|v_counter [6]),
	.datae(!\vga_module_inst|v_counter [7]),
	.dataf(!\vga_module_inst|v_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal5~0 .extended_lut = "off";
defparam \vga_module_inst|Equal5~0 .lut_mask = 64'h0000000000000002;
defparam \vga_module_inst|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N54
cyclonev_lcell_comb \vga_module_inst|v_counter[5]~1 (
// Equation(s):
// \vga_module_inst|v_counter[5]~1_combout  = ( \LessThan4~0_combout  & ( \vga_module_inst|Equal6~1_combout  & ( (!\vga_module_inst|v_state.V_FRONT_STATE~q  & (\vga_module_inst|v_counter [1] & ((\vga_module_inst|Equal5~0_combout )))) # 
// (\vga_module_inst|v_state.V_FRONT_STATE~q  & (((\vga_module_inst|Equal6~0_combout )))) ) ) ) # ( !\LessThan4~0_combout  & ( \vga_module_inst|Equal6~1_combout  & ( (\vga_module_inst|v_counter [1] & (!\vga_module_inst|v_state.V_FRONT_STATE~q  & 
// \vga_module_inst|Equal5~0_combout )) ) ) )

	.dataa(!\vga_module_inst|v_counter [1]),
	.datab(!\vga_module_inst|Equal6~0_combout ),
	.datac(!\vga_module_inst|v_state.V_FRONT_STATE~q ),
	.datad(!\vga_module_inst|Equal5~0_combout ),
	.datae(!\LessThan4~0_combout ),
	.dataf(!\vga_module_inst|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_counter[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_counter[5]~1 .extended_lut = "off";
defparam \vga_module_inst|v_counter[5]~1 .lut_mask = 64'h0000000000500353;
defparam \vga_module_inst|v_counter[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N15
cyclonev_lcell_comb \vga_module_inst|Equal7~0 (
// Equation(s):
// \vga_module_inst|Equal7~0_combout  = ( \vga_module_inst|Equal6~0_combout  & ( (\LessThan4~0_combout  & !\vga_module_inst|v_counter [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan4~0_combout ),
	.datad(!\vga_module_inst|v_counter [3]),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal7~0 .extended_lut = "off";
defparam \vga_module_inst|Equal7~0 .lut_mask = 64'h000000000F000F00;
defparam \vga_module_inst|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N24
cyclonev_lcell_comb \vga_module_inst|v_state~20 (
// Equation(s):
// \vga_module_inst|v_state~20_combout  = ( !\vga_module_inst|v_state.V_PULSE_STATE~q  & ( (\vga_module_inst|v_state.V_FRONT_STATE~q  & (((\vga_module_inst|Equal6~2_combout  & (\vga_module_inst|line_done~q ))))) ) ) # ( 
// \vga_module_inst|v_state.V_PULSE_STATE~q  & ( ((!\vga_module_inst|Equal7~0_combout ) # ((!\vga_module_inst|v_counter [0]) # ((!\vga_module_inst|line_done~q ) # (\vga_module_inst|v_counter[5]~DUPLICATE_q )))) ) )

	.dataa(!\vga_module_inst|v_state.V_FRONT_STATE~q ),
	.datab(!\vga_module_inst|Equal7~0_combout ),
	.datac(!\vga_module_inst|v_counter [0]),
	.datad(!\vga_module_inst|line_done~q ),
	.datae(!\vga_module_inst|v_state.V_PULSE_STATE~q ),
	.dataf(!\vga_module_inst|v_counter[5]~DUPLICATE_q ),
	.datag(!\vga_module_inst|Equal6~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_state~20 .extended_lut = "on";
defparam \vga_module_inst|v_state~20 .lut_mask = 64'h0005FFFC0005FFFF;
defparam \vga_module_inst|v_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y68_N25
dffeas \vga_module_inst|v_state.V_PULSE_STATE (
	.clk(!\clock_vga~q ),
	.d(\vga_module_inst|v_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_state.V_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_state.V_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|v_state.V_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N48
cyclonev_lcell_comb \vga_module_inst|v_state~17 (
// Equation(s):
// \vga_module_inst|v_state~17_combout  = ( \vga_module_inst|v_counter [0] & ( \vga_module_inst|v_state.V_PULSE_STATE~q  & ( ((!\vga_module_inst|v_counter[5]~DUPLICATE_q  & (\vga_module_inst|Equal7~0_combout  & \vga_module_inst|line_done~q ))) # 
// (\vga_module_inst|v_state.V_BACK_STATE~q ) ) ) ) # ( !\vga_module_inst|v_counter [0] & ( \vga_module_inst|v_state.V_PULSE_STATE~q  & ( (\vga_module_inst|v_state.V_BACK_STATE~q  & ((!\vga_module_inst|v_counter[5]~DUPLICATE_q ) # 
// ((!\vga_module_inst|Equal7~0_combout ) # (!\vga_module_inst|line_done~q )))) ) ) ) # ( \vga_module_inst|v_counter [0] & ( !\vga_module_inst|v_state.V_PULSE_STATE~q  & ( \vga_module_inst|v_state.V_BACK_STATE~q  ) ) ) # ( !\vga_module_inst|v_counter [0] & ( 
// !\vga_module_inst|v_state.V_PULSE_STATE~q  & ( (\vga_module_inst|v_state.V_BACK_STATE~q  & ((!\vga_module_inst|v_counter[5]~DUPLICATE_q ) # ((!\vga_module_inst|Equal7~0_combout ) # (!\vga_module_inst|line_done~q )))) ) ) )

	.dataa(!\vga_module_inst|v_counter[5]~DUPLICATE_q ),
	.datab(!\vga_module_inst|Equal7~0_combout ),
	.datac(!\vga_module_inst|v_state.V_BACK_STATE~q ),
	.datad(!\vga_module_inst|line_done~q ),
	.datae(!\vga_module_inst|v_counter [0]),
	.dataf(!\vga_module_inst|v_state.V_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_state~17 .extended_lut = "off";
defparam \vga_module_inst|v_state~17 .lut_mask = 64'h0F0E0F0F0F0E0F2F;
defparam \vga_module_inst|v_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N41
dffeas \vga_module_inst|v_state.V_BACK_STATE (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|v_state~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_state.V_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_state.V_BACK_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|v_state.V_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N50
dffeas \vga_module_inst|v_counter[5] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[5] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N51
cyclonev_lcell_comb \vga_module_inst|v_counter[5]~2 (
// Equation(s):
// \vga_module_inst|v_counter[5]~2_combout  = ( \vga_module_inst|v_counter [0] & ( \vga_module_inst|v_counter [5] & ( (\vga_module_inst|v_counter[5]~1_combout  & (!\vga_module_inst|v_state.V_BACK_STATE~q  & !\vga_module_inst|v_state.V_PULSE_STATE~q )) ) ) ) 
// # ( !\vga_module_inst|v_counter [0] & ( \vga_module_inst|v_counter [5] & ( (!\vga_module_inst|v_state.V_BACK_STATE~q  & (\vga_module_inst|v_counter[5]~1_combout  & ((!\vga_module_inst|v_state.V_PULSE_STATE~q )))) # (\vga_module_inst|v_state.V_BACK_STATE~q 
//  & (((\vga_module_inst|Equal7~0_combout )))) ) ) ) # ( \vga_module_inst|v_counter [0] & ( !\vga_module_inst|v_counter [5] & ( (!\vga_module_inst|v_state.V_BACK_STATE~q  & ((!\vga_module_inst|v_state.V_PULSE_STATE~q  & 
// (\vga_module_inst|v_counter[5]~1_combout )) # (\vga_module_inst|v_state.V_PULSE_STATE~q  & ((\vga_module_inst|Equal7~0_combout ))))) ) ) ) # ( !\vga_module_inst|v_counter [0] & ( !\vga_module_inst|v_counter [5] & ( (\vga_module_inst|v_counter[5]~1_combout 
//  & (!\vga_module_inst|v_state.V_BACK_STATE~q  & !\vga_module_inst|v_state.V_PULSE_STATE~q )) ) ) )

	.dataa(!\vga_module_inst|v_counter[5]~1_combout ),
	.datab(!\vga_module_inst|Equal7~0_combout ),
	.datac(!\vga_module_inst|v_state.V_BACK_STATE~q ),
	.datad(!\vga_module_inst|v_state.V_PULSE_STATE~q ),
	.datae(!\vga_module_inst|v_counter [0]),
	.dataf(!\vga_module_inst|v_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_counter[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_counter[5]~2 .extended_lut = "off";
defparam \vga_module_inst|v_counter[5]~2 .lut_mask = 64'h5000503053035000;
defparam \vga_module_inst|v_counter[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N41
dffeas \vga_module_inst|v_counter[0] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[0] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N3
cyclonev_lcell_comb \vga_module_inst|Add1~37 (
// Equation(s):
// \vga_module_inst|Add1~37_sumout  = SUM(( \vga_module_inst|v_counter [1] ) + ( GND ) + ( \vga_module_inst|Add1~30  ))
// \vga_module_inst|Add1~38  = CARRY(( \vga_module_inst|v_counter [1] ) + ( GND ) + ( \vga_module_inst|Add1~30  ))

	.dataa(!\vga_module_inst|v_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~37_sumout ),
	.cout(\vga_module_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~37 .extended_lut = "off";
defparam \vga_module_inst|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N8
dffeas \vga_module_inst|v_counter[1] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[1] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N6
cyclonev_lcell_comb \vga_module_inst|Add1~33 (
// Equation(s):
// \vga_module_inst|Add1~33_sumout  = SUM(( \vga_module_inst|v_counter [2] ) + ( GND ) + ( \vga_module_inst|Add1~38  ))
// \vga_module_inst|Add1~34  = CARRY(( \vga_module_inst|v_counter [2] ) + ( GND ) + ( \vga_module_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~33_sumout ),
	.cout(\vga_module_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~33 .extended_lut = "off";
defparam \vga_module_inst|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N14
dffeas \vga_module_inst|v_counter[2] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[2] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N17
dffeas \vga_module_inst|v_counter[3] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[5]~2_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[3] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N6
cyclonev_lcell_comb \vga_module_inst|Equal6~1 (
// Equation(s):
// \vga_module_inst|Equal6~1_combout  = ( !\vga_module_inst|v_counter[5]~DUPLICATE_q  & ( (\vga_module_inst|v_counter [3] & \vga_module_inst|v_counter [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [3]),
	.datad(!\vga_module_inst|v_counter [0]),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal6~1 .extended_lut = "off";
defparam \vga_module_inst|Equal6~1 .lut_mask = 64'h000F000F00000000;
defparam \vga_module_inst|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N39
cyclonev_lcell_comb \vga_module_inst|Equal5~1 (
// Equation(s):
// \vga_module_inst|Equal5~1_combout  = ( \vga_module_inst|Equal5~0_combout  & ( (\vga_module_inst|Equal6~1_combout  & \vga_module_inst|v_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|Equal6~1_combout ),
	.datad(!\vga_module_inst|v_counter [1]),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal5~1 .extended_lut = "off";
defparam \vga_module_inst|Equal5~1 .lut_mask = 64'h00000000000F000F;
defparam \vga_module_inst|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N0
cyclonev_lcell_comb \vga_module_inst|Equal8~0 (
// Equation(s):
// \vga_module_inst|Equal8~0_combout  = ( \vga_module_inst|v_counter[5]~DUPLICATE_q  & ( (\LessThan4~0_combout  & (\vga_module_inst|Equal6~0_combout  & (!\vga_module_inst|v_counter [0] & !\vga_module_inst|v_counter [3]))) ) )

	.dataa(!\LessThan4~0_combout ),
	.datab(!\vga_module_inst|Equal6~0_combout ),
	.datac(!\vga_module_inst|v_counter [0]),
	.datad(!\vga_module_inst|v_counter [3]),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal8~0 .extended_lut = "off";
defparam \vga_module_inst|Equal8~0 .lut_mask = 64'h0000000010001000;
defparam \vga_module_inst|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N9
cyclonev_lcell_comb \vga_module_inst|v_state~18 (
// Equation(s):
// \vga_module_inst|v_state~18_combout  = ( \vga_module_inst|v_state.V_BACK_STATE~q  & ( (!\vga_module_inst|line_done~q ) # (!\vga_module_inst|Equal8~0_combout ) ) ) # ( !\vga_module_inst|v_state.V_BACK_STATE~q  & ( ((\vga_module_inst|Equal5~1_combout  & 
// \vga_module_inst|line_done~q )) # (\vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_module_inst|Equal5~1_combout ),
	.datac(!\vga_module_inst|line_done~q ),
	.datad(!\vga_module_inst|Equal8~0_combout ),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_state.V_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_state~18 .extended_lut = "off";
defparam \vga_module_inst|v_state~18 .lut_mask = 64'h57575757FFF0FFF0;
defparam \vga_module_inst|v_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N56
dffeas \vga_module_inst|v_state.V_ACTIVE_STATE (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|v_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_state.V_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|v_state.V_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N12
cyclonev_lcell_comb \vga_module_inst|vsync_reg~0 (
// Equation(s):
// \vga_module_inst|vsync_reg~0_combout  = ( \vga_module_inst|v_state.V_FRONT_STATE~q  & ( (!\vga_module_inst|v_state.V_PULSE_STATE~q ) # (\vga_module_inst|v_state.V_BACK_STATE~q ) ) ) # ( !\vga_module_inst|v_state.V_FRONT_STATE~q  & ( 
// ((!\vga_module_inst|v_state.V_PULSE_STATE~q  & ((!\vga_module_inst|v_state.V_ACTIVE_STATE~q ) # (\vga_module_inst|vsync_reg~q )))) # (\vga_module_inst|v_state.V_BACK_STATE~q ) ) )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_module_inst|vsync_reg~q ),
	.datac(!\vga_module_inst|v_state.V_BACK_STATE~q ),
	.datad(!\vga_module_inst|v_state.V_PULSE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_state.V_FRONT_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|vsync_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|vsync_reg~0 .extended_lut = "off";
defparam \vga_module_inst|vsync_reg~0 .lut_mask = 64'hBF0FBF0FFF0FFF0F;
defparam \vga_module_inst|vsync_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N26
dffeas \vga_module_inst|vsync_reg (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|vsync_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|vsync_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|vsync_reg .is_wysiwyg = "true";
defparam \vga_module_inst|vsync_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \input_chave~input (
	.i(input_chave),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_chave~input_o ));
// synopsys translate_off
defparam \input_chave~input .bus_hold = "false";
defparam \input_chave~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N0
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [0]) ) + ( VCC ) + ( !VCC ))
// \Add1~26  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [0]) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(!\vga_module_inst|v_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h00000000000000F0;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N3
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [1]) ) + ( GND ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [1]) ) + ( GND ) + ( \Add1~26  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00000A0A;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N6
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( (\vga_module_inst|v_counter [2] & !\vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) + ( GND ) + ( \Add1~22  ))
// \Add1~30  = CARRY(( (\vga_module_inst|v_counter [2] & !\vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [2]),
	.datac(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00003030;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N9
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [3]) ) + ( VCC ) + ( \Add1~30  ))
// \Add1~18  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [3]) ) + ( VCC ) + ( \Add1~30  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000000000000A0A;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N12
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [4]) ) + ( GND ) + ( \Add1~18  ))
// \Add1~2  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [4]) ) + ( GND ) + ( \Add1~18  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000A0A;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N15
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter[5]~DUPLICATE_q ) ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter[5]~DUPLICATE_q ) ) + ( GND ) + ( \Add1~2  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|v_counter[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF000000AA;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N18
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( (\vga_module_inst|v_counter [6] & !\vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( (\vga_module_inst|v_counter [6] & !\vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [6]),
	.datac(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00003030;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N21
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [7]) ) + ( VCC ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [7]) ) + ( VCC ) + ( \Add1~10  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h00000000000000AA;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N24
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( (\vga_module_inst|v_counter [8] & !\vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) + ( VCC ) + ( \Add1~14  ))

	.dataa(!\vga_module_inst|v_counter [8]),
	.datab(gnd),
	.datac(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000000000005050;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N30
cyclonev_lcell_comb \zoom_core|Add1~17 (
// Equation(s):
// \zoom_core|Add1~17_sumout  = SUM(( \Add1~17_sumout  ) + ( VCC ) + ( !VCC ))
// \zoom_core|Add1~18  = CARRY(( \Add1~17_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add1~17_sumout ),
	.cout(\zoom_core|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add1~17 .extended_lut = "off";
defparam \zoom_core|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \zoom_core|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N33
cyclonev_lcell_comb \zoom_core|Add1~21 (
// Equation(s):
// \zoom_core|Add1~21_sumout  = SUM(( \Add1~1_sumout  ) + ( VCC ) + ( \zoom_core|Add1~18  ))
// \zoom_core|Add1~22  = CARRY(( \Add1~1_sumout  ) + ( VCC ) + ( \zoom_core|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\zoom_core|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add1~21_sumout ),
	.cout(\zoom_core|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add1~21 .extended_lut = "off";
defparam \zoom_core|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \zoom_core|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N36
cyclonev_lcell_comb \zoom_core|Add1~13 (
// Equation(s):
// \zoom_core|Add1~13_sumout  = SUM(( \Add1~5_sumout  ) + ( VCC ) + ( \zoom_core|Add1~22  ))
// \zoom_core|Add1~14  = CARRY(( \Add1~5_sumout  ) + ( VCC ) + ( \zoom_core|Add1~22  ))

	.dataa(gnd),
	.datab(!\Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\zoom_core|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add1~13_sumout ),
	.cout(\zoom_core|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add1~13 .extended_lut = "off";
defparam \zoom_core|Add1~13 .lut_mask = 64'h0000000000003333;
defparam \zoom_core|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N39
cyclonev_lcell_comb \zoom_core|Add1~9 (
// Equation(s):
// \zoom_core|Add1~9_sumout  = SUM(( \Add1~9_sumout  ) + ( VCC ) + ( \zoom_core|Add1~14  ))
// \zoom_core|Add1~10  = CARRY(( \Add1~9_sumout  ) + ( VCC ) + ( \zoom_core|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\zoom_core|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add1~9_sumout ),
	.cout(\zoom_core|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add1~9 .extended_lut = "off";
defparam \zoom_core|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \zoom_core|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N42
cyclonev_lcell_comb \zoom_core|Add1~1 (
// Equation(s):
// \zoom_core|Add1~1_sumout  = SUM(( \Add1~13_sumout  ) + ( GND ) + ( \zoom_core|Add1~10  ))
// \zoom_core|Add1~2  = CARRY(( \Add1~13_sumout  ) + ( GND ) + ( \zoom_core|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\zoom_core|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add1~1_sumout ),
	.cout(\zoom_core|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add1~1 .extended_lut = "off";
defparam \zoom_core|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \zoom_core|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N45
cyclonev_lcell_comb \zoom_core|Add1~5 (
// Equation(s):
// \zoom_core|Add1~5_sumout  = SUM(( \Add1~33_sumout  ) + ( GND ) + ( \zoom_core|Add1~2  ))

	.dataa(!\Add1~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\zoom_core|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add1~5 .extended_lut = "off";
defparam \zoom_core|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \zoom_core|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N54
cyclonev_lcell_comb \zoom_core|LessThan1~0 (
// Equation(s):
// \zoom_core|LessThan1~0_combout  = ( \zoom_core|Add1~1_sumout  & ( (\zoom_core|Add1~9_sumout  & (\zoom_core|Add1~13_sumout  & \zoom_core|Add1~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\zoom_core|Add1~9_sumout ),
	.datac(!\zoom_core|Add1~13_sumout ),
	.datad(!\zoom_core|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\zoom_core|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zoom_core|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zoom_core|LessThan1~0 .extended_lut = "off";
defparam \zoom_core|LessThan1~0 .lut_mask = 64'h0000000000030003;
defparam \zoom_core|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N0
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [1]) ) + ( VCC ) + ( !VCC ))
// \Add0~14  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [1]) ) + ( VCC ) + ( !VCC ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000000000000A0A;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N3
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [2]) ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [2]) ) + ( GND ) + ( \Add0~14  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|h_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000AA;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N6
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [3]) ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [3]) ) + ( GND ) + ( \Add0~18  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|h_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000AA;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N9
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [4]) ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [4]) ) + ( GND ) + ( \Add0~22  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|h_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000AA;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N12
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter[5]~DUPLICATE_q ) ) + ( VCC ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter[5]~DUPLICATE_q ) ) + ( VCC ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_module_inst|h_counter[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h00000000000000F0;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N15
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [6]) ) + ( VCC ) + ( \Add0~30  ))
// \Add0~10  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [6]) ) + ( VCC ) + ( \Add0~30  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|h_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h00000000000000AA;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N18
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [7]) ) + ( GND ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [7]) ) + ( GND ) + ( \Add0~10  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000AA;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N21
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [8]) ) + ( VCC ) + ( \Add0~6  ))
// \Add0~2  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [8]) ) + ( VCC ) + ( \Add0~6  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|h_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000AA;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( (\vga_module_inst|h_counter [9] & !\vga_module_inst|h_state.H_ACTIVE_STATE~q ) ) + ( VCC ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [9]),
	.datac(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000000000003030;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N30
cyclonev_lcell_comb \zoom_core|Add0~13 (
// Equation(s):
// \zoom_core|Add0~13_sumout  = SUM(( \Add0~29_sumout  ) + ( VCC ) + ( !VCC ))
// \zoom_core|Add0~14  = CARRY(( \Add0~29_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add0~13_sumout ),
	.cout(\zoom_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add0~13 .extended_lut = "off";
defparam \zoom_core|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \zoom_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N33
cyclonev_lcell_comb \zoom_core|Add0~17 (
// Equation(s):
// \zoom_core|Add0~17_sumout  = SUM(( \Add0~9_sumout  ) + ( GND ) + ( \zoom_core|Add0~14  ))
// \zoom_core|Add0~18  = CARRY(( \Add0~9_sumout  ) + ( GND ) + ( \zoom_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\zoom_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add0~17_sumout ),
	.cout(\zoom_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add0~17 .extended_lut = "off";
defparam \zoom_core|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \zoom_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N36
cyclonev_lcell_comb \zoom_core|Add0~9 (
// Equation(s):
// \zoom_core|Add0~9_sumout  = SUM(( \Add0~5_sumout  ) + ( VCC ) + ( \zoom_core|Add0~18  ))
// \zoom_core|Add0~10  = CARRY(( \Add0~5_sumout  ) + ( VCC ) + ( \zoom_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\zoom_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add0~9_sumout ),
	.cout(\zoom_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add0~9 .extended_lut = "off";
defparam \zoom_core|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \zoom_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N39
cyclonev_lcell_comb \zoom_core|Add0~5 (
// Equation(s):
// \zoom_core|Add0~5_sumout  = SUM(( \Add0~1_sumout  ) + ( GND ) + ( \zoom_core|Add0~10  ))
// \zoom_core|Add0~6  = CARRY(( \Add0~1_sumout  ) + ( GND ) + ( \zoom_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\zoom_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add0~5_sumout ),
	.cout(\zoom_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add0~5 .extended_lut = "off";
defparam \zoom_core|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \zoom_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N42
cyclonev_lcell_comb \zoom_core|Add0~1 (
// Equation(s):
// \zoom_core|Add0~1_sumout  = SUM(( \Add0~33_sumout  ) + ( GND ) + ( \zoom_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\zoom_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\zoom_core|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zoom_core|Add0~1 .extended_lut = "off";
defparam \zoom_core|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \zoom_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N51
cyclonev_lcell_comb \coluna_sel[8]~0 (
// Equation(s):
// \coluna_sel[8]~0_combout  = ( \zoom_core|Add0~1_sumout  & ( (\Add0~1_sumout ) # (\input_chave~input_o ) ) ) # ( !\zoom_core|Add0~1_sumout  & ( (!\input_chave~input_o  & \Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\input_chave~input_o ),
	.datac(!\Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_core|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coluna_sel[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coluna_sel[8]~0 .extended_lut = "off";
defparam \coluna_sel[8]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \coluna_sel[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N30
cyclonev_lcell_comb \framebuffer|Add1~9 (
// Equation(s):
// \framebuffer|Add1~9_sumout  = SUM(( \coluna_sel[8]~0_combout  ) + ( (!\input_chave~input_o  & (((\Add1~29_sumout )))) # (\input_chave~input_o  & (((\zoom_core|Add1~17_sumout )) # (\zoom_core|LessThan1~0_combout ))) ) + ( !VCC ))
// \framebuffer|Add1~10  = CARRY(( \coluna_sel[8]~0_combout  ) + ( (!\input_chave~input_o  & (((\Add1~29_sumout )))) # (\input_chave~input_o  & (((\zoom_core|Add1~17_sumout )) # (\zoom_core|LessThan1~0_combout ))) ) + ( !VCC ))

	.dataa(!\zoom_core|LessThan1~0_combout ),
	.datab(!\input_chave~input_o ),
	.datac(!\Add1~29_sumout ),
	.datad(!\coluna_sel[8]~0_combout ),
	.datae(gnd),
	.dataf(!\zoom_core|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add1~9_sumout ),
	.cout(\framebuffer|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add1~9 .extended_lut = "off";
defparam \framebuffer|Add1~9 .lut_mask = 64'h0000E2C0000000FF;
defparam \framebuffer|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N33
cyclonev_lcell_comb \framebuffer|Add1~13 (
// Equation(s):
// \framebuffer|Add1~13_sumout  = SUM(( (!\input_chave~input_o  & (((\Add1~17_sumout )))) # (\input_chave~input_o  & (((\zoom_core|Add1~21_sumout )) # (\zoom_core|LessThan1~0_combout ))) ) + ( GND ) + ( \framebuffer|Add1~10  ))
// \framebuffer|Add1~14  = CARRY(( (!\input_chave~input_o  & (((\Add1~17_sumout )))) # (\input_chave~input_o  & (((\zoom_core|Add1~21_sumout )) # (\zoom_core|LessThan1~0_combout ))) ) + ( GND ) + ( \framebuffer|Add1~10  ))

	.dataa(!\zoom_core|LessThan1~0_combout ),
	.datab(!\input_chave~input_o ),
	.datac(!\Add1~17_sumout ),
	.datad(!\zoom_core|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\framebuffer|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add1~13_sumout ),
	.cout(\framebuffer|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add1~13 .extended_lut = "off";
defparam \framebuffer|Add1~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \framebuffer|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N36
cyclonev_lcell_comb \framebuffer|Add1~17 (
// Equation(s):
// \framebuffer|Add1~17_sumout  = SUM(( (!\input_chave~input_o  & (\Add1~1_sumout )) # (\input_chave~input_o  & (((!\zoom_core|LessThan1~0_combout  & \zoom_core|Add1~13_sumout )))) ) + ( GND ) + ( \framebuffer|Add1~14  ))
// \framebuffer|Add1~18  = CARRY(( (!\input_chave~input_o  & (\Add1~1_sumout )) # (\input_chave~input_o  & (((!\zoom_core|LessThan1~0_combout  & \zoom_core|Add1~13_sumout )))) ) + ( GND ) + ( \framebuffer|Add1~14  ))

	.dataa(!\input_chave~input_o ),
	.datab(!\Add1~1_sumout ),
	.datac(!\zoom_core|LessThan1~0_combout ),
	.datad(!\zoom_core|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\framebuffer|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add1~17_sumout ),
	.cout(\framebuffer|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add1~17 .extended_lut = "off";
defparam \framebuffer|Add1~17 .lut_mask = 64'h0000FFFF00002272;
defparam \framebuffer|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N39
cyclonev_lcell_comb \framebuffer|Add1~21 (
// Equation(s):
// \framebuffer|Add1~21_sumout  = SUM(( GND ) + ( (!\input_chave~input_o  & (\Add1~5_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~9_sumout ))) ) + ( \framebuffer|Add1~18  ))
// \framebuffer|Add1~22  = CARRY(( GND ) + ( (!\input_chave~input_o  & (\Add1~5_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~9_sumout ))) ) + ( \framebuffer|Add1~18  ))

	.dataa(!\input_chave~input_o ),
	.datab(gnd),
	.datac(!\Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_core|Add1~9_sumout ),
	.datag(gnd),
	.cin(\framebuffer|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add1~21_sumout ),
	.cout(\framebuffer|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add1~21 .extended_lut = "off";
defparam \framebuffer|Add1~21 .lut_mask = 64'h0000F5A000000000;
defparam \framebuffer|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N42
cyclonev_lcell_comb \framebuffer|Add1~25 (
// Equation(s):
// \framebuffer|Add1~25_sumout  = SUM(( (!\input_chave~input_o  & (\Add1~9_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~1_sumout ))) ) + ( GND ) + ( \framebuffer|Add1~22  ))
// \framebuffer|Add1~26  = CARRY(( (!\input_chave~input_o  & (\Add1~9_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~1_sumout ))) ) + ( GND ) + ( \framebuffer|Add1~22  ))

	.dataa(gnd),
	.datab(!\input_chave~input_o ),
	.datac(!\Add1~9_sumout ),
	.datad(!\zoom_core|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\framebuffer|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add1~25_sumout ),
	.cout(\framebuffer|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add1~25 .extended_lut = "off";
defparam \framebuffer|Add1~25 .lut_mask = 64'h0000FFFF00000C3F;
defparam \framebuffer|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N45
cyclonev_lcell_comb \framebuffer|Add1~5 (
// Equation(s):
// \framebuffer|Add1~5_sumout  = SUM(( (!\input_chave~input_o  & (\Add1~13_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~5_sumout ))) ) + ( GND ) + ( \framebuffer|Add1~26  ))
// \framebuffer|Add1~6  = CARRY(( (!\input_chave~input_o  & (\Add1~13_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~5_sumout ))) ) + ( GND ) + ( \framebuffer|Add1~26  ))

	.dataa(!\Add1~13_sumout ),
	.datab(gnd),
	.datac(!\input_chave~input_o ),
	.datad(!\zoom_core|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\framebuffer|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add1~5_sumout ),
	.cout(\framebuffer|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add1~5 .extended_lut = "off";
defparam \framebuffer|Add1~5 .lut_mask = 64'h0000FFFF0000505F;
defparam \framebuffer|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N48
cyclonev_lcell_comb \framebuffer|Add1~1 (
// Equation(s):
// \framebuffer|Add1~1_sumout  = SUM(( GND ) + ( GND ) + ( \framebuffer|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\framebuffer|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add1~1 .extended_lut = "off";
defparam \framebuffer|Add1~1 .lut_mask = 64'h0000FFFF00000000;
defparam \framebuffer|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N54
cyclonev_lcell_comb \coluna_sel[7]~1 (
// Equation(s):
// \coluna_sel[7]~1_combout  = ( \Add0~5_sumout  & ( (!\input_chave~input_o ) # ((!\zoom_core|Add0~1_sumout  & \zoom_core|Add0~5_sumout )) ) ) # ( !\Add0~5_sumout  & ( (\input_chave~input_o  & (!\zoom_core|Add0~1_sumout  & \zoom_core|Add0~5_sumout )) ) )

	.dataa(!\input_chave~input_o ),
	.datab(!\zoom_core|Add0~1_sumout ),
	.datac(!\zoom_core|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coluna_sel[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coluna_sel[7]~1 .extended_lut = "off";
defparam \coluna_sel[7]~1 .lut_mask = 64'h04040404AEAEAEAE;
defparam \coluna_sel[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N57
cyclonev_lcell_comb \coluna_sel[6]~2 (
// Equation(s):
// \coluna_sel[6]~2_combout  = ( \Add0~9_sumout  & ( (!\input_chave~input_o ) # ((!\zoom_core|Add0~1_sumout  & \zoom_core|Add0~9_sumout )) ) ) # ( !\Add0~9_sumout  & ( (\input_chave~input_o  & (!\zoom_core|Add0~1_sumout  & \zoom_core|Add0~9_sumout )) ) )

	.dataa(!\input_chave~input_o ),
	.datab(!\zoom_core|Add0~1_sumout ),
	.datac(!\zoom_core|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coluna_sel[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coluna_sel[6]~2 .extended_lut = "off";
defparam \coluna_sel[6]~2 .lut_mask = 64'h04040404AEAEAEAE;
defparam \coluna_sel[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N0
cyclonev_lcell_comb \framebuffer|Add0~17 (
// Equation(s):
// \framebuffer|Add0~17_sumout  = SUM(( \coluna_sel[6]~2_combout  ) + ( (!\input_chave~input_o  & (((\Add1~25_sumout )))) # (\input_chave~input_o  & (((\zoom_core|LessThan1~0_combout )) # (\Add1~21_sumout ))) ) + ( !VCC ))
// \framebuffer|Add0~18  = CARRY(( \coluna_sel[6]~2_combout  ) + ( (!\input_chave~input_o  & (((\Add1~25_sumout )))) # (\input_chave~input_o  & (((\zoom_core|LessThan1~0_combout )) # (\Add1~21_sumout ))) ) + ( !VCC ))

	.dataa(!\input_chave~input_o ),
	.datab(!\Add1~21_sumout ),
	.datac(!\zoom_core|LessThan1~0_combout ),
	.datad(!\coluna_sel[6]~2_combout ),
	.datae(gnd),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~17_sumout ),
	.cout(\framebuffer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~17 .extended_lut = "off";
defparam \framebuffer|Add0~17 .lut_mask = 64'h0000EA40000000FF;
defparam \framebuffer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N3
cyclonev_lcell_comb \framebuffer|Add0~21 (
// Equation(s):
// \framebuffer|Add0~21_sumout  = SUM(( \coluna_sel[7]~1_combout  ) + ( (!\input_chave~input_o  & (\Add1~21_sumout )) # (\input_chave~input_o  & (((\zoom_core|LessThan1~0_combout ) # (\Add1~29_sumout )))) ) + ( \framebuffer|Add0~18  ))
// \framebuffer|Add0~22  = CARRY(( \coluna_sel[7]~1_combout  ) + ( (!\input_chave~input_o  & (\Add1~21_sumout )) # (\input_chave~input_o  & (((\zoom_core|LessThan1~0_combout ) # (\Add1~29_sumout )))) ) + ( \framebuffer|Add0~18  ))

	.dataa(!\input_chave~input_o ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\coluna_sel[7]~1_combout ),
	.datae(gnd),
	.dataf(!\zoom_core|LessThan1~0_combout ),
	.datag(gnd),
	.cin(\framebuffer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~21_sumout ),
	.cout(\framebuffer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~21 .extended_lut = "off";
defparam \framebuffer|Add0~21 .lut_mask = 64'h0000D888000000FF;
defparam \framebuffer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N6
cyclonev_lcell_comb \framebuffer|Add0~25 (
// Equation(s):
// \framebuffer|Add0~25_sumout  = SUM(( \framebuffer|Add1~9_sumout  ) + ( (!\input_chave~input_o  & (((\Add1~25_sumout )))) # (\input_chave~input_o  & (((\zoom_core|LessThan1~0_combout )) # (\Add1~21_sumout ))) ) + ( \framebuffer|Add0~22  ))
// \framebuffer|Add0~26  = CARRY(( \framebuffer|Add1~9_sumout  ) + ( (!\input_chave~input_o  & (((\Add1~25_sumout )))) # (\input_chave~input_o  & (((\zoom_core|LessThan1~0_combout )) # (\Add1~21_sumout ))) ) + ( \framebuffer|Add0~22  ))

	.dataa(!\input_chave~input_o ),
	.datab(!\Add1~21_sumout ),
	.datac(!\zoom_core|LessThan1~0_combout ),
	.datad(!\framebuffer|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(\framebuffer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~25_sumout ),
	.cout(\framebuffer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~25 .extended_lut = "off";
defparam \framebuffer|Add0~25 .lut_mask = 64'h0000EA40000000FF;
defparam \framebuffer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N9
cyclonev_lcell_comb \framebuffer|Add0~29 (
// Equation(s):
// \framebuffer|Add0~29_sumout  = SUM(( \framebuffer|Add1~13_sumout  ) + ( (!\input_chave~input_o  & (\Add1~21_sumout )) # (\input_chave~input_o  & (((\Add1~29_sumout ) # (\zoom_core|LessThan1~0_combout )))) ) + ( \framebuffer|Add0~26  ))
// \framebuffer|Add0~30  = CARRY(( \framebuffer|Add1~13_sumout  ) + ( (!\input_chave~input_o  & (\Add1~21_sumout )) # (\input_chave~input_o  & (((\Add1~29_sumout ) # (\zoom_core|LessThan1~0_combout )))) ) + ( \framebuffer|Add0~26  ))

	.dataa(!\input_chave~input_o ),
	.datab(!\Add1~21_sumout ),
	.datac(!\zoom_core|LessThan1~0_combout ),
	.datad(!\framebuffer|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(\framebuffer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~29_sumout ),
	.cout(\framebuffer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~29 .extended_lut = "off";
defparam \framebuffer|Add0~29 .lut_mask = 64'h0000D888000000FF;
defparam \framebuffer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N12
cyclonev_lcell_comb \framebuffer|Add0~33 (
// Equation(s):
// \framebuffer|Add0~33_sumout  = SUM(( (!\input_chave~input_o  & (((\Add1~29_sumout )))) # (\input_chave~input_o  & (((\zoom_core|Add1~17_sumout )) # (\zoom_core|LessThan1~0_combout ))) ) + ( \framebuffer|Add1~17_sumout  ) + ( \framebuffer|Add0~30  ))
// \framebuffer|Add0~34  = CARRY(( (!\input_chave~input_o  & (((\Add1~29_sumout )))) # (\input_chave~input_o  & (((\zoom_core|Add1~17_sumout )) # (\zoom_core|LessThan1~0_combout ))) ) + ( \framebuffer|Add1~17_sumout  ) + ( \framebuffer|Add0~30  ))

	.dataa(!\input_chave~input_o ),
	.datab(!\zoom_core|LessThan1~0_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\zoom_core|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\framebuffer|Add1~17_sumout ),
	.datag(gnd),
	.cin(\framebuffer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~33_sumout ),
	.cout(\framebuffer|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~33 .extended_lut = "off";
defparam \framebuffer|Add0~33 .lut_mask = 64'h0000FF0000001B5F;
defparam \framebuffer|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N15
cyclonev_lcell_comb \framebuffer|Add0~37 (
// Equation(s):
// \framebuffer|Add0~37_sumout  = SUM(( \framebuffer|Add1~21_sumout  ) + ( (!\input_chave~input_o  & (((\Add1~17_sumout )))) # (\input_chave~input_o  & (((\zoom_core|Add1~21_sumout )) # (\zoom_core|LessThan1~0_combout ))) ) + ( \framebuffer|Add0~34  ))
// \framebuffer|Add0~38  = CARRY(( \framebuffer|Add1~21_sumout  ) + ( (!\input_chave~input_o  & (((\Add1~17_sumout )))) # (\input_chave~input_o  & (((\zoom_core|Add1~21_sumout )) # (\zoom_core|LessThan1~0_combout ))) ) + ( \framebuffer|Add0~34  ))

	.dataa(!\input_chave~input_o ),
	.datab(!\zoom_core|LessThan1~0_combout ),
	.datac(!\Add1~17_sumout ),
	.datad(!\framebuffer|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\zoom_core|Add1~21_sumout ),
	.datag(gnd),
	.cin(\framebuffer|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~37_sumout ),
	.cout(\framebuffer|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~37 .extended_lut = "off";
defparam \framebuffer|Add0~37 .lut_mask = 64'h0000E4A0000000FF;
defparam \framebuffer|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N18
cyclonev_lcell_comb \framebuffer|Add0~41 (
// Equation(s):
// \framebuffer|Add0~41_sumout  = SUM(( \framebuffer|Add1~25_sumout  ) + ( (!\input_chave~input_o  & (\Add1~1_sumout )) # (\input_chave~input_o  & (((!\zoom_core|LessThan1~0_combout  & \zoom_core|Add1~13_sumout )))) ) + ( \framebuffer|Add0~38  ))
// \framebuffer|Add0~42  = CARRY(( \framebuffer|Add1~25_sumout  ) + ( (!\input_chave~input_o  & (\Add1~1_sumout )) # (\input_chave~input_o  & (((!\zoom_core|LessThan1~0_combout  & \zoom_core|Add1~13_sumout )))) ) + ( \framebuffer|Add0~38  ))

	.dataa(!\Add1~1_sumout ),
	.datab(!\input_chave~input_o ),
	.datac(!\zoom_core|LessThan1~0_combout ),
	.datad(!\framebuffer|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\zoom_core|Add1~13_sumout ),
	.datag(gnd),
	.cin(\framebuffer|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~41_sumout ),
	.cout(\framebuffer|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~41 .extended_lut = "off";
defparam \framebuffer|Add0~41 .lut_mask = 64'h0000BB8B000000FF;
defparam \framebuffer|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N21
cyclonev_lcell_comb \framebuffer|Add0~9 (
// Equation(s):
// \framebuffer|Add0~9_sumout  = SUM(( \framebuffer|Add1~5_sumout  ) + ( (!\input_chave~input_o  & (\Add1~5_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~9_sumout ))) ) + ( \framebuffer|Add0~42  ))
// \framebuffer|Add0~10  = CARRY(( \framebuffer|Add1~5_sumout  ) + ( (!\input_chave~input_o  & (\Add1~5_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~9_sumout ))) ) + ( \framebuffer|Add0~42  ))

	.dataa(gnd),
	.datab(!\input_chave~input_o ),
	.datac(!\Add1~5_sumout ),
	.datad(!\framebuffer|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\zoom_core|Add1~9_sumout ),
	.datag(gnd),
	.cin(\framebuffer|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~9_sumout ),
	.cout(\framebuffer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~9 .extended_lut = "off";
defparam \framebuffer|Add0~9 .lut_mask = 64'h0000F3C0000000FF;
defparam \framebuffer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N24
cyclonev_lcell_comb \framebuffer|Add0~1 (
// Equation(s):
// \framebuffer|Add0~1_sumout  = SUM(( \framebuffer|Add1~1_sumout  ) + ( (!\input_chave~input_o  & (\Add1~9_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~1_sumout ))) ) + ( \framebuffer|Add0~10  ))
// \framebuffer|Add0~2  = CARRY(( \framebuffer|Add1~1_sumout  ) + ( (!\input_chave~input_o  & (\Add1~9_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~1_sumout ))) ) + ( \framebuffer|Add0~10  ))

	.dataa(!\input_chave~input_o ),
	.datab(gnd),
	.datac(!\Add1~9_sumout ),
	.datad(!\framebuffer|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\zoom_core|Add1~1_sumout ),
	.datag(gnd),
	.cin(\framebuffer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~1_sumout ),
	.cout(\framebuffer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~1 .extended_lut = "off";
defparam \framebuffer|Add0~1 .lut_mask = 64'h0000F5A0000000FF;
defparam \framebuffer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N26
dffeas \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clock_vga~q ),
	.d(\framebuffer|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N26
dffeas \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clock_vga~q ),
	.d(gnd),
	.asdata(\framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y68_N23
dffeas \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clock_vga~q ),
	.d(\framebuffer|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N56
dffeas \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clock_vga~q ),
	.d(gnd),
	.asdata(\framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N27
cyclonev_lcell_comb \framebuffer|Add0~5 (
// Equation(s):
// \framebuffer|Add0~5_sumout  = SUM(( (!\input_chave~input_o  & (\Add1~13_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~5_sumout ))) ) + ( GND ) + ( \framebuffer|Add0~2  ))
// \framebuffer|Add0~6  = CARRY(( (!\input_chave~input_o  & (\Add1~13_sumout )) # (\input_chave~input_o  & ((\zoom_core|Add1~5_sumout ))) ) + ( GND ) + ( \framebuffer|Add0~2  ))

	.dataa(!\input_chave~input_o ),
	.datab(gnd),
	.datac(!\Add1~13_sumout ),
	.datad(!\zoom_core|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\framebuffer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~5_sumout ),
	.cout(\framebuffer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~5 .extended_lut = "off";
defparam \framebuffer|Add0~5 .lut_mask = 64'h0000FFFF00000A5F;
defparam \framebuffer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N30
cyclonev_lcell_comb \framebuffer|Add0~13 (
// Equation(s):
// \framebuffer|Add0~13_sumout  = SUM(( GND ) + ( GND ) + ( \framebuffer|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\framebuffer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\framebuffer|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|Add0~13 .extended_lut = "off";
defparam \framebuffer|Add0~13 .lut_mask = 64'h0000FFFF00000000;
defparam \framebuffer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N54
cyclonev_lcell_comb \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0 (
// Equation(s):
// \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout  = ( !\framebuffer|Add0~13_sumout  & ( (\framebuffer|Add0~9_sumout  & (!\framebuffer|Add0~1_sumout  & \framebuffer|Add0~5_sumout )) ) )

	.dataa(!\framebuffer|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\framebuffer|Add0~1_sumout ),
	.datad(!\framebuffer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\framebuffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0 .extended_lut = "off";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0 .lut_mask = 64'h0050005000000000;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N6
cyclonev_lcell_comb \coluna_sel[0]~8 (
// Equation(s):
// \coluna_sel[0]~8_combout  = ( !\input_chave~input_o  & ( ((!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & (\vga_module_inst|h_counter [0]))) ) ) # ( \input_chave~input_o  & ( (((\zoom_core|Add0~1_sumout  & ((\zoom_core|Add0~5_sumout ) # 
// (\zoom_core|Add0~9_sumout )))) # (\Add0~13_sumout )) ) )

	.dataa(!\zoom_core|Add0~1_sumout ),
	.datab(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\zoom_core|Add0~9_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\input_chave~input_o ),
	.dataf(!\zoom_core|Add0~5_sumout ),
	.datag(!\vga_module_inst|h_counter [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coluna_sel[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coluna_sel[0]~8 .extended_lut = "on";
defparam \coluna_sel[0]~8 .lut_mask = 64'h0C0C05FF0C0C55FF;
defparam \coluna_sel[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N12
cyclonev_lcell_comb \coluna_sel[1]~3 (
// Equation(s):
// \coluna_sel[1]~3_combout  = ( \Add0~17_sumout  & ( \Add0~13_sumout  ) ) # ( !\Add0~17_sumout  & ( \Add0~13_sumout  & ( (!\input_chave~input_o ) # ((\zoom_core|Add0~1_sumout  & ((\zoom_core|Add0~9_sumout ) # (\zoom_core|Add0~5_sumout )))) ) ) ) # ( 
// \Add0~17_sumout  & ( !\Add0~13_sumout  & ( \input_chave~input_o  ) ) ) # ( !\Add0~17_sumout  & ( !\Add0~13_sumout  & ( (\zoom_core|Add0~1_sumout  & (\input_chave~input_o  & ((\zoom_core|Add0~9_sumout ) # (\zoom_core|Add0~5_sumout )))) ) ) )

	.dataa(!\zoom_core|Add0~5_sumout ),
	.datab(!\zoom_core|Add0~9_sumout ),
	.datac(!\zoom_core|Add0~1_sumout ),
	.datad(!\input_chave~input_o ),
	.datae(!\Add0~17_sumout ),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coluna_sel[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coluna_sel[1]~3 .extended_lut = "off";
defparam \coluna_sel[1]~3 .lut_mask = 64'h000700FFFF07FFFF;
defparam \coluna_sel[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N15
cyclonev_lcell_comb \coluna_sel[2]~4 (
// Equation(s):
// \coluna_sel[2]~4_combout  = ( \Add0~21_sumout  & ( \Add0~17_sumout  ) ) # ( !\Add0~21_sumout  & ( \Add0~17_sumout  & ( (!\input_chave~input_o ) # ((\zoom_core|Add0~1_sumout  & ((\zoom_core|Add0~9_sumout ) # (\zoom_core|Add0~5_sumout )))) ) ) ) # ( 
// \Add0~21_sumout  & ( !\Add0~17_sumout  & ( \input_chave~input_o  ) ) ) # ( !\Add0~21_sumout  & ( !\Add0~17_sumout  & ( (\input_chave~input_o  & (\zoom_core|Add0~1_sumout  & ((\zoom_core|Add0~9_sumout ) # (\zoom_core|Add0~5_sumout )))) ) ) )

	.dataa(!\zoom_core|Add0~5_sumout ),
	.datab(!\zoom_core|Add0~9_sumout ),
	.datac(!\input_chave~input_o ),
	.datad(!\zoom_core|Add0~1_sumout ),
	.datae(!\Add0~21_sumout ),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coluna_sel[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coluna_sel[2]~4 .extended_lut = "off";
defparam \coluna_sel[2]~4 .lut_mask = 64'h00070F0FF0F7FFFF;
defparam \coluna_sel[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N42
cyclonev_lcell_comb \coluna_sel[3]~5 (
// Equation(s):
// \coluna_sel[3]~5_combout  = ( \Add0~21_sumout  & ( \Add0~25_sumout  ) ) # ( !\Add0~21_sumout  & ( \Add0~25_sumout  & ( \input_chave~input_o  ) ) ) # ( \Add0~21_sumout  & ( !\Add0~25_sumout  & ( (!\input_chave~input_o ) # ((\zoom_core|Add0~1_sumout  & 
// ((\zoom_core|Add0~9_sumout ) # (\zoom_core|Add0~5_sumout )))) ) ) ) # ( !\Add0~21_sumout  & ( !\Add0~25_sumout  & ( (\input_chave~input_o  & (\zoom_core|Add0~1_sumout  & ((\zoom_core|Add0~9_sumout ) # (\zoom_core|Add0~5_sumout )))) ) ) )

	.dataa(!\zoom_core|Add0~5_sumout ),
	.datab(!\input_chave~input_o ),
	.datac(!\zoom_core|Add0~1_sumout ),
	.datad(!\zoom_core|Add0~9_sumout ),
	.datae(!\Add0~21_sumout ),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coluna_sel[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coluna_sel[3]~5 .extended_lut = "off";
defparam \coluna_sel[3]~5 .lut_mask = 64'h0103CDCF3333FFFF;
defparam \coluna_sel[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N45
cyclonev_lcell_comb \coluna_sel[4]~6 (
// Equation(s):
// \coluna_sel[4]~6_combout  = ( \Add0~25_sumout  & ( \zoom_core|Add0~13_sumout  ) ) # ( !\Add0~25_sumout  & ( \zoom_core|Add0~13_sumout  & ( \input_chave~input_o  ) ) ) # ( \Add0~25_sumout  & ( !\zoom_core|Add0~13_sumout  & ( (!\input_chave~input_o ) # 
// ((\zoom_core|Add0~1_sumout  & ((\zoom_core|Add0~9_sumout ) # (\zoom_core|Add0~5_sumout )))) ) ) ) # ( !\Add0~25_sumout  & ( !\zoom_core|Add0~13_sumout  & ( (\input_chave~input_o  & (\zoom_core|Add0~1_sumout  & ((\zoom_core|Add0~9_sumout ) # 
// (\zoom_core|Add0~5_sumout )))) ) ) )

	.dataa(!\zoom_core|Add0~5_sumout ),
	.datab(!\input_chave~input_o ),
	.datac(!\zoom_core|Add0~9_sumout ),
	.datad(!\zoom_core|Add0~1_sumout ),
	.datae(!\Add0~25_sumout ),
	.dataf(!\zoom_core|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coluna_sel[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coluna_sel[4]~6 .extended_lut = "off";
defparam \coluna_sel[4]~6 .lut_mask = 64'h0013CCDF3333FFFF;
defparam \coluna_sel[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N18
cyclonev_lcell_comb \coluna_sel[5]~7 (
// Equation(s):
// \coluna_sel[5]~7_combout  = ( \Add0~29_sumout  & ( \zoom_core|Add0~5_sumout  & ( ((!\input_chave~input_o ) # (\zoom_core|Add0~1_sumout )) # (\zoom_core|Add0~17_sumout ) ) ) ) # ( !\Add0~29_sumout  & ( \zoom_core|Add0~5_sumout  & ( (\input_chave~input_o  & 
// ((\zoom_core|Add0~1_sumout ) # (\zoom_core|Add0~17_sumout ))) ) ) ) # ( \Add0~29_sumout  & ( !\zoom_core|Add0~5_sumout  & ( ((!\input_chave~input_o ) # ((\zoom_core|Add0~1_sumout  & \zoom_core|Add0~9_sumout ))) # (\zoom_core|Add0~17_sumout ) ) ) ) # ( 
// !\Add0~29_sumout  & ( !\zoom_core|Add0~5_sumout  & ( (\input_chave~input_o  & (((\zoom_core|Add0~1_sumout  & \zoom_core|Add0~9_sumout )) # (\zoom_core|Add0~17_sumout ))) ) ) )

	.dataa(!\zoom_core|Add0~17_sumout ),
	.datab(!\input_chave~input_o ),
	.datac(!\zoom_core|Add0~1_sumout ),
	.datad(!\zoom_core|Add0~9_sumout ),
	.datae(!\Add0~29_sumout ),
	.dataf(!\zoom_core|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coluna_sel[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coluna_sel[5]~7 .extended_lut = "off";
defparam \coluna_sel[5]~7 .lut_mask = 64'h1113DDDF1313DFDF;
defparam \coluna_sel[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "63E699220AA7618376C955787BB33D8B1DE6857A310C5E5AB19917A45CC529669ED831A0DDAC2C82E62CCC36FA71D37A4ED49EEC0B96D3A6A9C9DC538B7FA065AF5A5C74749E6223CD43852FD5FF4B84A9C9A665517B009EB6B4B1E1837117665F9ACD74EBC9DC1E18EAB189AE6608F08D80C06F1B719892B175162562469CD6DFFC08586FD37140518A2A73877C240C84B124DC6FE741E34C4DD782410C332BF11A0D553DC2343AEA78132933C6877AF2290C51C8A512D35C8F41BF1B0A72186C351CB7AFFE5F369F1862AECB251BD244CBB8C61460F0920D6927ECD25061A03C7CBB88D571641FDCCD45B3D65E2E84019B5D695F2D6E2A22FAE10CFED20468";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "77B0A1AA7D3073720E45DF62EABA8B9632B0E7A04C4DF05B717CD1B9FD944741303C5AC7A109ACB839FBE77F8F30F2056748B5556EA1B62A4D1C53359EDC8AF6593F3E51304F8AC8528DDAC9F100AF2A7C6D737E634E64064CA4D2600A0130DA56E684F8C3B50F7C3C8AE64AC482ACB2E703E674D5362197D2252359C9E411451B8858A6A221E26931C4B5EDA11C289AD26FECD82643AFD18BB6EFEDF7A206C9DF7725FF395E5DAE358F39AEF26B282DB051693AA8DCA1BF4024BC29E9343DB4236AEE453266D73552DD763953C5F0EDE858DA1DCC149548EC16A7AC3DD4A696237BEA849E3A7AD31586BD66FE1495C751E617CC6175D9F0C7CF2B82D36FE447";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "E5347A802D8173EAB9BE82FFE77096B61E4419F5E322AE2B703CE3261BFBD6C52F0AF772F2E734CA98B976BFAA03B7BB05F07A8B174C4581F567AE9E571F35BFDB75FB5ADE6C520C2B74EA76994C30A82BA8147E59AEEFD6A7E55AC9F7761CF25C4E3BE9C8138BA55E35282C2CF8F1473E412740793C10581AD06D757BDD94F880B5A337EE17A5A45A26BA7E55264901C0C6469F6D3821F8136EBDC0E6A8B368FEB62886D546548536CDF527ADFCE258F2A930397D328D2EFD92DA4A033FFDF328D9CCA31FDE28E67212C953B181B7FCCB3F914F19B780541084580AD70A79FFA3B27549F9B945E050311E0106378B14A4B444109C739F776174909B5A5E4EFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "B9D51EDE1D15E09570A472CF08D0DFE1558587A1CFBFB38EB4B64C1D7DAFCB3BC25073DFCD678868397B996EA3D2FABC5930B9AEB9C236EBEF70E9F26634C1E265125EDEF3A71FB7F993F220B9FC85C64A7F2CB0F619EADA9858DA6AD6D0CBC729D41130879ED16442D91D09CAA1FACD4CCA2C25B7D6FE5C948E10627C855E200417A9BCC45DBA9D34441D06BEDEC08942BB28125E896989255CBB9CDB0FDE99481B2378E2D73498141EE66A65CE8D422ABC538C1130902E5939D642D33EF5D31F6E006E13EEAC5A8B411241C749D837FEAD5C82A3D35C1FB0EC6C7230C665D60AAAE0E708C742D3CDEFA4D0BF24792C59CD5686B45B27A18C59382AD3649E7E";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N45
cyclonev_lcell_comb \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0 (
// Equation(s):
// \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout  = ( !\framebuffer|Add0~13_sumout  & ( (\framebuffer|Add0~1_sumout  & (\framebuffer|Add0~9_sumout  & \framebuffer|Add0~5_sumout )) ) )

	.dataa(!\framebuffer|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\framebuffer|Add0~9_sumout ),
	.datad(!\framebuffer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\framebuffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0 .extended_lut = "off";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0 .lut_mask = 64'h0005000500000000;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "0FF33CFB8ADDA4DB306093576DCBC6B71ED3571FA4AE416CBBABD044B0743435E748C7259CE784C5F846B0172F89BD297823A6CE3E6C8A5EDC48326824B10BD02FEE63ADABD41B26F42E3FA89C566AE1C45820BAE2E92E40A21EFA38BD76C87DE822890EDAD6132479B77E3EDFF2CDA9F432A78EF65A4C57D920A1C7D3B7A77EB87827D3F80B0160FEDE012648FA8F2AACA71C672910B981F8E701DBD460AF685993AC9B76961792B99B152541C3F4562131F5828884947416C38E1619CC3C5624A1AA2208908EBC0EA3E2163D1A403F2E92B93B17BA13FB476B6D67415957648FC5F03A55466C05217053DA7CA695CDFD03EF18E3E6ADAB1922624DD2ABB1F7";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "77C2EE804A2D9FDAE0BCE0057341E0907912796D605E08BF2F8186D1B98F2A902D4FDE3EDECDA1E807353A910685D7BCC2DD6195006C2ACF97E79CC9EFD331C654731DCF20E432B37F0A479E4D6DD195DD1DBBE1D977AF705C04030EA30911ED35E86713F8AB7A52FB82FD84539BF430B4C1DB4A31EE1DCDBD80CD76B13726516861008714497B2AE1D72292B56BCD5FBD11FB96E711096F29C06CBAE2C8E35A230B03DFB8629CBFB9A8B675398A17DEC13693C644CC3CEBCD6C1A75BB27A7FFEC01B0E62FD5403E17D8C7E8A5CD28DD3E8620DC6287E5DB7E0E0996CE672F1EAC471EF9FBA5440CA1D4550B57089B0BB65B61D2DEABD100C213F7299998FD35";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "4A6E8C15C30B285051AC38C0C646016EE4D7ADF09BEF833C447BBE760D79459C7EA1153D95E05B002D5867DBBC20698B9A92DF42A6D9A23933FD4F5DCA0E7881387856C691A744430054CDF4AC497BA30FEB7FA7A7A18665F30FA9E507B71E4A027AAC8D09E36B988F9E68EB0ABF8182D5BEC1C5CBAF335136C91C79C93A3D0159BF01FA14406E7C4C80425E4E7C7D61DF59A9E66634D4033608C66B82074A4EEE401E2951ED8E2F5910E84DB9EB4EA7A045C926F097CD97FD73D4449A4A2789B9631B9CA0D5EA9DD0CB3E09B2A0792B2F59D3F603DBB1939CBAFFC64073E3F539DBC8F87538A3319CE716BF7C4B62ECE54D1489C95AB5DCA435073161F5EEBF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "F3201EEC4112BA8C712CAF6D6096CB09BC9F4C221FB746B2E36EEFA7A3C549A1C067079C442B6661B0391C0F60011D84511499BA5559B5A85839CAF62BA27001781FF6F780ED6D5FBEC1FCB3DA0E291FDE740781947CF470CF85B932A008E8BA5341850078891D453BEE675FAE6307B1CD91CD781336AFA2092B2B5CFC79EFBDD64F2AEA8E252B2B8F5B13D6351DF0DCFF591CE851419458BE2D5BA136DD8C851DF49F4912F87D836EB168B8246C710D12582CA421BA21300F19F979B94EE4937DC5150FA70A237162BC8F09836859A0E6548D5584A096BD36126EA1C43E495473FDD2A0007AD20A39263391748EAD285EEC750BCDC86B8D23ECBBEFCC803290";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N9
cyclonev_lcell_comb \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0 (
// Equation(s):
// \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout  = ( !\framebuffer|Add0~1_sumout  & ( !\framebuffer|Add0~13_sumout  & ( (\framebuffer|Add0~5_sumout  & !\framebuffer|Add0~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\framebuffer|Add0~5_sumout ),
	.datad(!\framebuffer|Add0~9_sumout ),
	.datae(!\framebuffer|Add0~1_sumout ),
	.dataf(!\framebuffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0 .extended_lut = "off";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0 .lut_mask = 64'h0F00000000000000;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "41A89FEC1C7E7E4E25D7B992AF2546AEAA2472956A3CB6D159862C28829D03CC4DC523E71351AFD1706D9CACD380049E40AC15E8BE3B44BAEAD9C974A9DD99BD04DD21E4A1B69FDCE024245BCFE959C59CA8C4DC4F10E18FB048D95CD16EF294C2BDB32F798B5EC5EE60795CCC895EE49C6E3F9729D76D5628E375AF22D60DD601CDC452E8B88ACAB8AA7136057DF424CA96E28AC7CA6319FA9292F0510A9FA1620E173E6DCD591CAFCF41291BBE32FD5A6DA7D300EF9494E490A4A49BA66B1359C7CB05A04630731C4E8C0F0E3D5B145B83787641D22413E51856018525C98381C7CF38323F5BF5E6F70802517A3B9C261419EF060C5BF196A5B974C7A0F0EE";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "8C79B531B31DAD72564E9428C7DBDC4A8A9BD3146D97E30BAC8F84B45E19D573A83A2118B88E34B43E26701274E29B09F818802CE1D7838ECAEA6D16063C57FDD1F80F6B2DB2F30B1946FB604CD373ACCE11BDBA981E8845C375388C9820F637128F7B9391D0171E705793B25F6D31B9B75D530AA2778CBDE910A6E1A8AF0111278321F58064D56FC342BEDFE5A6CE72C55298811405E9A72C46D15F53DA28E20FCDB15A902C4100FC1665D07882B670354D4F6308E48838F08938BD78CCADB035E9E5487C89D2B2773A29CDC4ACC4233730DC67E912B00D89AC6D8D87F1AF3B9427468F13A6B0D4F69A192E2F3AB3EA322B540684FE531FB121142144383ED4";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "25D0D08D25AACA1688DF99401F822B7DB606018F29D32CBF04EF86F638E96F3CA63F56CD8E2D0F1DA43211B24F0DD236100AF650B0ACF451DBF03CBE56BBDE8F4CF18D5F26802F5F57F2DC3B4E888062EF63D8B674923DBE281C8FDDA96F19DF0D8AADE75C83CCE66A06DC1D0D32D6DFEE47E4A28FF8A32DD2F0E8EE91DAA9E2E6AE05A458145401C7E6A83051E7D545BD7927C5519F501C7E125819E661D581D579F740E1827C1216C15C56F3B9C82D4E10943C50D57BB31869E4450E0FBF434A2050AF2EEF9910689ACEA0863304BB41B3925FEA4D3559F3DC282B91291B680A0917D81E4CD661BA3D40A05A82FCC81CD71F0F93BB0C1CFC34971C8D0DF694";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "F004A7217D84950C31D61066CAF5CB18019759DE6F0E08FB70F06E0C65883C928EEC6FEF8885FCBD4E5078AFCAF910027B3C7078338E3A005AB13740806E4FF15DE6A94994E3568343E450B4DDA82C246692604E687476C37EE7C99F721EA8C029B22DE49C759188EC2DADBF77B52633DC5BECE9DC2B0B176AD42CC3B2EA2595F4A73586741A02EE40F8DE11CA2E8921F79ACFF776CA19BA55D8F09418E3B2BD2FDCEC95AA82607A1AFBF14DA01DDD15524005243A9E8BA4CE7AB097F37230AA929E2D29CFA2FFB92FAE54EEB87734393D8D0A7576006EF24BF38401504303D68480C276A10F30EB59CC0783F8F4BF5631E36C36A33FCD72751547121ED10F9A";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N48
cyclonev_lcell_comb \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0 (
// Equation(s):
// \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout  = ( !\framebuffer|Add0~13_sumout  & ( (!\framebuffer|Add0~9_sumout  & (\framebuffer|Add0~1_sumout  & \framebuffer|Add0~5_sumout )) ) )

	.dataa(!\framebuffer|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\framebuffer|Add0~1_sumout ),
	.datad(!\framebuffer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\framebuffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0 .extended_lut = "off";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0 .lut_mask = 64'h000A000A00000000;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "6EF0E4E72914840934F3FA2D665F5AC677785FA1173B396818E145AC09E817E911F07E967782D53A45FBFB99073CD576A514B5E06D347D4733B99D4A4AD21DD1992472D7D95D463C7E77352FAFED609AF405AA06089D023E86B9FD1389F8F145E4673E455C74EE10FF555B388724E4CDEAD2279E40A575B6B43B00BC09F0DC599C8CD07CAABF83B654D3BAE5430B1A085A67508E663EE7C70C8AC2F85572D5C34403760FCE05268EFFD1AC6E438E1A7BD243D4602764946281ED0856D64BC962431E06D900FAB7357EA300334C1B7855E0408B132F2B86C4EA5470278938608A732472161CDA0553E4F115F1C2505BCF68094A4B2BC146CD94BF2469EB7540EE";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "B42CE3BC8F0B4B042FF88916597968441F263F907FF90E3D5F36F51B869DC116F84F144BC48ED7975BC31E38759C4D427B0C71200964C1B12ACCB5866ABBCF969A758BE29219F94BEF8D6F059D704430CE19614CC92961A27B03C5B5F8234689E7BE667126DDDF63AC52FD7F66A2910ACAE48AEAEC9773CFA77CDE38870902C1C36C6CFDFF94B96657DA43A01E13FB1C76D1C956B6D72193747EB8F755353398C73B0B23D96B8A8A11E4E11FAA53211E709C3A168A71AEADAFDA94735648739010E56921C2136D7A16784EEE7B74B64482F5001C91FEFDB4BFE8A93F560861F73E2F316342F90797898554DAD3F1A9F04BECCB7DAB801C7E370563A735C2BC80";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "269B668129C682867CC7EB9BB73BD06CEEB3108D4D91B8E06AB5753CD8C4EAF52F4151893CCC4299CA0CC68D7B6231F3B5A686D8557D2964FD89042D8CC3BA2EF31141AE3E7090018C07147405C8311806512B2E5AD4F5D8F13D0459246A0AE8450AC996774B1FBDDEBEBB0F709F06E13CF958381A23E4B471789039B94C95DF3CFC9F5B45B429C8F93248C793FD0C4E3CF0A08A473CE4878B2A95E18D7CD4E2040EC02FBE575E7F50EF8436BD05342CCBDDCFEDBF429D73F45150C110207A43068F5DD9D59F1AC95A42A7313AD71E1F40748D3B2C114C5D2265BCD5337E4C4B8E1993210F6B49A7F252092977749A6A9A2F88386339978CC08A67E1E77A97DF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "46367A9B40AE4E9C191E41366A68A550DF3B4FD3D05459984FCECC3E05618D8FF0FF2A9616E6FADDB19E1C0B264F8402861F1D690CCC66D8986C8EC63F8C6B89CADA6E7C23F45AAC764790B2D12E442BEFEF7AF63A300F55CCA823E4707807A408DB60835FEEF20B2F08A922B0921A81CB8839CE92AF966E155C3D26E9CE158DB6C5C4A957D1B80BB576DC8E79110A4551F96FF9BB1FC393D74C3CAE160BFD6FEB7A2EDABEB7523E443A1350FA7D6672F1BDBEBE2663FB7FE5651123B9F8FBEEA812FD483C83937C913118C806EFC2A7A7B7F660656EBA87E340DCC5257A0F32D95E760A4EA3BF406598BB08B88E597650A04C49815E2C24E1B71705D06009B4";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N6
cyclonev_lcell_comb \vga_module_inst|red_reg~0 (
// Equation(s):
// \vga_module_inst|red_reg~0_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~0 .extended_lut = "off";
defparam \vga_module_inst|red_reg~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \vga_module_inst|red_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N29
dffeas \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clock_vga~q ),
	.d(\framebuffer|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N17
dffeas \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clock_vga~q ),
	.d(gnd),
	.asdata(\framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N57
cyclonev_lcell_comb \vga_module_inst|red_reg~5 (
// Equation(s):
// \vga_module_inst|red_reg~5_combout  = ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~5 .extended_lut = "off";
defparam \vga_module_inst|red_reg~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \vga_module_inst|red_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N24
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( \vga_module_inst|h_counter [4] & ( \vga_module_inst|h_counter [1] & ( (!\vga_module_inst|h_counter [5] & ((!\vga_module_inst|h_counter [0]) # ((!\vga_module_inst|h_counter [2]) # (!\vga_module_inst|h_counter [3])))) ) ) ) # ( 
// !\vga_module_inst|h_counter [4] & ( \vga_module_inst|h_counter [1] & ( !\vga_module_inst|h_counter [5] ) ) ) # ( \vga_module_inst|h_counter [4] & ( !\vga_module_inst|h_counter [1] & ( !\vga_module_inst|h_counter [5] ) ) ) # ( !\vga_module_inst|h_counter 
// [4] & ( !\vga_module_inst|h_counter [1] & ( !\vga_module_inst|h_counter [5] ) ) )

	.dataa(!\vga_module_inst|h_counter [0]),
	.datab(!\vga_module_inst|h_counter [2]),
	.datac(!\vga_module_inst|h_counter [3]),
	.datad(!\vga_module_inst|h_counter [5]),
	.datae(!\vga_module_inst|h_counter [4]),
	.dataf(!\vga_module_inst|h_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'hFF00FF00FF00FE00;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N57
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( !\vga_module_inst|h_state.H_ACTIVE_STATE~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & (!\vga_module_inst|v_counter [9] & !\vga_module_inst|h_counter [9])) ) )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [9]),
	.datad(!\vga_module_inst|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'hA000A00000000000;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N42
cyclonev_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = ( \vga_module_inst|v_counter [7] & ( \vga_module_inst|v_counter [6] & ( !\vga_module_inst|v_counter [8] ) ) ) # ( !\vga_module_inst|v_counter [7] & ( \vga_module_inst|v_counter [6] & ( (!\vga_module_inst|v_counter[5]~DUPLICATE_q  & 
// (((\vga_module_inst|v_counter [8])))) # (\vga_module_inst|v_counter[5]~DUPLICATE_q  & ((!\vga_module_inst|v_counter [4] & (!\vga_module_inst|v_counter [3] & \vga_module_inst|v_counter [8])) # (\vga_module_inst|v_counter [4] & (\vga_module_inst|v_counter 
// [3] & !\vga_module_inst|v_counter [8])))) ) ) ) # ( \vga_module_inst|v_counter [7] & ( !\vga_module_inst|v_counter [6] & ( !\vga_module_inst|v_counter [8] ) ) ) # ( !\vga_module_inst|v_counter [7] & ( !\vga_module_inst|v_counter [6] & ( 
// \vga_module_inst|v_counter [8] ) ) )

	.dataa(!\vga_module_inst|v_counter[5]~DUPLICATE_q ),
	.datab(!\vga_module_inst|v_counter [4]),
	.datac(!\vga_module_inst|v_counter [3]),
	.datad(!\vga_module_inst|v_counter [8]),
	.datae(!\vga_module_inst|v_counter [7]),
	.dataf(!\vga_module_inst|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~1 .extended_lut = "off";
defparam \always1~1 .lut_mask = 64'h00FFFF0001EAFF00;
defparam \always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N12
cyclonev_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = ( \always1~1_combout  & ( \vga_module_inst|h_counter [8] & ( (\always1~0_combout  & (((!\vga_module_inst|h_counter [7]) # (!\vga_module_inst|h_counter [6])) # (\LessThan2~0_combout ))) ) ) ) # ( \always1~1_combout  & ( 
// !\vga_module_inst|h_counter [8] & ( (\vga_module_inst|h_counter [7] & (\always1~0_combout  & ((!\LessThan2~0_combout ) # (\vga_module_inst|h_counter [6])))) ) ) )

	.dataa(!\LessThan2~0_combout ),
	.datab(!\vga_module_inst|h_counter [7]),
	.datac(!\vga_module_inst|h_counter [6]),
	.datad(!\always1~0_combout ),
	.datae(!\always1~1_combout ),
	.dataf(!\vga_module_inst|h_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~2 .extended_lut = "off";
defparam \always1~2 .lut_mask = 64'h00000023000000FD;
defparam \always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N18
cyclonev_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = ( \Add1~9_sumout  & ( \always1~2_combout  & ( ((!\Add1~1_sumout ) # ((!\Add1~13_sumout ) # (!\Add1~5_sumout ))) # (\input_chave~input_o ) ) ) ) # ( !\Add1~9_sumout  & ( \always1~2_combout  ) )

	.dataa(!\input_chave~input_o ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~5_sumout ),
	.datae(!\Add1~9_sumout ),
	.dataf(!\always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~3 .extended_lut = "off";
defparam \always1~3 .lut_mask = 64'h00000000FFFFFFFD;
defparam \always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N32
dffeas \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\clock_vga~q ),
	.d(\framebuffer|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N5
dffeas \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\clock_vga~q ),
	.d(gnd),
	.asdata(\framebuffer|ram1|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N27
cyclonev_lcell_comb \vga_module_inst|red_reg~2 (
// Equation(s):
// \vga_module_inst|red_reg~2_combout  = ( \coluna_sel[6]~2_combout  & ( \coluna_sel[7]~1_combout  & ( (\always1~3_combout  & (!\coluna_sel[8]~0_combout  & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\coluna_sel[6]~2_combout  & ( \coluna_sel[7]~1_combout  & ( (\always1~3_combout  & (!\coluna_sel[8]~0_combout  & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( \coluna_sel[6]~2_combout  & ( !\coluna_sel[7]~1_combout  & ( (\always1~3_combout  
// & (!\coluna_sel[8]~0_combout  & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\coluna_sel[6]~2_combout  & ( 
// !\coluna_sel[7]~1_combout  & ( (\always1~3_combout  & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) )

	.dataa(!\always1~3_combout ),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\coluna_sel[8]~0_combout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\coluna_sel[6]~2_combout ),
	.dataf(!\coluna_sel[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~2 .extended_lut = "off";
defparam \vga_module_inst|red_reg~2 .lut_mask = 64'h4455405040504050;
defparam \vga_module_inst|red_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N30
cyclonev_lcell_comb \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w[3] (
// Equation(s):
// \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3] = ( !\framebuffer|Add0~1_sumout  & ( !\framebuffer|Add0~13_sumout  & ( (!\framebuffer|Add0~5_sumout  & !\framebuffer|Add0~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\framebuffer|Add0~5_sumout ),
	.datac(!\framebuffer|Add0~9_sumout ),
	.datad(gnd),
	.datae(!\framebuffer|Add0~1_sumout ),
	.dataf(!\framebuffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w[3] .extended_lut = "off";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w[3] .lut_mask = 64'hC0C0000000000000;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "B993B8C555DAFCF8050CA7D6D0E98437B20F6AD72169D8F41EEBD96BB1BC7DE58FAA896182F92C204596759879E54EF758AF234414F212A513FBBAFB7801A6A1947A9F5FA7EC627BCB483AA330BD0DC9A319BD608CDAF01CA2B38431A5948B04845E4E580617752A3D2F7629BF0CD1E428C99CDF7CDE7E0C7F9D3EF8E8977344E1ACF445D0D100C4E86E57D1942BBA62046ABBDD6947744196D5365FE4B193DCCC843B8884E50A7CCA66EEC799544DC7C5B6879B9D47F27D0901B2CC850B42B833DBF7B8286B608EFEA3F5FFDEE32BED076012AF2A75D547362A7F43954A701547C87A2B605EB1374390873E90D9278D12BAAAF5B7C455C385EDB3B69A3C5864";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "670D4259F4CDF06C5F62D650D743A95CC27F95EEC17B469A0FB6C8BE977887D0EEBEC8925B533BB4239EBB47C304EB2D1C4878D9888D808E14E9BBD434C6E2346EE5B02ED77A00B30D2790F3280D3202F0F07116272C23E965AB47B0DA7B516D1D51A4436C2E92DB78C97BE375AE30D6D28A487841E0C8D8F01D302C32092238ADC98E95CFAF27B0F6EDA022776AFDD368EF918D9485791F632EB7B886B8EC399154F95948F75476D582C1C83E4DB4818C1B4CD2BC71AE7C257BAC21D41D8AB361B0CCC077019B634E6A54E95968C409C5A524FBECEF5138265302618384ED42550C1A202816DD4283FF87E3CC0B36A6C12E160DD284546F93599F0166ECAE98";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FBCCC6726477D0AE7113D3E20EA8E964E7CC299C147FC2293EB0AB3ED4FCABA65AC0742C8CFD0DEFF1977C278C3CCEAFAB578C16A72076376C33445B1C61B52FB9727546A4EF93A08F6E30F313DC1A256A105EB596D8859EA14EDB83EA95A9D3F061CEC3401EB621FD597780A211C5EB72AC603CED23A22EC32317AF03FBA6ABB566CF75D6E6479CEA7E0A70FFAAD940496C4BD8DB71123A557FEB38C15B796F41C97B0F08DBDE73F2A015DDB1A7EBFE8AC79C6A7732BBE1B1320F4F066ED5457470751E36A2FB952C9447A669468E4FCF84FC49E6EEF2F3ABBE48995E0C62F73E9D88A04EC3EC7D3A2581D781281395848FE05BA35D11F013A77996B12FEAAC";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "AB30D8EF1FDC5E4BCDA284336A03D25EC113663BCB2B59387AAE704C36C16B141332A7AD71EEE3F08A5CD4E07E7366C3C6530587D2715BE7C67F876CA7257707DAFAA6896E91619D947AFFEC77B0AE8006387F535DEB68A3D3A8A60DDDE7483F20423E15A505D3C02398FE1ACE003D618FC0BCC061862E3386CD98ECBD2D564C53D0A9967C2E207B322F9F0182B4FC12AD0F3F7F8594321F7808073092305AA713477A1E1528B86BE9A9D2743BD62C0D3F52EA69D2C33F6935513A652F9CF2FC9FEC9AC9A2E9186A8D3F8C4C8E113728E4E57C6B05EA49A524331AA55535284A5206AB6D48E52442014AB769879F6C257AD6A9E1F0260A177FA51FF0ACBB65F3";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N42
cyclonev_lcell_comb \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 (
// Equation(s):
// \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout  = ( !\framebuffer|Add0~13_sumout  & ( (!\framebuffer|Add0~1_sumout  & (\framebuffer|Add0~9_sumout  & !\framebuffer|Add0~5_sumout )) ) )

	.dataa(!\framebuffer|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\framebuffer|Add0~9_sumout ),
	.datad(!\framebuffer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\framebuffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .extended_lut = "off";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .lut_mask = 64'h0A000A0000000000;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "DA8BD42B4A1B4C252CF88DCCBE4B9B99C3B2C899EBB811BD3394418ABF4EEB98EA5A7204A5F3759B4A5C60C365605A0D50A6489008F6DCFDAF063EFB78AF520FE1F2D259F28B6B149B2A5069F77F35B1971A441C747ACC7CDE5423E9B4D8CB8CD8338B1BE64310A1FE169C3B0DAF11BC13660121182E0636D3A85CA0C42679A0EAA8BBEA35B7C33E22C6180200FFE17194F3FA0AF2783A0CECAF4DBB38247D892F550E7FB3DEE08FC7119E94A242CFA960BFB12965F29EA01627BAD36A2746218E266079529875CA5CED62452BFFD931BBAEDD869B9E69F1328E9D339EB39DD9469DEF8CDF7CECA17D5654AD95C830D044D9C3F4FBA643034DA14CF376D92A8E";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "49655D3818910156FE4AB876A8AEAB025EA9D219D9BCF98BF793B7363F64FECFB004563E94CDD13841BE1CC1EE0BA17F84E89F992CA4C23C8D127FA9682BE5F40F2AC70686F3FAA147665430F7E178AC0BCF43C54258BDCE709AFF80DD2F834715FB72F7030BD31FA9FE2549FAAC773937E747A2FEBFAFFC5ED6D3C9E9593C7C5F63EC4822F3D3A739BB2A30F274723B0D90433D895D3EA5F6F0C2A928F272B017184710BFF868F5686884C1BEDB8CDFC9A00982D8EB3D2EDE13A36FE273F377FE8A52AE8EC9FF3C6A5E96CED702979F204DA87584898B8C23C22E6BFD31056FB18F80072E078EC39B230E7FF5E9DFF7877DDB095E600BE7FF41EDB447746D8D";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "EE52D4D74DFA841281A27C4FBC2696728F97A5502822C4032330BF23BBE86A3D7F71E18AD549F7EED091B584B0414345E47B0934E61B0E511206B3EE0B64E3169B8026B1C52F3BB09A82210258DDD922D4BE732189456C497C79C29C8B3D30C65E0C0B4671222F372E9179B82C76BC4C34F0D7B01BC9052EC51C61DA83D30B7396C3058CE23AC14BC102577F0E6D373E5D31D882EFC59D65AB9B9EE7D86C605D1F1DE6E4165FF76602A21A5A98EDDC45CB8264B4341FA847792F87282B78AD9D5F03819F851B50CF9C31E1064B2AAD69BBED9425F3E0F40E351E9C2B4D3B56E5345B0B960D0C61B2496D6942C8A51A232AAC9819338280952FE8C90B8038522E";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "9FC10BB9BCC09C61506714DD781A75FFFDF589332DFCCF24DD18D85760D7AB451EED9D9A52268BB2A42625BA14183F6E72570DCE4D82FE3B2480189BEAA63A92B7C62D319EA61AD1F953BA12E6483EBE277DC82AC17754E4AC17ED02794DA04018713A3BC9A16D1CE6B18B0A9119B989A5F58D9CCE1475AF0C11F948F8C2717E809550B83845D0C93E5134D4FB1B64BC5DA7399E912403B9BD7A5920A2DC9FB9B2292D4A3B6D8D3796E9DB31BA4C1A978238B295F53DE39FA8E107FF65E04C4EB40C2CC5B3AEE95ED2302734BEF029C2D2AB2340E543DA6F8F619DE00BB69366EC7E6AF879CD818E34EDA57F603FA2B7200B51648BB30AD1A802E953D6206628";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N39
cyclonev_lcell_comb \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 (
// Equation(s):
// \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout  = ( !\framebuffer|Add0~13_sumout  & ( (!\framebuffer|Add0~9_sumout  & (\framebuffer|Add0~1_sumout  & !\framebuffer|Add0~5_sumout )) ) )

	.dataa(!\framebuffer|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\framebuffer|Add0~1_sumout ),
	.datad(!\framebuffer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\framebuffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .extended_lut = "off";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .lut_mask = 64'h0A000A0000000000;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "BDB97CEBA8BACE91086411190856533E0B0256CEE0864EF6828252C9159336FE521DD7DC5C2C5BEE6F9EFD7B84227C239B76CFDBF6BEC271B92EAC83B6FE6146BE09DAB1EF07C2E1ED4C85ACA0B55DF16DAA1BA4DC043D413804146B420962B1D5D6BEF449D16ADE2025BF6C098B60FD35332A965ECD373BFA0360748404497BA456AC94356020A31CCEAAB7BDBF34F15B3AF8AEDF848841255CACD245CCAAEFD76A3B3FC37D687844113BF3AB568040B3A91578033FF022BF782CCFADBB8C81D4DBE1F33ACB9A2A3554BE1FFE5300112AD16D5101A7C89B9E0322828DDE4FAEDDB360F90DDD5E345D082A20E45051D5B74FD3F9BD53ED41D0BD6327CE4B7E3A";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "B71B83EECDFEF2C313E07EF17E12898038CFCD84E762A6F1585846511EF0C9F640DFAE2A1E487306B48CF91088A74A93B2F7702C8093345345884C41EAB929D7123648EBC5CF4B6829E0C63E26BC7DF7876D1B38DB68F33DC6F229F799E882E53FB4766C10BE9E67105D769BCABB99A1DB6B6C6F96CB1BC1B511A6E705488DE2365CD29D8321AA152698DA91B8BAED192E62C60077ADDBBA5E7B6E6A8A1A7D3336CC6C2AE4E82E005914D498BFD6FCFF927CA60C02EA040671BDC6D7C7A7102DC5D4EA11E3754121B5A93100A0A92D12EFFB8B3F3DDD2D72D604F43D3F8E463AD3B3DE9FBA72CAB78B76E66D6A341B2A1C9FD7E1440CAF1FC7993136CED6D371";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "B699F7D5214C381D9E4CBDD67E09CECD45DA91F34BC1F7E84A01B9A288E64368DD65BCBF6E42F844080DB977F28ACBDAB223DDD98BE68585E029599F11E98204E55110C12CC55AE95DB5D50D9E8745D1228CF08C461E4FA14B629F66B25AB5C941DA938961132582B85A7CD626DECB65B98885E0264F50A9419E50938F45C0692D110438C50CD3E4E9EB88B71DEF698A5FFA31498A35C0CE2671CAB0946F5D38F296B5D4A263326EF1650247773C4C61474BC47B7AF8914F4FFE4F9870EC0D9AFEB5C3F6F87C2FF8A068D9F4AB145EE81F2411C7E2AC9C2FF190E8A7BE01E9F560321F7A23ACDBF9EFA88ABCDF58628AE7C8303D06D97A391FB0EC19F0D8DE99";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "CAD6DE5B145731DF17159DA738D81052377ED9DED2D3889901C975B5C90B237FB07AA04CBD06B8C7E65CE402AAC6897CF161FF5C389A0814FB64D6E7C2B63829AFD5E986DA6811A0AD2A53C4E364FE4B1D24D5AE3E85C02F777C6D6EA357AEA5DF21CE15CF4C025BC4E644D5B7A40E1B1036F81DF092E2B6F961668F9CEE48C657780A88D34E5E1CA04B14EA0A8E46EF3CBD0395D68A708A25D211681559674C76AE98F7C70EFEDA945F5F99BBB3A6364728A7CDEA0F0423A29800EE69E1A159DCA0777B4B2FEA1BDAB2495F27CAC87C9B9C1E05995AE0C0CFE66FC3BAF2E2A7E617A4B5B9F8F942148B60922CEA90C72703DE3A6181583A5B58F4059BB7F7D4";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N51
cyclonev_lcell_comb \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = ( !\framebuffer|Add0~13_sumout  & ( (\framebuffer|Add0~9_sumout  & (\framebuffer|Add0~1_sumout  & !\framebuffer|Add0~5_sumout )) ) )

	.dataa(!\framebuffer|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\framebuffer|Add0~1_sumout ),
	.datad(!\framebuffer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\framebuffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .extended_lut = "off";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 64'h0500050000000000;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "70D9717A4D74506675BAEEB69E87EDFB997A5A33004DA731E853376F063E1D8DEEB5396CCB42787A6F3D13AD109BFC32CC7F4708D9FDE6EF8D7B1CC9DB3D701200C43CBD93CEECADB646F7B405B6C8F4C52AC45875B53EDC8F1C5F0723E4F0D5B06B52D2534448A788ADC19D6C4889FA085FAB81C44D801774149145BB6FCA2695A28ECE0F7EB25BCBCE4955B81B320090A93205D36DE8AFB9AF62B371BC2860CE1432EDDCFAD629B4175467921F63F2D67F8A8DBFFFA72729FA9419D37345983001B82767F405A2D6DF96D5B3046CE57337E161EB0E0A02608B6FE52BA53C141EC1B1166D92E501DE64B91EF70822DCA9A84D8B95FC35073CB0A6D18DA00E86";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "38C6FFF2D02E58FAF9859C8D9737DB516E8A66BAA8592A2C86DBF8F90B6ABCC49E3F265820B00D70884C2E4D4B6FAE2D707605D3A81E003F21FBC9231D86705D1E4627A8948C8FDD176129CA1D0DC43688C63949C47B0D18FF4E635E578603C74B72E230383AD556A858F3466585886B7FF9DED180764A582B78B57B6764376E3D51347CAA0F6BF15C164CBAC199A7D0B3CDF78740A690C0C0CA061F20BA2736C128842956B8057729E4BA020D8DFCF4F38DC56E84DF35D8CED0112C2FF79DD52D247FF00D534F01E8E6E70D8D77B10CE289877A02F9BF5A8CAC3028C205BD6D51DB852CF4ED27F80B8EDCD45942243F7C1B427ADFBEACC26FF60A0979A0BC02";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "35D034F7056BE10688F6EB794DD75EDA03CC0EC6ED6DD03F3689390A7445677BDF5F3B90461390607AADC1D130A7721A0E9AE44CE6769973B4398A5E5D69FE39DD7193CD2E61272E2677C45F6E54A1BDBCC5591CB98E8E947DD92D4689F25465C15F1CA7B1E763EE7B2D2627B5F606DC7CD4A2274D18F2F08FA632561591FA155E7203E033FE11CFE5DFF5D29FB9459E0B1D0E572EC3A4385E612A5A347F018BC131C71B25DFAB590C7F7AA640A04CE9FE5B087129BE5BEB57E64625FDE0FA67AA432A324D7DBADAE3853F9DF488380E2CFE6670D386C8E233F89AD2FDCAE4881A1D32CA184D1E6D54EE6C4A1CD6EAD51ED6836DC212D191829050655836BDF5";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "A64262800094828D5242DED43CE5B19B6236EEC47DE0FFAE46762B0EB8252F91502970886E94E2F0497AB02CDA59DC7B7345190652BB977952604F4FD8E4AFA66605521E5403BBFE604FC9E350F7D2DC1CBC0F6E5561205C1926D1571F45622B88D9C72CD607321E82D28D0A7895778D854C9F299876FBE42DA2B86A5818640976EDA1071005165469761F8A9A0171A88E31381FE91A56AE44464CF9245F2BCAC6B08C51482EAF382E688981163E0241E1017E6E5300CDDF5D937F8573E262B02BC91B134773A999F53731A1F32F8D4E10623761F9B754F6C73BA11450169B42A195966A996F1E1059D6D207472B3B22076C38A85D09DFAF7B7CD69C83BAF39B";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N36
cyclonev_lcell_comb \vga_module_inst|red_reg~3 (
// Equation(s):
// \vga_module_inst|red_reg~3_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) 
// ) # ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) 
// ) ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~3 .extended_lut = "off";
defparam \vga_module_inst|red_reg~3 .lut_mask = 64'h202A707A252F757F;
defparam \vga_module_inst|red_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N57
cyclonev_lcell_comb \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w[3] (
// Equation(s):
// \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w [3] = ( \framebuffer|Add0~13_sumout  & ( (!\framebuffer|Add0~9_sumout  & (!\framebuffer|Add0~1_sumout  & !\framebuffer|Add0~5_sumout )) ) )

	.dataa(!\framebuffer|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\framebuffer|Add0~1_sumout ),
	.datad(!\framebuffer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\framebuffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w[3] .extended_lut = "off";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w[3] .lut_mask = 64'h00000000A000A000;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "185667C5F3111155B6D3577ED6AE3F8D8B3DABB36D99A12D64008A6678D126195975E81B29A82B588D3652F8229207D52462177C2DFBAC815674B1CC6D1112BFFCB58AEA509D24E1C87D6BC22B2916225102429D66DBF300D5E503287989ED1419413483FA0F86B1ED43743D732C5F63A652A9B7C463DAA12F870745CCE4C030594F0700A767B3638290F35AEFB42513B09CB4EBC74858455312D3CA0374E112CB3B3F56745BB38E75DDF00E491E05FB6FC82172920E69F3B35670FFB25F9A26F6E61D4E42340C4956579E5B538B3374558D74F5CA76721F697DD5F36A10F67CDB5177C58FDBCA870581A288B7753D0234DB717FCBEDF526C96A01EC2E725D72";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "17D7404755C6791052A29D815609E94B9F1888725B4DF898A5454A4E062FADA16F7B52D050AB5F410BE9FAF411010DB7A3C37C883CB1EE6DFE3892418EDC704B4D96D505C373A741C5802E62CB418F8D6E0A38276B8E546EDA697448B533A6167B8A13B55B29C82FF55284240513E6AE71D5378C1CAC18635FFC3F2FEE108E1051C513BA5FD7CF0A3D8E8ABA132A6A2CB6BBB15A258B082F0937F6B878B221D2265EEA1724624105516D0381E8A824D53296F081A2830198FF4301D55F42E479970D6BD8FE55020ABBA7A8AB22043F37D2361C06DA078D2AC6F5C992CF8E9A2364E381F3D9CBED5EA414FCFF3C8320D42B3D2D2C13A694E3AE61026D31861A50";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "291926657A39A5BE63831E1F7B9E026DEA079803037A33D938DCA1F36CC9B13B907992F87B3B2DBA4167B92668CC07A6C5B8DFC6DF4DDF82F55A5D7C82D7A83C9BABAD23E2B886D691EA30DE1B6C63C23A3B04F163A1487D1AFE390D426BC3E5D8C587762530C13A2740E1512036540475FF4188D84AB075FFD1A3CF9C8166A3A6BA7D952D06539882F79595D2066E5ECCA85A8430ACE874CC74CD7666842D3491C286350738E976D4FEF9C332499EF04C37CF77ED6DF3433DF1D4E6725CF49F83BFDD32E98B25038672774936D3065344F55419C8127906C4815CDAE18F8B0E8D387C3BA491B463DA27F05634B6BF1D1F007B20E4EBBA41228AD1E67D57A83A";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "9FFF2C057FA43C6D0825BF8E4072B96BB548C84A82BE8BDE966153C08533CCE35BDE185B672A9437567BADD530CBDF6BA782739D0AA3DAFCF60F23D9FFCD3A41ACEE5FF06EC5F32AAE13EBCF880885560190CF4B36EDBF1AEB0205DF932604830AC1ABFBD970E4A0999543341F04C1F081EFAED11F9E02C463CEB61713C7AA6E2CBDCCCFD5AFE3756ABB0019391442330B5C6BF6AC18BD79DE90E8CDF3237B2F40CAF2B58FD88F3A764357E576236CFF63BF802EE22A29C60BC9F0339EE6FA392084EF81EF5A71110E10CF30629546340D30FF9066B3B4CBB0500067B060D13BBF6A74E6B35B1886BA7A197D442B10D084DF5C455DB87702D170E47EA6849DA5";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N36
cyclonev_lcell_comb \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w[3] (
// Equation(s):
// \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w [3] = ( \framebuffer|Add0~13_sumout  & ( (\framebuffer|Add0~9_sumout  & (!\framebuffer|Add0~1_sumout  & !\framebuffer|Add0~5_sumout )) ) )

	.dataa(!\framebuffer|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\framebuffer|Add0~1_sumout ),
	.datad(!\framebuffer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\framebuffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w[3] .extended_lut = "off";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w[3] .lut_mask = 64'h0000000050005000;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,\coluna_sel[3]~5_combout ,
\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "2255DC6BFFF662A0A20FBC1C7D80BC8A256FCC2E9BF0EF4E688D95F7AF651DA6A2620DBE3920890D3442B33A48A032F34531E31447D97C5AEF5AE259AAAAF4818CB00E2B092C1F90A39E393D134B6D7148934B8932E3B9C8B3BB78EDF29952D8269BB3321B1262A1BEC681049B4AD43DB9DDCEA6B98EA179B6ABC0DE14E2D8F625F6951AEF8DCF072C6AC4EC966F37756029C99A39ED5653A5224E4E4C8CC6E8CD2E66BB9E9980C5D3E467287C2E131FFBE0116D95D174B2CDCA4A586777AB9FC37FEC869B4E87ED957AB082788559F73E716D2FDB34FEAD2CBA94CDEA5BC6CCDE9E8A0460EC556CBA7B53938C9D0E69492AA2D6B7507C61E955A711F22EA8BA";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "45253C6C6F4BF4B38091972A125DED9E4FFCA77C767DF46D958EF0A54D70AA510443080AB88B2AA871AFFFD78AFED629A5E2C3B0102C69733D39E4A3AD9D51C81E296C48B65CD349F661DFB91B581275334BD6DA8E0739B5DC340C414FDF87FA8E9105F873C87A84DF0998639427880B5A7F86418225ABF0071AEF190E9A259EFAC9792A112C94230DFFB4E362D8F674C277C57DE1BDB3F225685AC6C04C84FEAECD5B1A51F4B6B5B87285488C99C9A9DBF707FC8667377A6F37782AA1A399CDF97B365F167925AD1B71B55BD2867AAB957243D5977C401E1D3CF8E2361FAB748E7BA784B264324C3F463565847D47554BC3AB69C9E3EAB3C8186EC8F23E5A1F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "77D62E1EA1242F811CE9A781714B96C02B5413D1E73577A23F0B2C5D21DCC1CD757715AB94B0451BA7978DE762D1E159383CDA9668B3CA87E8B4FCA3D867077FACC33C68949EBCE9EEDC331989FC976012C6B0EDA2D43F9CC166BAE0610666FEA7517CEEB81B4DCE393077DFF04A5551F0E73C6598C18AAC25275D274D7B2833F701DB546F5F69163FB97502EE4831056D8571FC24930788DAAA8921CF5C729055C0BE0E2A9FF9A7ACD82D182F702A58CD02D977F2960FBAA8DB9B1DC6554D08B917F89B0EC69F65F90609E5FDB41C2F18F1DA301FEA9C5D4103F9A29B7A8660F1056C56792874D0A303D7813A25062F8D2FBAC18BE1EE9BA13762F7A465F686";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N36
cyclonev_lcell_comb \vga_module_inst|red_reg~4 (
// Equation(s):
// \vga_module_inst|red_reg~4_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72~portadataout  ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) 
// # ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~4 .extended_lut = "off";
defparam \vga_module_inst|red_reg~4 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \vga_module_inst|red_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N12
cyclonev_lcell_comb \vga_module_inst|red_reg~1 (
// Equation(s):
// \vga_module_inst|red_reg~1_combout  = ( \coluna_sel[6]~2_combout  & ( \coluna_sel[7]~1_combout  & ( (\always1~3_combout  & (!\coluna_sel[8]~0_combout  & ((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\coluna_sel[6]~2_combout  & ( \coluna_sel[7]~1_combout  & ( (\always1~3_combout  & (!\coluna_sel[8]~0_combout  & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \coluna_sel[6]~2_combout  & ( !\coluna_sel[7]~1_combout  & ( (\always1~3_combout  & 
// (!\coluna_sel[8]~0_combout  & ((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\coluna_sel[6]~2_combout  & ( 
// !\coluna_sel[7]~1_combout  & ( (\always1~3_combout  & ((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) )

	.dataa(!\always1~3_combout ),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\coluna_sel[8]~0_combout ),
	.datae(!\coluna_sel[6]~2_combout ),
	.dataf(!\coluna_sel[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~1 .extended_lut = "off";
defparam \vga_module_inst|red_reg~1 .lut_mask = 64'h1515150015001500;
defparam \vga_module_inst|red_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N42
cyclonev_lcell_comb \vga_module_inst|red_reg~6 (
// Equation(s):
// \vga_module_inst|red_reg~6_combout  = ( \vga_module_inst|red_reg~4_combout  & ( \vga_module_inst|red_reg~1_combout  & ( (!\vga_module_inst|red_reg~2_combout  & (\vga_module_inst|red_reg~0_combout )) # (\vga_module_inst|red_reg~2_combout  & 
// ((\vga_module_inst|red_reg~5_combout ))) ) ) ) # ( !\vga_module_inst|red_reg~4_combout  & ( \vga_module_inst|red_reg~1_combout  & ( (\vga_module_inst|red_reg~0_combout  & !\vga_module_inst|red_reg~2_combout ) ) ) ) # ( \vga_module_inst|red_reg~4_combout  
// & ( !\vga_module_inst|red_reg~1_combout  & ( (\vga_module_inst|red_reg~2_combout  & \vga_module_inst|red_reg~3_combout ) ) ) ) # ( !\vga_module_inst|red_reg~4_combout  & ( !\vga_module_inst|red_reg~1_combout  & ( (\vga_module_inst|red_reg~2_combout  & 
// \vga_module_inst|red_reg~3_combout ) ) ) )

	.dataa(!\vga_module_inst|red_reg~0_combout ),
	.datab(!\vga_module_inst|red_reg~5_combout ),
	.datac(!\vga_module_inst|red_reg~2_combout ),
	.datad(!\vga_module_inst|red_reg~3_combout ),
	.datae(!\vga_module_inst|red_reg~4_combout ),
	.dataf(!\vga_module_inst|red_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~6 .extended_lut = "off";
defparam \vga_module_inst|red_reg~6 .lut_mask = 64'h000F000F50505353;
defparam \vga_module_inst|red_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N35
dffeas \vga_module_inst|red_reg[0] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[0] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "F57B133A130CE779719AED32A5CAE7AECA79E5A23EABF1E9D3F08D44463CD48E673197137116A7DC591725370891802F11FA3D7FCC95A8EDC6287AB20ED653E4D3B0CDC1C601B243D5EAEC03E98A12D53B995D99EE987EE623FF86A39C9A107DCBADD7EDC7FC3C8EC306C6820DCA2EB42AD655A12806DA4B6DA4CC8188BCA6F940B5828F4A1C4AB9CECCDDBEA9C1718AEE58C6B693627D4571AF46F6D7245CE7F8B2DBEA7B984B0F2E46758F925A2DD1B3DF095D44C1460B1712C75EA41F0C5E825281C5117C17600AED932C0D0F3343A7C6F43613D7B339A08C3FE2B58A68080318B8A48D1B05AC8E0B4608A772274C382EEFB40A8F131BEE440D9E33DFF579";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "0FAA01494F3F5D763B4981EC647B17D7527F7A579E437BF1790DAEBE13612A7E4AF3EA6B98FB7F261A3F4D6C9D7BB4E86A0600DF50ADC8D3D96D8AB18601EC47FE3135CAEA03C9FA1A383A540C6A09260204A5DE8EFA5A4B7A4B006D4483BFC149A72680CFECF222DA29214CFCC721EF2A2933901F474A0A27BD6D573F85F6BAE3F160576C124A9A1FB311C6F68B6D540F17CD86B5C5180816F3F2C77F58D19B5828E7EA19FEB57C9DE0FDEE50EA304924C670408F9080EC45689D9F5376EC11D0F960677F8BB2534C56C2CD058D72C063DA7C17CA8C41AFEC5E3AA1443F1146CB27A3562602E3125F048AC001B30147DCA3DA48645BEBCC4FBE9C07874B8FD6";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "5449D479F8E8B4E3F322FBC980230127A484EA7C7BE9C5C24C2E654F9D4F68EC5FAEF30E087DAAA9A9F5394F6E3DEAEC356872D9BC6E2EA23180E7FF7B355D62FBD1BB2DA2CAA2146D9A02285794EC6907135B966C909779D3EB5EF13E0232C43497F378750FF3F891CACF736BB5B5B0D666F3B2001D0B4898E90BAEEC3C86EF3FEA0AE145A6DF383767CA19E3AD15BD46E5FA58173B712331AF03A306D95FD22CF96F24DFCD33DE2690C57ADD656F4BDAC7D9E7FA1015BD37029BC5D3E6A90A23EBFC1F006F09A1A187CFAB521406B3C5E9ADAF3CC345045D0141ED88B41C701B55C61F82D840529A7372F2890FB89D513CFC436AA0E17DE36303DC71A177A6";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "A0FF3808CAD1A871277CAD680FC53899B05DB6E2EAE46B0C1490A958CEF5C021B26BFDA4BBA78833D6FFBAD8F6248B8DD4B4F573BB6311F6CFF3809DD198258880084D7CCA8E27C83B3CA1D9E2593C5B6F1FD82C9B66AA6EBC11646F5104A86BC4C288A1981ADD8A0253D5CEF0C277311A117D9C40FF29DD5711F664C9FE4F6D41D129F166049ECDDE7C003D2366782D73A6B10C623555E7E018F6D63DAFE5B42B5B933BF91E51461DD9148F47C8F207AC340050DDD95A81D8BD26444894FF64848EE0538B060DD47FAFDFBFFABAD5CC55465A427A265ABF7038803EEA90733F1A4F8CBFFBAFED41E30F2F38DB148C507560B3E24730CAF0F322FC76BE294C06";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N24
cyclonev_lcell_comb \vga_module_inst|red_reg~9 (
// Equation(s):
// \vga_module_inst|red_reg~9_combout  = (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a73 )))

	.dataa(gnd),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a73 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~9 .extended_lut = "off";
defparam \vga_module_inst|red_reg~9 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \vga_module_inst|red_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "30C34CE7007D1B55C5087C331ED4A7AFB21BAF77DA0434753C10A0835F47F314E488A96E747372033F7C4D31FA3FC4CC6A15D09A709D11AA20CC966F0549C765001F10A0AE0B83199BC7279F904BB231CB1C0697D74C5C84F680CFC7ED617D82B6B301D0CFB9691E8F59E2F7C64155C0F90CD7F261DE8030E93A780A2E58676A92B1C002DFCD4AD40070EA4A693B5E03578AC2B7C92D63ECC79DA8D2C7C38C91DC32067139DDB0EB531BFF33DA32E6438F04A438AC36B9B0F02BC5BD2FB7461E759B8901BDD828EF60CA7C1640FEF41A2CF4BD2684D28536FE3D4DF14DD9019D44DC7A02DC79721E07E7A12138E816B1B343E83CF6302CC6009E77047F9CEC0E";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "91A4E0220018FF2181F07F3EC01CB683D34E46663F5CE6ABA52FD408B5300700FBF392362A2672AC95990E64A3D7957209E5D877579F7E40F79CD0466BC8172EE7BFB5594B3B5B4DEFA27CFE2DC50DB9E3656F7C7C2C5BC30FC238800DB03F00791A5F7938004E89B5A30D59921E53E6D4F02AC52E4F771747F6B58FB6257174E5A2EB8EB29C1FC0024581B5FDF08808A16B95FC98FD16F89F3BE6B506C5789E7302354DC9355D1208041820551C535E1059E324B5E5C3C7484738425EF35641FD1E9F2E31198BFCDB71C102B996F3A936E5A18C38F9F3F1C01CA6AE156A4EAB8185890C4D081500317ACA06F8451911DE972CC8BB05DC86F3CBE78C278C0E31";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "B01CAC4395841B1E219D03AAEF99FBC4308D28E358040522C28E5095FD573435B073B4879C6818709F1C14433B02FDF56DF9C2B5A7620BE30B112ADCCD579A036FC09F82AC32334C358349006B7390C11B6DA99CB54BE9261788C7DE0542A5FEA504056B57496CF6FF3406D482A6323A716AC9C01514A73DE9C77FC7151CA3A3EDDE89C81F2B6A13871690664EC70CD52CFD4A874B15E6848A02A887B54C0E655FFFA1D5EB8EBCAD127DF5E9BE2DE3900F9B1EEB1996B00013DB96D25FE1BDC031A1F06066AD9E881C4DA223E68F9D27BE3B19C51E00D8EFFA05DA93FB88A55C4B51C0A21B52E455C1C3BE7EE3B9E1C3D3449041F0D929FCBD385DCDE846044E";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "88E1B9E45D860B92B892DB8E01BF16A143C28E30716C6EFA6718E7F3808C1BA69CF1E16483E422BB28E02B19A64D7421C3EB7655455DF4F9F180A50E2752F79BA7289C641E769CB18663C3930433B84388EA982BA30CD59E43B91B896512AB4DC6A02B5E21AE80BDB6E92D9DD9C57E0659E6019F41EFB6B47AB6F6E04550F18BCFE12D96A11C4CEABC14BD108058854CBF443A566A198039401381BCD2E862C1E956240B5B3CFCC866A478334EE258605EBE4380288DD7B62D0F371684B6F00F33902D78BFC98B94BC8A26883D2A97DCF5526CD4D8D6121788183E75B495E983CB600DF7FB69FE4FBF6C4140002BB7523F763D1F2FA947C2B5FB687D4F92BA59";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "8AA53DEEA62831C35FFEE5CB5C01E407A3F0B3242A75EC8A36A3FA77FF0F6DF030E8EC0DD05A41B70DCB67C883E5245589EFE489B3A284989833EADB862E5D47E856042A643FF7A0663043CFB1C5B4DD6E306C9E4D615CB8FBE654A472151C8F5F00CE80CE6987B3A84B9D5A52C336E94F8C4FCF3E803183EDC98431C31792CD87C9F3956591BCDE096DC000664C7C1444322326AEADC122EA3A6B8C827F199472CE9DA2B9B6D0A52FF337392919BF747B0B718F419003965FFF377A7F91C5F738FB65A28DC15DA202C4CF94A3A08BE7003C2DEB624F8B7BC33C28EBDC13FF99CAE4381E2DC44603926AEED69CF25F3AF0BBAD439D2FD98FFBDDA63C8C08F9BC";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "788BB6BAF80EF36867A554716845955AA68F0ACFBA51A8FD8110A7FA590DF4AF8474D9C41751387BEB3065BBB5790FB600723434084CCC6853A23075EE6E371241E394A0D22A3B9CD66395B3AF90A6B3800AEB3F0457B58A3A26AEF1E16D8D861061CD31A98AC019E87DD38661CA9C1E6E69FC8721C14066B7CDF1BE5CC043B298540622C82D4C0430E4096C7C732F6EFF4E04A14620B165FF31CFD7777763B9D9BF20659110182461923F4D61050E7D88FBD6E28D78A9C1CDAD51C7A4A0CD26FFBFFCC0792864FC1069F2B66190082D10303C20D05D2560D28732240AE36E4C36065C42C55415D4FFFFFFA40FD006B8FE6A3CD26317184BE30B274F1A91786E";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FCC33EFBBC7F20F5071551A479362A911FBFA87817A2E7B1C0CCC5DF66EF33C355F1221DBCB5ADAA504EFBD827E42D824E660CDFFA211D109FF3FC981F97A5CE41F97978C68F1BC7851EAD7616425F7E0DA99B93A7975D05BBD0C08194D1A0120FE1F7187FF6673E003217F93C9F098889E2205D0C84D1B35A83C8B78BFF51349BDC9F54FB0BC262167FE5788001E618025A6DE3627E1BB74DD3C38CB3385B659448D5A63C466249E3A33A46CA714780F6781CAD881FC04E325EC2681570E672F475EF4A3AD777959D9D3FBE5840C8B040233CAD567B288F97A023FE61BAF1797CE10FF20A30099689D27C8AAF584C747B981FFD634AB5000C3E9D4A79D8B4DC";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "97A133F0E0466E0431C3079CD83C9B95AB0F82A78E194F4C19BA003825DBAB1C0352C93301BAFC0FB7E0F780001064F0879C465777C0EC7052700C35AB1E72E937F9BE809EF22313FF81D353F85799FFFFC7BCCDC1830FC39C30E42E474C9048963245123830C41161D041E6604240FFF062B353E204E143FF33DC5E81CA191E1BE0EDF1BEF5B00C961E7D33D4F80B5EE3713E47FC6473E0806197A3F3D0BA7BECBB3C1E01CF7FBCF241BBFEA5E8B0689731F44FB8A12247ECBEC18389F100809F2C518CD22E80734107BE738FCA4E7B07018C7FEE8F71C863913485EA13140AB2553E9CD17DBC43FF7627BB312A1781B3C64A61FFB058C7FE219BDCFCDD861B";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "907DA947EFF6D5ACB91CCC6645DF256905A1D477D8AF3E09E33193D46539DAE0153A0108290E8C8E9DB4A12EF86696C74D571D8E53FEA4A5FA713D9B91C6D038EEBB152063A354A7648199DC27C52C1C76F5D7ED50DD79C50A2A8906F0E169F46AEDE37251DE25A966F56C30A2043F47912DBDB085CADA9231564EF18877B5AA83CCFABE4EFF7D3F5008DA2ED196266111255FCE1F81E4545A9CFE4BE33B58A5672819DF78BFC2AF51D38B604D6069FDB8805800238EAD7C9738819E996FED7B0B1C8D23EA5D830F83316728596FC9DF85132D801E9F4B1BC69F88379A27121058580FE775E9E9D6800F1E47766794EB7F06C49A468E93CEEC747F8075A347A2";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "C7DB5995E16BAAB022EA42FB19EC78E1F31A431EA329B47998C21E803A4F4048776A81BD06908B1C56EDB998A87F798E99C78F9490CFD52E9C60EB81A9859069477039F89D0F18487FE31CA900CA633BE4B79D54AFB4BD7B60C776B2B8165308E47B5FA94493659C02856EA790A25AF6BE87672867D562EF8124C323EB50D0229B900A161B81CDEA2EAD8993EB8751C3058D103FEEFA51E6BCC75E5B2832CB870966256CF550F5CAF2C5B2C5C582D8D9611AAE0A9464AF067C3CF739BD0EB46C1AE34275F1F31B14FD25BEBD681AE4A63814CC7E054909BB9714DC4FC47FEE06EDE2996EE640B5CDFB0CF2F93A681A491B86F807F6CD4DEAB41154CDE7AF889A";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "08267A8F7E6D2C720E908DD7DB917A0CB3CFAC4CABEFE829C0186A4739394F5FA19D25287E7DD0123C1F4C0E34835D3203E11272AA72F044C4984ACC06A3E2008E0D4FF24A3ECA46A1EA2F91F3601C342067547946B30BF77F9324CE5BB1CC5E2BC087ED8613B914FBA823B9BBF04A269FEAC620FB3FF5171BF1403DD899E44446D66EDA1110C054A1BE49C79A42FB790C9FAD5C97311CAFB82FBCAD999BAB58C2491A76BA578D9D5CA7730FE0603A6179BF6A54486A2314876E98A4C79F0255C848397D0C324A2C6300717356D69E06C93A81297682B9913EEF3E5E7FDBD48C83771DD18FD0706A4BFB83EA6F3474B1F5A6502CAE60BF7A50B34FECDCEAC840";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "53B02B3D81F76BA0E552A2BB0B60C2EE4229FAD6C5E4380C7F6D760A9C42CF833158A3E54974D15E7C2730E2D6A52A0E1A0CD79F5C57F0F8523EF3A6D3C8418363EA90D4DC75EC4F055E47427D10552BBA9226BE6811BB8DB9F6FDF3A3CBDF7388EE961C5566743603F3EA473F4E6EC9C1FA613D73CA7E2B674962B0EA4182508439DC238D35F5B3CEC0AD9D25DEAE8220917EE69ECEC0A8E9A68E049E36ADD2444829A67057A1DDC16ADBF7A9004626A000E455A25A3891FCF375C1880CA2202E1BAB2D7A7673DA1EA60617C3FDFD6F76E2308D70C53B3A5B21815E968C15E70AC7EE99E459AA3E41DBE08B8EE24A20086E518DAC1EC36A154DF40E6C3EE8F3";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "6B76E4F2F5B818D24B94042F73C00BC49511F9DED23611BD0ADBCF911B0D94DCA18C54DA49958A0CD8A02892F5483E0C282DD6DE192BBBA5DC53E3E094E891660E37160948559C9CB645B9C0C7809EB5C196986AAD4971F6381DDCB50938C8D815C684F2FFA5D8149985F0102F332DAF882158DFB73E3FE073BFC3D09B78DA7EC8569A9C5A212ECE9F8FA9A97E452873A479A5262D40317FE67D962724FCA1A060FF9883567F030C812C95F02F04322E7EC70CDC9651EE75D06EC77DAE22E44C98EC9C171C9B6DB08CAE5FBAD92E7F8689842E5B4A6995DE097EE44A027AD402B723F54BF9B6485EECF551E4FE5478D41E288C82DEB7CE2D5FE23472C5889817";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "EC6340D43B58771CA05540E75172F57E7BD664AF54FC6311AAFCFAB997E9D59CBEAF36CA149AC53D077AE39A4BCE0C0711A98C60119BBBADE8FDA13061DA09BD5F1B1123124D24EDED0E4197A302BE6D4FC2EDC8560DC84984E4F41F58A1FE46D24F577196672B2EF439CE7ED17CE8127D7B5CD68B05372578415ECDE0EFA3D41FC95AA7961DA3368749D7EC8FAFCF71FB124F70BF00F99C1BA05285AC497C4A876F660FEA975E9931BA416C00B32FBD8FEA8C9C24D4508A66218FA3D6715805496B84DD10C2BB10828C4DAD0A6D91578B3876C50A9B3742FE15FC37D7AAED8E4F8C3D00B367965786778F5AF278FF22182AE053C990A2E59BC4141775D8D7E9";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "4B21503FE56C9F6D84F5C82C9AB757E59E370950EC520530EC5C4F599831F7E91D748B1E1D4EE93E25DF763E466730291ED082E288B31E6BE81B1358A74E614EF66D26F5CDF9847219931BAD69003433B969471A556FF8AAC8F4915784B54DF1E7E63A9ACB71093965140E03E309084FF97872BE26089888DEE86381EDACDCF84F9188C3F7AAAC09EDFF3E96F10A9977AC9415CE76FA15819F2A9526BFB772CD46D903CD2B378A727E09CA453422872D7A896CC9479F46593F7603390E5BCC455E61ADEDEADC70FA1F66E8AA5E2D55028963C1E1C20E192026D8C362C2BF224E0E564F3D4277E83F2E42EA512FE6D11BCE99097E9929A0091E7D91B6206F8E06";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "2C25896D255D03B15008F01A41A61FF6C6068B4668024CCF7CE4F16323B1F0BAB790FADDB90E1EB33E226F6B12F4D6A026A569DBBE11FFEDCF94BB72EA5A16678D5D59729A687DC5E2481A1E1073F87728F2A2BEA428B5B789648C762D759E3DFEFCD7C675328EBC6EEE257159C6F23E74E7B4A64A28F407EB09EC251A2B0220DAC13205BFEFBE1CF3DEF684A966CD21CA06CD37D2D1D84D690901AFC4D018DAF17FCBE3014C8D3E56EF318E75EDE6063A282219555F972BC68D26ADDF7839943A2BC6E6A35326624729DE723EF0DEBB9E2C74666533E0382911B498F9DA3F9C56BE96A5BA56379D8A86C08E55557DC6029938C2C2785262879807412C937038";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N48
cyclonev_lcell_comb \vga_module_inst|red_reg~8 (
// Equation(s):
// \vga_module_inst|red_reg~8_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~8 .extended_lut = "off";
defparam \vga_module_inst|red_reg~8 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \vga_module_inst|red_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "C2E075E9FF01FE33569B76020E7E188FCF00EEBB50163DDE7E4BE9055E909E74BB0D99A66BB325BFAE8D07AB43FC794877F634622D179B9B44712C26808B1CDE13327B5FCF65BC48EA004A96161107CBD19871DDC710478F5FACA7AA85474308ECC9F9D0EBE09B6623B1C6A68017486C6F6AF09BF0BECF0EB83384B21D122EC41342AB0E9610B4BA669ABB5E14ACF94748FFDDED7A71A1ACFB4F51304EEE56F48E6CB17E1F7B32F16D492C6A0FAC1FBB36F5F9602CF69887676BD0AF607DC56866A12037705D4366BA5DDE7141DE48888AAF23C1D22172B5099D26212C2A13044EBF1B8DF4AC7F800C95F7F0EF8F4408E9DFBFA0F92D2EDB22F1619269415653";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "E8661BF91092EC842744FB38FF008BD5FE866DF6B8E6FA4C7BF31AF28E693AA2219462B5C938332968BD6D18E00461F5B84EA55E40D792B3499E7BFF29A2D929B9FC7612ED47628C30D7D593E2A16F23E417811570507A57429AC0B29360EB91D6C835904FB7A785D88BA12EECCC7D235AA6DA06C9D6FFB44E587C395BD7CF09AB1D60E7B61CAB7B9286B269F85E86179EC82BAF533E3A22B7E4A0EC0A040B0806F965D68326FAA692AD5128038CAD5A30FC4FD119C93861C224BCFEE8A69B714DF61DD1C2536BAC2A696E449D1A0E11CC92805B5402AE6222534770B0AFA9C24C0AE9AA7E73A8352416447F76AC92F1240B7328AF07E23E6A19B9164F8F987F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "D1E1844DD534C879FD0144DC23C20432DA4390825927E156518FD0011B02AEFDCA3E755C24EDFAE204225D95AA2495B7C65C1C4AD83E6F26C13C0C113B3F213BFE792E08A4FC5E783D6BD58677F3B4A594521B850A44CC81C7618A10D3620835CEA6ABC75DB1226F994C6F03B52FEC055B83BB8A0A7DEAE657CE3C97A3EC3B42F8D87429B82DF5B4C8235D476C1695623424D70582C9A11FB9EF658DC7BDF25942CA0EB70E5DB9261A21FB3F1DD23AFDEC91B067BF6782187AEE54B5EFA7C228CA06C454A5C4AD44A775EF70B2C40E72E86E5C8951D9E54BADA8DEE58CFBC6156D2A8835EAEB9F0131FA474B025231FCD8B47E5752412E7AC54F822F8B55F556";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "346F72F47F96603D46750B6633FEB26CC848CDCB03A2F8D9FA5E4848FA8C5D0DB41DF859C14812EB9BF373EC5E640610B6ABE1C013DDB2ECC3611086B164C3259070077C7F697E81BEC84C9C7EEEB53C2463A1AD8156EF17CCEB29334574EA25432B9E370DAE0B98770138365250DD2E3ABF45D2036E1BDCFFB3F721C76ED8AD5AB7767D2A9FD3ED83C0EB162AB80EAAEE36EB345D64D1754035E323015CEA075B4C4809DAA07D302EA46E3DFCBEB03EC44B171BBCD43303E9249FFC3B122FB35FF541B4A9335E41AAAE6D1C88AA822242D11D34CA7B4F6EDA4FBCB023F08D593119DCA87250A751D3221BB071D47C12573002FF8220DCC0F6AC96B8F92CF4BD";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "D40457FE2A70ECD74979B14D4FFAE000C69BAB401AB72B5E80FB3C01416540E30EC39B66ED350E009E023A71CDA884CEB8C6D770F9F7A6305FF0A98E0895373D4588E1CFBF24FB712AB0FB761788FD348B57296119B3660C1397A4C3B1946218EE69E0F4B6662AFB7A7A9DA18DBC3BA3885700DF17BDD5C094403DCB908ED6F7F1E1EA4C2F1C4BC31777632C288774888F6692A6AD62541A5DC1EB44527F4D5704489795559C3C6AAFBF4EE68A22FBB9A38EEF86004D8E5642CB8C0E0D4CF0501F567C3BB90884FAB167AEABFB1E640928F73CEB4A55B966E06D0CFF1EBED5E6820267E2E37E9391C664AD749B21EDAA48CB0CB7481BF1FB53BAF51BD070EAC6";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "072E9A233AC1B82189A6A460A41D7A0AC18D9A6B1FB4B4A87AE187416F6F60DA125AD3D858BCD95D9A877E71E77C2EEEFA69292C01EA7F7EFFD3E2832C061146A58752C878811A501CD1B7F8009415B6FC4E817AA221513B6D0C8C6797BE8F849BCBDE82664E9E4AEACF00DADA9F01FACC7519AE88BD7710894EE6AA9B624B30099E922769CBD8AE5110AF95FF080229928F5FD2B5A10871E7B1ABF3E4F3AF4041D18492BE8B319BA8D382091BC1115308BDB2C82216E3201A59EC789287076221BB8D3B8C210A3C4E2D81CC0D24DF68BBDA73F815896E757290F596A4C6FD05D2870AADE1BD03CEA254290D1096200E34CFB35B9E6201320FDAA30235B131A9";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "B855FE4FC355338718EC346BD4020DFF0544BCD3A4A2FE14A49F7648640CFD3C2EB641FC16CD08928CE9C65D4DAB0191A280488FFB332BC3FE9D84940E2F3F8600595D2F56CA4A5EAA574F30E84EFF56E0656713FE5D12A195C9432C029919AEF9D36F69B20BD483964398D03DAD06A1B8D1DDA71792979560421AFF5F5AE32E8C11833FDDB1A1DACF02EB6B961D8FD7818C49DE51B0844A57BD32E10D3E0A6C806DEFDB2CF56B65C0654DDB0D085B19747C6C5C03B402EFC94CA4053457EDB85460BD0A0F3E763DC9EA30F6B1FBD81B065BE98FD907474B39448CD1E2F2892F33E0CC414A444256BCF4281D78DE1ADBAFA1F7A738567688B2BD56CB44380B68";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "DA4B59562F63DA2086B2D69C7393EC19605336E2A9B63E00B6ED3B0E31F224CB1DBC9502DA0A29C8CA545B3BEAC8A3E34FA58B97D42BA49CF80A439E4D88CD40701C18EA60E0198444A83B7BF5A60BF20290969F01CF24B4D7CCADD339449135074E28CA89CA4786F5EEEEC6F12CFB841AA1A4CD7A4091E24F71A75070EDED0F82D94680A0D18BCEB2261B65BBDCD3F222132E9BE071D35AD4B443FAC8065BD71F26476FBF6141B4F9C60B245913E9FCF627C031DDF69A30DCDB15E76396D3C90066C082FF6DC65BF6254DFCC254325A7DABC404C4875C131797032A68098620AA711C5CAD3B1C35A6C9037931724297D839E29100A6CF823999D16149D1AE95";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "97E919D40048265F0083BC59D3578153332BFE651F26D0A759D42A83915DAABB5FE41452EE8930F4EFFD63715EADECDC18D775C966E695CEE5A6D89B1C5258804D083A1D552915BEB71FF01D93B8520A7F0990F75349899E4079303568AB2BE0C05E56E3F6829B205623938AB7F65445F62C1E23031A765FA7FFF8D62ABF35F17F9034FFB282FB1FDC3260AAB1C14A804FC1070AF6BE78A9440EB831CE3BCC2E887FFC7DF603F571D23BE6246B8B4FA037626066A5E95544C8247466123E6174468B357A1CD27D39D007FCFCFB276EDC24479D59096408D85EB0E04F9AF97F19A2678E3FB2A80CF61FEE1E3B623B030C38F8E1E5A7DB7094F7D7E1F3D4264B12";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "323D5D0AC4898216772E08E150F5B1934DC2A0F4F2C5396793F2E1BD1FF5FE27AD50A57A2A61F3478B82D95CDCC521A6CCC77F766410C2E30ABFE4749875866F95C15E644431428153A85F8612039807AC1EE276ABE8F60059764157B503ACC435FC88D7D0C6342A5A4E41F153CFA40B4ED5127B35AAA9C4762D48809C659BCD37C3D8E946485AA63B3E10B081DB331F0F5AC687B1BF2385EE8367A0EA3D166B37C530DE357EFAFEA576CE8F56BA39462F8722EEB5011AB1B7D1215FCD7FD641DB3EFC5EBF4AA77297575DCD374BF2ED9D01C536D23EE07ACE393A3F4627ADCFCD70F30CA77BC22B70190E60E01BE62279449C7C9929C8724BACF4F5BB26E6E3";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "087E43F07A92846A867834DD1CB6076EE90068F1FBBDCFCEE017D4F65FA5DD6C0A75543D7A6685EAEBD3478232950DCAED1C4B131241B6B1D3F6C9EF7C20AC2AD88D0C4D83B53B8663B87F0299DAF1FA35608F5DF5E3E9AB5722014EA609F79E8720F023F2E0579A42D412D75B2B5C81D674FF7CE5882A8D4D84B978D8A9335E5270D32675EFE6D4EC3B406BD47569A786D63A816E996CB47C386713BB1A954FE94CF5793A450749723B3576EA1574ADA6674EE2FFD205F37CA48EEDC14729BFE5BAEDEF80008A096953B84F54719C3F8070474181DC662092F512CD4823F80314BCD0657CE5503BCAF08DC787CFF3E1BA4857C396377DF285081B2E6377FA22";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "B3E6768EB3F6008F74864D0DABCBFE534D53801FC0200452B430E5EC8EA250F89AE05877542B07A92C1449466FECFCD730CB4CFAA1D7113D9F51853E1E27497D8013AFB8EEC6B1DADB215AFA83B32DA0850CFD87F4591CF48C7B28E83F72DF651E6B9AFD879F1F7C3F9FB8D3239E35D2A25C47B485FAFFB917FD07F7842230527C0BACDA83A58D8C6FE40B75851F3E3573AF1CFD54A5402C547A5A53CE8DF9BF973FCF68BC6F93737E94CB5E84A38113660823B38B5F30749644E54EDE6599974FD259C7C7F6BA134DACA301DAB83795560696100C877F10722BCD35C01DE1A83F1CA6ECC8E2E593F134938224F3C2882C5AFB876FC71F87E6C2585D6F98FD6E";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "43CB832E71009496E1F478EB9CDB11FF210CA8DB2AA46A498033C81D07B77673CF6E005F3FE7CB6C13DACFCE6D6B4F058F1AA06F39D51112A8E14DFAE7EF80C9EDF7E04AEA56CC7260BBC43DD244E34C77F8DF343B0D07A721DE0053AF191808F77D8E893C655DBD7E07FFB8D0796864094DB427C275B682D4905E13680AE87FACD61CC4A0929667DDBE138E116C3ABF89179FE00FE6DC51EE82913CAF33F4AE08C0FF6340CC31D76B2EAA9B47064FB616E9ED4AA99FB6D72C370FC9C7158C1B3716ED02505AE99446A006C712A4E62A0530DF8562AB009821E49D739C9C49D10236FFDD643BB9A9D4E16AF80DF563DE290054473026AB78A6D12E4EAB7E3AD7";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "439DA8CBBA1C163AD0F97FD94EDDD549A70239A54D7DB7A5F6C061010AA980BA48F6B93E864608286647DEE2F590848C77081FA7EA21DBB619B472FFD57446CE9E5F4B9DA491411BFFF917CD491DBE28CE7797F1E3215D499EC7FF610029C989CA64586C010DFA2DCF91C5936F783ED698A4DFED93508C669C78CB58FA789238B295FC3234998832D663100A1F9454DC5D5CF8DB29321AB50BBD5C530B13FD8576FFB3E5E6F7628BB3204E27B6F8A760D139B9BF885030E6AA9928B15DE4146EA25F5327EE70A437EF6861A0455AFC0CC396C7B1ECE1F795E341CA8705A0A1764DC9C7DDA490CDAA992DFFEF77629F68946E50C741EB6B0DAAB180D95480B8D8";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "3C45D9140956A99B7E7552A58EA5CA1E7845CBEB69E7551DFFACDF25959C189117AFCA4F4FAF5420B2C0607D09B30B46521F9E3799F5478FEB3BF485DDBC44BE65D07FB745ECACE9B4C1CF81829E881EB57E8C163A9ECBC80106B7AD4C953056E97C5824DB572C1AD84BE407E2D83E55EF3A5BC645029293BDE84E128B039BEA80BAF49BDE4DFF1C382AF5C3461BE1573AEC8985FFB070A9D1F0D87AD67684699ABFAF934B911D55335FE381B4711E46175C5517CBB0EB9B220D04B3CF6C797CA3108AFE68B65CA499A48056430AFA36C7BB521B926974DDE75C1B2FED12F6D714D9256D88E3C968FE953C560783E2D63BF7CE8984069D8B999E9B81FFE26AC6";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "0CFD8B5EA3EAB8C5D841B356B1E3225FD8DD28336154F589332581E6939C53DEBD328990C7B395AE02D255AAD62A200ACB09EF8F07285DAFC46EB0E69FA757A730997EF8D96BECC305BB444E582F0EBE116462DE155E2D30B30EFB65540E09FD15F3113F42ADCCD6CECCF2C5D5A39623EFCA88714C14FA2EBA4C9D4C8AAC38970C6DE59CBD3452699970410B3A8B554BFFCA1CFDCBB32AE46A32CEE4B29CCC20D6A8D6FF596D8E52895C32D995EFA55F75393FDD4FF56ABA3A469B466A7664667CE80823A8F6E4B991BCA3BA7200B47AB4D3CB9563DA507DAEFAA5D3A6E9A34227F6DADEAAA215E5F21D3EEE9B0BD0F1573902E51120A9708AD0887DCA2C11C7";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N39
cyclonev_lcell_comb \vga_module_inst|red_reg~7 (
// Equation(s):
// \vga_module_inst|red_reg~7_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49~portadataout ) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49~portadataout ))))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~7 .extended_lut = "off";
defparam \vga_module_inst|red_reg~7 .lut_mask = 64'h20702A7A25752F7F;
defparam \vga_module_inst|red_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N6
cyclonev_lcell_comb \vga_module_inst|red_reg~10 (
// Equation(s):
// \vga_module_inst|red_reg~10_combout  = ( \vga_module_inst|red_reg~2_combout  & ( \vga_module_inst|red_reg~7_combout  & ( (!\vga_module_inst|red_reg~1_combout  & (((\vga_module_inst|red_reg~8_combout )))) # (\vga_module_inst|red_reg~1_combout  & 
// (\vga_module_inst|red_reg~9_combout  & (\vga_module_inst|red_reg~5_combout ))) ) ) ) # ( !\vga_module_inst|red_reg~2_combout  & ( \vga_module_inst|red_reg~7_combout  & ( \vga_module_inst|red_reg~1_combout  ) ) ) # ( \vga_module_inst|red_reg~2_combout  & ( 
// !\vga_module_inst|red_reg~7_combout  & ( (!\vga_module_inst|red_reg~1_combout  & (((\vga_module_inst|red_reg~8_combout )))) # (\vga_module_inst|red_reg~1_combout  & (\vga_module_inst|red_reg~9_combout  & (\vga_module_inst|red_reg~5_combout ))) ) ) )

	.dataa(!\vga_module_inst|red_reg~9_combout ),
	.datab(!\vga_module_inst|red_reg~5_combout ),
	.datac(!\vga_module_inst|red_reg~1_combout ),
	.datad(!\vga_module_inst|red_reg~8_combout ),
	.datae(!\vga_module_inst|red_reg~2_combout ),
	.dataf(!\vga_module_inst|red_reg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~10 .extended_lut = "off";
defparam \vga_module_inst|red_reg~10 .lut_mask = 64'h000001F10F0F01F1;
defparam \vga_module_inst|red_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N38
dffeas \vga_module_inst|red_reg[1] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[1] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "70418B037BAF064DCD66781A9D508E669BC1705FD96A5F9C0529ED5002B07D6750913FA52425CF83F04F468C433096B20BA6E6C752EFA61543A310B1C92B871FC30045D12AD6BC18327BA5E11BE267C8F8B2B5646FDF366C5F4EBCC7FD0245B55D0E40C46737212936B4E076F82E58738AA75CCCC208F54873D13DCF807F5294E060E91E2A83D2C39D8943B190BBC36643D05A294EBB7504033F913C2FFFB6BB426E00D9674B114E28F0F57636C7B0513A1E8038DAFED138963E7E7C1D1145D4A9109807B988F87C001AE6AB7A0329F836F04F27C3D676738878000386A83EA645979EBECDEB520581FF9E0C9B800E0C4E0558EC881ACA7A3BB9E9A392663F14";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "8F6802B326E0F45E9ED74AFCFE02D161B58DF9F81F83A74E7DCE0152A80DA9E7AF463BB7BA58CFD6755280FCF1916FB5048F3D1924A3D8D3D5A0038011FE61E741838FA3C74240F8B33E5EDB95B37DF6177FFFCEBA54191465DA6FA7272E5F8F7C94628019BCE00B48BA07BC655CB564428589D98DCC5BF11FB379F45F81A28294702C9A77A57C29DDE5AD8400797C4E1E80A5B2B299D35432A44E427AF264EE4847FFD343A39C5D70F653ABCE5CDFABDCCC924E44F19C364E74807D1D1BC19EC216889F521F8CAF09C1D2B5F0CA672F2DF3EE6C9ED1C8B6EFBA01DD8F76D1261ECC9D2BC8F6EDA38779E2DC9EA8F660828FECBD5931897E10BEFACF3EA1E4E3";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "95F4FB47D27DE467E4CC7B1C003F48F56730CFBDC7EA2CB1145F1733ABC90A7C0A0FEE59206DD2895599C4A2C5A5E6613F002B6A3202EE26CE90AAF9BC5CE3E6A461208C4368B8C0B31858C0496F227BAD911DC25181E0F166394E53E97B5589EB5F1FC09DBE2F9998FC784F02AE011E3ED634605B2326B9E8049D3CD0A5878F77C9868645D96024899FBC3F54F193C20D7F95A93F3C8C31A21F7361C9A0CF79ED248ACE94056E063BDD8D8E2589EC504E47B8C0D3312A4B763FA1F6F3519671219BFCF9CDA04F2E5C25453E08CBFD20FB94A4CA19B3211AA2D27CCD278F9E6CF17FE6520C7A91C1E62FBC134EE0CB805762FAA41413CA43CCD845E6B8D1FF89";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "F766394A01BC042B23C11CFD5C4A6EAF001DDD86EF2822E2B1DE022B8BBB3D3FFEFABBADD1C059FC89D27BBC51BCD3637C0BA93B12A631AFF80F48BCDCD6F26FA9C078A1E4A09947470C8ECB98C9930E79FB0A348966572220BC8AB25C1A1A06FFCE10B8DCD48429EC2EEB4172867B471B3ACE4B7CFBEDEF0D7BE76AF2CBAEEDED3ECC26AF6B3F4C4FE66557B5411C1B903F145F638E33AE915202F34A85658DD8FBA3DA0A16C4DB93A50924EDE968400FE7FA096B24DBFABC3F3331E2C933BC1C1C02138DF2AF2985E8450274BCCAB3F8A62226143FFCFF0FC7C1706C2DDFE4F6F33EEEEF8C7FC8C29AAEF0CCFE341D432D671091E22D44003740C27BDAA8DF";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "BE1FF3EE00FFFE0E1B52C1AE31EBCF5C435D8FA23A173EE07E8927761E1C3E4AE3A4D9F28C1AD150618CFDCEBC7C7E253B731391B676C616EB34D9470FBB1EE028560FE17F6403A49D354812656BAD33B07803A3C76F80250B139883629FEE2BF70075E009701C7823D7084F7FB8C5DDC098F87356312A119813846C006E4F5D748453CF7EEE08C2B8DC6EE1EC12FE784CAF269CFC3FE0AEA43FF925C79954CF9E120F7E7F070D2F9CA6C93D1BA6B428535EAF8054049EF83EBB2C24FC03A247209F29029D41B4F3863C3E00BFE047BF89F4C4EB48BB38F2F9325C41AC941DF810FF7CBE0833ABB92C8B3D27BDD8468867CF806000B18E3AA1BAA9659A940C51";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "F8A904D9AC44B2F80EF8FFC700EF069B2E81FE64BDF8C1B618017E0E718653BA477C116AB8EB722F891761C75026A679D5BB88C9FFA7D24D9FF9F169DC949EFD4C6E08D4DCC0F854B913985EBE8AC45DAFE221D082F45D2FB8E1C317997759ABEB48DA63A98D9EDF59EE6DC2B5484F1F53061C0B28B53CE6EA0EEFC2DA83CE32B52C630D7814A0A39241E8E299E3356441718E4C986EABF9E421A3534CB76A4BAFEBDE9A222E908F0A63F85B03F0CE13CFBB057BE31B561A51EB600C30630565D920F599104A8A8502E4A7EAB60936E622A9C73351836A97DC375FE372EFE7042330A4CC032B5941670A4BB83762C17C346A6FCE380F68914BC015E9DDCFAC54";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "0E29D7C38BE6EAC1D69AE471AF7E2AC74538100B26375C00C3429F05F3F4895B65BAE63144330BA143EBD6017227201DF3ED222C6B48FF408E9DAD67DC21C499D482CFED6F47C8596A8AC7B1FBA389E953CBD51FD7BE9524E0A8B26C8F9E86DFF8C4FED80EA704D30D20434FF17A6A1481B66091D2D71EC698B87BD5EC2E1B65AB92E9349DF883F19183708A6E8465C1999B74AAD5B5CE02696589E9F6D68924B4B73D71F17A8FC9E5D387D0DB0B8486E3C288C7C000770761E6AD708F738E389CA4C602EAE01E58A38F80AA070759E27367515C9D110DD2CBDE6E14287A3C4E69DB973AE9FBA4272664E5DA0D54972CC93BF754F835D0D2D2AFDBBADC9644B8";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FF82930B7A19AB597488FC070E68FF53BA4A86BC4AED10E4B657373D151CC5D4301FA6B93359A556444BBE73CB4A1B86019079E8BC6D1212569F2C690F76450A8D5AC819ED115D37D99B2122E039A6ADE1DFB5D6502B1B0840D006F2D363B27D06A0A95F58931D34761C3F38498F0EED940FE779633656B1E3ECFDD96FA310832EB743FD8D10BB8F9BBF638C10BBE195699356F69D6765756307DDBC9FB9B8D1326001CE56CA84F74D0CC474C3E7557192107426590D1692083F6A9DB49BED2387E06BC2B692736DC74E8C83EBFA00D35716846928B159D0DD0A019ABB7B78E854869E60689FBE9FBC74A6EA15FCA87AE22BC6C461B62CFEA8D28CE9FFB4D0B6";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "8FEFC0B878ADBFC481B179F1F4527E0C4CA36D3533D28BF02120BCEB7F9F3A7C6E147D2C82AF50811FF3A0FB7B6F003BF8D9079CE8AD6E52D318A8DF7A3664B6946EC890A4A43FE5871F8119AA47A8A21FF670F9E96230385A817CC7A3B1BCDEF306FCEE3D075D8D2129025999ECC7C707E15FE0C0A12747F7800F1BE9D404294B994B1AE6627CE7908CDBADB2A5E83F4F9ABD803A7EA772C38F4355EE2EB205CF800263BE580492FDAD404FCBAB4838BCCA59D3DDE4F25BA2B82A24C139A333FF50F71C7C20FB23200000FCC57A8E324D6AFF065365CF3E083C40AAA7A5CE570346615888C46A261EF0057045CDD80158F801E19F22FE7232E555F986B84FA7";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "B921E1F221E934CAB3F98112CDE69BF2FEFC98C4AC02F6DDB87101BEEBD67EFCBA9A822F80F9FFE56FFA612A5983CE608369E7CC8EADF4980D2047CCE0CBF83BAC009E78C95E0254E8358E80D773A7DA0BA120FE7D93CFD2914ECAB63BC9315B7680D604796BD86FDE0E7F8342EF47D2A2E2F5A1FCAD0661F3650A371E3D0B51E70563F49748D2AC3FB8908172176A461AA67F1EF6C7E50E0DC00BC8FD0C19904291982D35088BD9271184F39958E74607D8528AC615705013F1BE4BC647370E40CC3E57B44EF8EB95B9383B2850549D5ADEA69982B5FEE64460F0CCCFDBC327C5AD7C08D44372C4CBA97C81E81FF87B700698627FBE461DE6769B4491B5E64C";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "5A471089E97A76AC8AA0F8E27EC8B7C1A0A36B61EB3FF037980298501511ADA68DC08C54F0C138911485C8BCCDC67E9A78BC33E30C7EB74E65CC54E18F3FC3961DF3D0FAF8C4DA9FC6D1853560CD864ECFA8881207F9F9D0891FB06F3ABEB70CB76387C4FDFFE07ED1285DEBFCC5E125D073107862DDDFE328A4C7E3B11F607D8FCEC01F783EA7092F9E67855BFBF627DD70BDD28E7D6800F897E6B759024578FDDC56C1D465C5A84FE5FA79B6AD374E1E6103BD73DEFDD3D8E77DE63E04CE0B638673EFFFFF775088602F9B0EF5E0AF074403017DE2D83F5209CCE0CFE387FCE6335F117EC6D6EDC60F83BF878030F04DF5B3446F98CDB4022FE9B4FFC7D3C3";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "4CC4B4A1FFF7FF7F14EACF06B7EC10FD3CCF807FC03FB4A94292FD73EEBC748A66DFDAFC19CB2BC9DF2FBC21EFFF008F02094FCB3E640C867F307C81FE3831D30118F020CD1077201841A61D5DA449C0FF2007707466008F599B8B89707318017FDEE603F81FE1C37CF0501DEF301C0ACEBF8F54D9BCFBD9AFEC1AF07C400FF3C03CC9F37FB9AFEE9FDA877BFC1FFB527CA0717E4DB84FB79BC1DDF093F17DA1AF210A07407F8FF365A51B1F06CA0BA31E70698007600B649F7DA64B4D7B0428103E5FE71BF73C1C7F0D067E1C07F077439E8E99E1066C200E187313801C1E4BB7283097A4DFE1CAE99CD884B80C7C7060ACC6F84040FFE73CC8199780746D40";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "23F4FFC8B4DD209F5583D28C7C8B575013C8CB77703774760AC3C7E21607D87079D5003A3144905A33F5FFA93110282571794B878FFCB9B952C2D54AB9B7474A5707E008DF271071F68A841E9111CC5ED7F7FFD02733A15FF2D068B202130CBE30B8F4D47721F91BCF07FFB8F3027063C6F1B81F61DAD70E0F8FFFFE0EA920EFE2919A9E0611D2EE15A5DCD4302E58E4C6079FE03A84E04E1A8A1A04D3E32967A7BF7F841EE61F8095F7F9024EBEF4E4C270469618DE171ED0878FC03019F04C7AD4E67E65BD22D2845FEC03650189C8BB09F232AF33AB7A592EF99759AA9C06E82EFFD07523C19E20209D939DEED5616BFF8B03908EA5D2E776AAB31E24800B";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "A7013D5ED4BBA999733CFFEDE5E1E73E5FEB85195F822AF8AAFFE7AE4E95D557C1BE613E045A09A38AD16755650344019F0CFF842FC1ED784D56D30BE9764D69AF60F3E2467C6072310A82B740D1A7CAADBC433E4B5DC20DA05FFF1047C9EF718EDA502078CF1757D4A07FD3DE2386DB796FB3182655DC7FA303916AA430C74AD80AFC008319D6C29D30321256285E884FFC44439B17096562573781BD3E2C43F5B0B585E51701642EC5FE09B0F8E280A94838FDCBD0D98B19D4EB9AB9C8E45AAE540F42736ACD77C510AB6E3F1117F93300FF8F40E14CE1D9473734E3BCEF049C94B01C177F716C044513B76E45C126AF13A6517315DC1556C1FFD3378197E1";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "8749FF4698558BD571679D7549B38531F677A67213DB10ADFCA97D80680A99C7925B947C3F964FBDD8600F9A27B7CE5B9581BD477FB1B29BA385AFBE366E2C90E0FA6C70DA69BAB3F861C2217E6F187A63E13C6F8A5CF2915F02D44DA15C111A17CA3F9AEDDAE4CC0050B39066191F29D3266BEBBCAF73E0A556DDB4AEEC33BB6BB023DBB00C00A55D8532EB870EC82BD11FBA54C576AA521A258BD3B1D8DFB750A47F348C7C1ADFF84BBC81CD2418B1BFAF6E0BE870BB74A088DF21CCFD8999EAE357A76727C080D0CDE0CFE926234FFEFE6C83F2894EE4E047F8DC6CBED2D3686EE6D3DCB870A3710A1AFF006D1F85414FDD01459BC48C041B1201EDCC0F5F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "C2853FE7FB4FD084A73514357B3024BBF62FEB030195274AE6EEC16F1BFDC5C378E8A51C8FCB7F49F59C0752C77E2B05437930BF719BB4015D4A8B0602AEE07936E7304DA005595F06707CFECBCFC7169A4AE8F05B44FED5D5549AC8FA5FE05222D6763EC362D56A875A9487582F6ACDBE242DFF77B00726312CCD7E1EAD3B3376A6E43C3A0BFA27C76B71834073B84082C1B0EA65E6D26DF204ABE7A362CCDB875BF897BFB5BF9FA44C9964A47421E6F1E409FC8558748A47A4D97117A5C3E9341638638E3867C3C96B89C952E3A7668C32CAE1E9500D677E3957D2382FD3E07A12B78E12E1B207BFD05020619B8B3F694B29252FEA9E9AF2293A8197709D5D";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N18
cyclonev_lcell_comb \vga_module_inst|red_reg~11 (
// Equation(s):
// \vga_module_inst|red_reg~11_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) 
// ) # ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) 
// ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~11 .extended_lut = "off";
defparam \vga_module_inst|red_reg~11 .lut_mask = 64'h04C434F407C737F7;
defparam \vga_module_inst|red_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,\coluna_sel[3]~5_combout ,
\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "1B3C0F927F271AAFCB0E4156BC6AAA53F1BFCC3C1A45378A86603FF3F95556A95A95A53F304511556537788661AC63D76633C3000FFCFC0000555953AAC56B3587AF89243AFC0000FEA5403FE953E901E83F0EA4C3D206BFB6FEAA56B06AA90FF1BFF3305A94278E65704300F9556A96956A50000014C599DDDDD1F82CEC49866F8A262AFBCFCF0041556A50AAC5AAF2CBEA49E42ABC0003FFE9500FFA50C434A87B3EA923C9C6BFB1BFFE96ADAA943AB1B000015A54D38DC6BBD300E945AAA55AE4FC1559243A57D388B0B3F6F95A68EC57BC3FA3F0FFFC41556A64AAC57A2BD6A548E4EABC0000FFE95403FA50000CE87B3EBE780772AFFCBFFE9561AA40EA";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "C6F001569553938C90BFE703E956ABFAB93C05ABE2391F7CE177861E422A3BA0EBAEC61867BDFFFC05555568FAB16ACF15540B94EAFC00043FEA5503FA50296E687B3ABF924DA1ABFF6FCE41B1AA43EB0AC0156AA553D38C73C8F403A56ABFFFE3C56A5BFCC16B4885506FACC8BB60396A314A0B353BBFF0005555A93AB19A8A00103793EAFC00040FAA9503FE50DBE7BC7AF95BF88C785AFF1BCE0186A50FAB1BC155AAA900D38C6789C80FA6BFBC393C696907E2CAB3D370BEA7B2D3EEBB6735975C3D61A1BFC03F055AA93EB19A9000043653AAFC00000FEB9503FE93E0DFF87AF8C702255216AAC6FE46D6900EFC6FC555AA6503D38F1EC7080F9AFFFFE3";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "C556EAAA7C3439D79F8967E7104BA2CC4B1BADF6128DBEC43F0056AA83BD6E8A3004224EABF0000003FEA503FE539880287BC8A2008D18855BA2ABAF16930EFC6CC596AA550FD08BE6F64C4FEBFCCD31A96AAFA73DEF0045DCB8371F071B4E16C0ED87854AF78A800030056A94FC6EFCF0C41E4EABC00001403EA543FA4EB2452F5EDB99C0379621A5A8AAC055503001BC155AAA9503E78776C60C3FBFFCC31AAA5829E64F36B7651382579332104B08768690DD2AAA9A96CCCFC056A93C7AF1A000CE0EABC00005000EA503994F0E957C0EDC87400DE6D86AFF1BC400400006B05556A95540D48B50120FFB3F0DD5AAA7DB657551C33FED59615A3C48EA4E00";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "28629AAB7A03F8D430335C8106F34108C7583F8861DEEE14CFF171E9FD8FCAB06E3DA37516EF72557C14EDDBCC907FC631D38C8C0EE67AD64C68099FAD884C1DCFB1316C09BFC0B01C673DD8E2C3ED810B10C737039801E512567E501EEC00064269BC979DD71F7DDF0338AC346013023410DC3C0F0D8E9DCC7DEED887BC99D912567E700C6825424778448A442611F99E1938ACA29B8EBA99A394CF8615F5F579C1F545BDE7DCACB4178C701C6DD1E207C83C4A123320797713380CCBB8DFFA3453339F544A1279C4C8089A39F0ECC135978C081C67EDAE742B12A96D66607A43197F56CA294BD9CDA67D6FACD7C9942C75A0E38D70F0EA3D97FD803C603EEF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "927BDEF2428701F303F9FE5FEF5CDF08AC574989F9C19545B164B68828906EFB7EAC065C1F1A8C779605D152E323E96513FFFF3C6E985BE48012C81F5A5414B7EF42CE0006C42F3A6EAFC6480FB53C778E4296A971DE33D903B7FFADFBA07BFCD650894D3A6A1B295696A8F7720B1FD5CEAECF801F9E757387DC19DCB18CD996023DFFB7EBAA822BFFA0E122870D41ECECCC01F1C59907CDAAA40E807F9586E3807E9B51AFB67B2C1E2CFFA7CD6ABDD0484B800A9AF38FA05FAA6D095EDBE3FF4AAE98007FCD1C6380397BDED7832E507C3E7C4FBF0C5B3A590DE9C4982945DFB52BF11B9F1DE0FBC5A7F90001DD7D6780189AA1A841E6A0701E0058820841C8";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "2838E6916D3FB26585E403AB567B80CCE527F980039A79E3801C4354464BEE60601E0C5EF338B2A82902938C5AD3A9CF3AA5897032490E4D94A3FC0003C872C30468677524392BA481864C5CB013F52DFC74F19AFC218DA6C36F52011E2AF838B9E7F0803E95FDC30E382F267AF44F0717E20DD303D110C3F785531E35798E5FFB403D0160887A077A87C1E1832C19C7BF1C322ABD000E643E62FDCC450CB6A92F0398540EE5CA00BADB8384DCA9A1525207C0878A9719C74FFE342D16B979FC3C66FE2F837E2A02AEA4AC2DAEBE39356A5F13461885D8115701400F83F51046071C13F6B25FF1CCE5EEF36123028D7DCB78E3C82017B3D73E74AF6393F7A86F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "757F380FD3C030471F3C4BE6A927F9A6CFC47F76D094823CB30C06419AEC713EF5F785280369443C237FB8DFD01613CFD7B00B8F100BD8B3FF887F146373C0106017B52C2722C698F8D36655C2E492200A1FD86F8A2633BECF0C96FF4490B8F880B77748423BF18F7276BC4CCE6FAC88543DCA6A579CD4771A1FF667B93073DC4FCE195F2F5EFE15C1FBFFF9FAF5045D937E92E71DC30A63A22DF3B90AC247E3906473BFED80E27E2A476CD72CE57E339FB3FFF891B6FB6AD38CB01245BCC08F9641884EB128AE863CC03FBFEEC0E6FC430F661417329E999037FF83A93AD451831CD062BE49F87D3413DA4996C702AFA8800FFFB380ECF08E3E7C0350EB6C13";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N0
cyclonev_lcell_comb \vga_module_inst|red_reg~13 (
// Equation(s):
// \vga_module_inst|red_reg~13_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66~portadataout  ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) 
// # ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] ) 
// ) )

	.dataa(gnd),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~13 .extended_lut = "off";
defparam \vga_module_inst|red_reg~13 .lut_mask = 64'h00003333CCCCFFFF;
defparam \vga_module_inst|red_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F273499DC49DF0E00CCF2D084BCF1BF843FFC3B8338670FE02BF201BB44C056BF1A5F9C4364FF44C7DBB3DC880F3EB54B00EBB97F32578FFE7C3CCED81E07CF87E6A311B6745E0BA33311A7D159902A1482B0989387DAD818E113DB87FD75FB7CCF9C2DD5E01F9C3CBC0DEFB61B4328239A187851B8F2F34473C9D167B879E6C0801A29A799AD379F594B307078F801878AF9D8639CE16957E4226A5F3D0734EA3B9C00744F281B5BCC74A8A3D22EAE2613E36C91E67FC67BC5D96D717E24B58750E8E58D931C2822FA36C777817AC0D54A653B969D0EA67FF036CF163E3FF9E7EA1F37D551915EA59A22E498C20D397CE260719FFF7B9532A9918E36CA88ED3";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "8A5B7CC3FF8F0F10741D793A60828748A1A84B9062B8863FD9C5AAD64504E81D7564231822883E0041F1221BF97E0FC781131C35420C0564480F50C16B34AD385C91D0506875C113550ED468D02E8404DF97771CF878398C078B54F74DFFEB5886833D92CF7C1387E6BA5D19A31771E1192967BF542A74B91C58174AE0F07C3CE8AF16FEFE3ACFA7D5F45817653A8FF6FF5850EE39C1AA0380C07FEFF81442461E237A81E1E0603810EEA173DA613BCF5E63EF8314DF5A4661F196A989E48FCA0040033F816FFF801F9C7C3F81E0F0310F43C6FF467BDABA91901E28AE8623D02B80F78C8D006233000000180FDFF940FF9C401F83E7E073ECF89E714ADFA259";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "1070B379216332E002A3BBACEAFB170E0000578017B1A841FF00819F870FC3FB307097D9E9FD82C26E4B98D8FD0501A05748B52481E73C70000C03181FB81A0FFE1281FF070FE3FBFCFE7922D5404F10EC800933322591F52D624C5B3887EFCC001E00187FB9803FFE24E7FE3F1FF1F3F81E0DE28819F03D4E70AC5B7EEA644D97215F6E96C03E0181800078FFF0201FFC438FFC7C7FE3C4BDBFC4EADCB7F859F2659FB4BD5606ED6EBC531D244E7F8081801CEFFFE087F04C4A03F019FF0784740DE09A52700FAAFC637FB71490FC004037856AB8EE3880004063FFFFDDA01800FE0FCC4F340E1807F0007FDBF83FD4FF87FFF9AF449100000B8789FE5B4083";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0041F3FFFF900FDC01FC07A06CB89C1818FFFA5B3D8740DC87B9FFFFE797249C0341FE08FE6080000000F7FFFF87673207E047E75A78F07831F008CF3C0171BEF1F8417FFEF3A31FFFD59F280048800000003FBE3E098FEE9FC0E7CF80F4E07071F2073A28879C2EE0300001FFF2FFFFFFD7FD281C601F7C00001FBF7E081F5E1C00EE1111C4C07071FE009A5A7FA831E0FF3E0003FBF3FFFFC8FD880C24FA7C00033FE1FE247FD87C01FC7F46C0C07070F00FDB3660BFDCE3A0FF80703D7F7F6084FF240DFC007C0107BF80702BFFBFF801F070060381F06070CF5122F0F3D9F20A41FC408243BC00E316E74F0F000633C67B9E0019E7578021E3D5DB9207E3";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "BDD231A946CA0F820BF8F499B8604C77C5876E8DF1ED3C00958545D74AA256FED9F6459D384B97B2E5A9C36B05B288DE9C4F2171A000E66D3D916E4907619F080B0DB73553D104011896CA82AD8F7EDF88668771303A05691B664279FF1E393677DB495393A9F620F4AC8353D658866E9E582A8A0568FDE4417765B6BF012991C9A21781B0FFF3A09AF43A4B382FB57A1A6A29C853F3C67118913E4356B70F8D325F98C54B58BFFCEA31019FBE002EFFF4EDCD7E3888CCF37A1F581C1398B71287C748E661E7622A68F03EA8C69376E6C2F16200039FEBEC4E871B890472556FBD3DB47E6802CB36BFDE3626BDEFEDEFEA8034C16362D60E83F20F9FB923843F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "BCCA8F88380317136D107B7CBF62A8518A2AB6D1A0F2C50114FC70BE102D8FD8626611E3DCFC728FE970FC2D6B2EF41DB1BD5EE1DFC133366AB60FF9980ABBBE6B9F1A39EB17A816911F1473776CA0F13DD4F3292305411ED2875A56A00949474DF3801AABCB3CA7537E4C490C5DAEFFE07F1985444FC7CA452E31EC687FE51494B7E3BBD400A40FF801D170ECE5F85BA9F6CDEEF2E61F761E3EB6AC671F591975A8AC7FCFC05B5A529B64996A7E3B44AAD5EC93D4D839D997ED9671DA546FCBAE9EAA7E989C7FE03C9CABED7338D53FF4E96A8117F88B8165C6B7144F0DF949F653156B9FD65E0CD3F2029D98F9D10D28BD253D4952E91974CF99F077DF8B66";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "33C3D9B68A32D9458CC5CA5D7B1F9111AB32F833AE75F2384F8F34382B1AB50D91084B13B671A123F18E4B3E5D8347CA0282159CC478B7239C056D60E8DB9E3F24481015D251DF8ED4E324A39441BE5969142B440D9051A9DFDDCBB1EA21438DEAC164D58269F3D9DA50693F3D0BB20707080B430CF83938E3F828C41D9D0CE462C650C60F1F3FAC87CAE2E0832A317654157D15E32C4CA57BFB6F2C45A84BF5EB03EABB688F006C60E75C627F6071E3953862EAFB824FC72FEF0BCFF492137159A6F99A2C02F7E5735352A8C9C6BCF5E81C8B64B6010FFDEF6C3169E0DC97ED1D8F76239B97D3E85D1D7F624DD8A121815F3310011075426172346E7DB9302C";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "A00DB0B3A314863B93F431239F3C7104736B525F3285F0F41EE4D4FB5E269F656007C28D34533F8F0789029556339D9A4EE853EB758DA6B13D9501E2DC57E9935A4725C94487A3ECE83E9E0EB8502C02E10EC21DE5C0B30E2617F24BF32BA10F34125426FE6B71EDB5571DDF4CE2A60D785D7F333E7D8590B358E6FB083C62B93B10CDE15B64D954E9CE124FFC0079E62C94ADC7ECC0A423C2EE370ABBFEDF1A21E094075281A21405908065DD9C1F44440D34343A266BD4E85E3272E98A2F86558C28D13E60C928D2DD46D5AF3F3F968FF846A04F5CA3B38387D956486C586C76153B402B9E6DB8E926C4A67BCA21F21820FD5E81493AB7B29A642B908DC9F3";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "97E7C30483F1DFA5C2EFD7BD032B0F9178981022307C36D8514409E01F50631888CE7FA0488C8FFCD55C33D46DF7EBADA3C7FFC55D486DEEEF59F1D3A08D84C42978FC21BDCA031E13C97E466FB04FCE3743F9C5B9D64BBD1C48889B3447FB1B2020C8FEE1956BCDAE0B79E2F83111FF108C8987854D7FCF6D358CD8047D4783C896EED18AE02E25EEC053807987E94A4E04EFB3E83363EF08018B620000736FC8E985720D08266D9667988F9A2632BD325DA4C7CC797F866B587A1C48B8B9FF86038BFE00679FFCEA5F9FBC45CAC2BCED7CD6F9E299311FEC06310E6C3F7E14781C0C13657E01FF8607FC5E0077AF2F9FA3974F486310655AFFE0567ABC6DBF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "B3A2666700607D98BF060FB186FF41FC5C0FBE0000E329D3C984652BFDA90CFA2301FDE5CA1FFF995D4C05DCE3E070159EE3AF7087FF8180F81F300017F7BC2969E5327E30F5D08E35E1A4D737CEEC396648198BFFBBE78518BDF080773FC0807E1BB00E47FFD3193D1453318E92CFC11BD0663247760ECE6C4B0C9D404123448462100E459FE0007C01E04E800F30DED3BE38BA3F3647B5CCF98E6B93BBBA82ED642E57F9CF3E63E7779FE0671FE01FE019E0C0F81E238747A6382FB54131DA77B3980BB9BF72045FAB9FB521186E4242FBFFFC0F0603FE001F5E6E2289FE7DB6760F73E8DAD95E9A43212A5D1BE2698C33BE675E960DFCFFCD27FC08038FBE";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "401F43C0220E5BAA3E00D51D6E8003C7FB003F8A221AF9FBC5B8453D7D49DCB27F8D577FE3881FFF601FD3C005E5B4CC6952D64D537C0C0207A5533BFFBB03C33856B9AC766222D8787C61FF879F9FFFE06FC783025518520D70441F6E80B9FF5D46B078EA3617F073FD46A0FFDE4F51F89C817FEE1C38C3F1C77FC01A43FDFEF841F18F9A4B8C1C494A020D164177EA73660664C6EE15F0F2824FF80E0C71829FFFE04591EF471F727F8073FBCD80187A80FDD40F533FC0C8FD284C472E421B8F408700684E610863821FEBF67B1927BC4661F91C80E0F03E71229712383C5166071D23FC4DEC00D702167EE3BE0003E3FC9ECA7B3C1BB4BEC6DE01FA07E070";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "9A9F350D9B6E6FEFCD888CDA97C70E8E2356E160F994A072F8E4769106E6FBE79F01FE00FC67C343FC899B75E24F739116A3FEF01105A2ADE9744BB769B27504D7BCCE6BC6BA9F71FF83FC13F87C3883B6497E6ADC732C9DD5EE915B8180C62E4C9A3CF523FF24CAFE3E022FE442FFFFFE07819FC0083747CF9FB7B97D22272A0B992EDFB2879B05BE86979A365BC2A709FAB1B47FFF7FC6001C01C082F003018DFC59831FC0C7DFC57F04D11694C252CFCE93F4B701817D8E7DC02DB596000FCFE02DFF3FF00A670F5450ED761C3C7049822C9955D00BDD6963498904EE7F7E60304758B82F000FBF93817F8033BB9B9C02E35C6DAF774574F328E944C443EB";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "B48DEF83AB194F927C2E2C89963479E97687E5BAAC4EDC023D70D8064818ACED451749B51ADDBE0F10791ADBFE153309CBC06EABC104A17BBA40542299162AC8CCE3FDBFB93660B6EE1294EC3EF7318593ABDFC339B01385EF83F387FB91B381093B142F59B49E718062646B047CCC10ADFE7F066F084BD0037788B3E1316AF25A62D474DC573507EDC49CE7C16C0A8AEEB8E3861B2E8327CF8C1CE41341B0D7FFB2210C1D108CB968A731AB9F02A98ECBDE6EB5EA25AC9C05E80CAEE1EC884516EB623CAC69E89256729F366154D17DD43770D41748083096B75DA7B5FB7EEF9934A8376D5D4599A780C5EDF26AE61142743199AEC0E6AF779E85D34180F1C3";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "486B9DE083DD3BE133B3609A668C9667C21D8297C4CB9338C37AB8671C384AF435B53304BCDA4C8246158712FE5E8EADD4348BD5919C5573ED06A78CDE27AE14900EAC524D3336C1EA90D57EC51437225B0C496F438EF1C778E75439F44FFC86E70B9B43C22D5B66939D5EB34004D68C3EFE17513B3F317E7A4CBDA9D282025A20574C0EBFFE23EAFB78175AE971E3FB171B5642F1A7CBC54C9031E4391920BB58CD54E067F2223600DE88B38E8C4F93D6C2305591A823116FB95EFDB6A3E3CAF22803811D6F7F0520E1225B038A1055D2D9D77E57E0B8B389AC4B506B75D75046061667FCC4744AFDEE6668DE7717D0285738766C44A5103C15E7F0DE20CB72";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "9F1A0062D514FADC6B0D5C7CFC933013365B737C45A672223CD80040075E8FF9E280EFC1C9FDD08A81AD12A171AC1C3191771A21F3EEDFE69361D609FBCF698C07BC52C4FE3D9F33E61EBFD1DE7FFBF8EE7B2D0B6AA71A83C00CE939823E2266DBAD21CB3AAC2234C6EE6AE0E3FEE8640602F0DC79CB64EF5CDFCEF119BEFA6E47EE7978C408C7871684E7576872F772A86BB3B0FECE1C6400108E2393839F1C4DBAC7C0134017E237FE04C25447071E59FD7FEAE6BA83C39838D72080F893F840CE1E12986380C9AEF9E004800194B8319F86A04A069F5036956944E7798826C74116FB83C1704010EA15BE12FE4F95B16B6F443CDE2A794083F50DC297818C";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "1F86E2BAFD9C130F27F70927009D60093886378EB5C1B31776C5344FFB4F87D51161B6F2B6B388C0CB77B58E3B1580403979BE8B72B8801B3133B8CFBF0E8A38316A22D56E9B11D949F3CEDDD8DEE6726344D0264344A7B85F3EA5045FC481C20AD2879CC838C799FC975292268E845C331B91FFA1460B855BAE6EBD674B53C0963D1BFFFFAC01E31C66F667B625EFFBC141FB44EEF84B7F88D5CAACBB3420DB7981B0477E4FD1D8FE8B19E67D6019F993F592AECBDB29532367F82B9628FAD766254125ECC0191A03A04161C0C39F268E169C7F820C1FFFF9DFD06D3D93E02D7E0D88AF266ED9AE7C4CB33CC9BC0D998F9DD8190017524344BF0441400C8FFF";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N36
cyclonev_lcell_comb \vga_module_inst|red_reg~12 (
// Equation(s):
// \vga_module_inst|red_reg~12_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) ) 
// # ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~12 .extended_lut = "off";
defparam \vga_module_inst|red_reg~12 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \vga_module_inst|red_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N12
cyclonev_lcell_comb \vga_module_inst|red_reg~14 (
// Equation(s):
// \vga_module_inst|red_reg~14_combout  = ( \vga_module_inst|red_reg~2_combout  & ( \vga_module_inst|red_reg~1_combout  & ( (\vga_module_inst|red_reg~13_combout  & \vga_module_inst|red_reg~5_combout ) ) ) ) # ( !\vga_module_inst|red_reg~2_combout  & ( 
// \vga_module_inst|red_reg~1_combout  & ( \vga_module_inst|red_reg~11_combout  ) ) ) # ( \vga_module_inst|red_reg~2_combout  & ( !\vga_module_inst|red_reg~1_combout  & ( \vga_module_inst|red_reg~12_combout  ) ) )

	.dataa(!\vga_module_inst|red_reg~11_combout ),
	.datab(!\vga_module_inst|red_reg~13_combout ),
	.datac(!\vga_module_inst|red_reg~12_combout ),
	.datad(!\vga_module_inst|red_reg~5_combout ),
	.datae(!\vga_module_inst|red_reg~2_combout ),
	.dataf(!\vga_module_inst|red_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~14 .extended_lut = "off";
defparam \vga_module_inst|red_reg~14 .lut_mask = 64'h00000F0F55550033;
defparam \vga_module_inst|red_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N58
dffeas \vga_module_inst|red_reg[2] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[2] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "F04B65FE9BE038D541F70B742C0D12EDB89180406662FCE031AD6468E800EAB3F76C9F91D2B98003F0033C86BF3F571682F021976E5BA39D9587800009F8F8E1D2E69FCD5ADF356F89BAE4D9FFFF1800F8471CB3F01F799992FF15FF90BB6D96BA0E00C46774EFF639E112745C48BD33144F2F33D6FF0A00F041354FFF802CFD651FE9C16FA48E95727A83810DB93FED83BC95FC78A74E3AFB3D3BFC7FFFF80340D09DE178D03B1FAD0FDFFA289EBAA420690007D0A3BFFF50F00022C2DF8DF739D8F7FFB988FF80000346DB041C3C8F3D0FC9E3E6372577AB1500007814B47B07AFC94011988F9FFCFBCF7C9B800FF04E017FE0081DA4A19847C9DCCCA31F35";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "0CEC82403CC8E56350AFED509F8BDF39847007F81F8047F07F807ECC100811D0F8BE388C67DFF002685C01831499E3C0570F254234D6E9DB0C745F00000181F80180399C404C218408FF9F14450162EC6F1000B1419C71C381B9D56E382A6F884A65DE800003007408F9AD000160D7A639FA484715FB59A5524C007FADF33903378A68E632462CB0ECFD9384000600701E80090D487B6F45CE43BACDDCF4E91F92F8002B75534C5DAB0CD83533A51E650B7BBECE008E80384E706081E5F95F5489CF8BFF961B7F8EDCFE2D1FFFFCD16FF4294B4B98E18D68168601EF847921381ECC764070C865EB0003073C8EB4333D1070018D31B0CB7E25D1B76738C1C6C8";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "76B3FC6031EE00787CCC4027D83B731AA7245383A438146FC660E97763A2C2FC3301D9F9388DE33B36B9C72FDC52007E3F80101BB38632DCF862F8FC19F1A6C4E07EFFB977112B40BC6630C0718FC396AA4EFE17563100FE07F919BFCFEB95F0762C4CA0D70A6E23687FF830929C15803F6FF3E063C3C75F46559E37298387F007B9BD7F45597AC7C5FFC71FE97310B929FF82214D2F2E0003DF7161F1C0EF8FF3638CF212746E7803BDB17C4A360AAEFD2736C3750E0BEDA47FA23562018400FE7C03F809C06FCF841F79C095D27C3C03DCAF0D7620D8F336C3383DC61BCCB741FFE3A04330B0387FBFC40F7480EB03CF1C0352FEFEFEFC00D46BA0A7A916EF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "AC693557F593D9D863F343EFAB6F4A70FFE1E3A6AC4043036FC003D17ABF3DF000BE873FDFCF36336A0DF4B589FC493ACC8F96FF1AA7DB7007F04E7D82E0838FE7C078D21DDB99F8B80C86FBE10FE30E1B68FDBB7DDDEAC1408C97FB7665BE78003181846AE087CFE3EEE8730E5DFBF8E40880CD80FC01EEB2EF18FF9868682C800033E57FD5F3B00019834D56619FE38FFF036A1EDDF3F16E200CFC32077E01ABEE1FDE707FA78A2098F6F49E07A1C000180605F2471BFC83FF0E421F5DF3F3FFE00EE1F77E74BB7CCBC238A28E9EF700961FF868250ABF00383F035A4E1FE701F3008B139DFFFFA5E4418000018FE749611F9068C7AF8F4C073E2DA45D3B83";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "1C0FFFF26107AC875F4E320F834B27B9C5778CCBC0C6B58402FC3FFFE987E07079B8FFFC30D91FBB0C0FFFB2241FEAAF6405D2F7F03C5A004044A5814146DF77C7F81FF72B07E070709B7BFF10CE8FBCC80FFFFAD3593B4ABB0BF6230E974B3C4EF8497E87DDE5EC8FF80047000380603FF43FFF803767FF407FFFF57A71DEE27B0203E0FE97A8DBF142842B87BB7BBFEFF8601F838700403B70E3FCE017B1DEE07FFFB6554D22EE90002183BC81DD2D2F7A6C6C0F7133577FF8703F8D1E004078E1A67E6A0BCCEE65FFEAB68C449ECBC0020000F98C082E9EE24347D3B8726457D9002F973C018003F9FDE39E1DE67F38FFCB3A5E53C87C187464001CDED865";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "2719037CE26F04A889C3001D3BFE070040FB817EE3FEB33F89FFE4A701A9ECF7CEBA1EC1E3C8D19A4E216FFA6CDF4C4EA3F3007D57FE0F004109EC27E576C98F957FF4C975CC0DC401CE7F78A587D7B74C0729640B54FE3A9EB800F88FF60F0186009C0DD10F4467C9BFEED56181276839A84C4FE95607004003C1A0B04D5D1E68FC03CB2FE61E02EB317FBCE430071046E3C0CE66D84CF30005473FE0ABC6C00880F7861C5A5602A7FE01FEEF073E0086F807FC3720C10C0563D4477A61DAB6BD3D51FE7F9C47FA3840EFEFBCE5EDC61A3F007DDF1E7C01C740FFB7FD63118702E3A285D65618503FA67FE09F3013258673FFDEF30FE3024ADE001E087EF001";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "80B1C07BF8AEF5918F438D25CFB85AB0BB39E3FD04221F537C9FE6BFFD357BF6D3A620D600784045884FDF07685E56D46FAFD247FF88E96E999C5384E2D1E2939CFEAA30DE4D6EF29A92006401F00783D00F7C9F51FB31ED1F0EB90DE1CBAEA6B4F5B087EA4463627FBD29FC76E27A7122F6884803B00C03941EDC8FFDFCDD9C73ACBA1BF0121DD5AFB4831C43A820A653020BF894767634E385A9940FE0C03BF13D7F0FB7F83A9C02479801FCDD0EDFAE100ED414A2001CFE0FDE4E127C88C6686097209FC7C091B0B7803F57360FD980FCA303F23544C5FB03302C92533E048CB0825AE27116E7FA583E40FF8F01AAA1BBDCFE73065B63FC645C01E1FC2948";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "9BF4EA1D296CDDBFF7FDE2CD7EF9F987E09E667CFE1492F820D7C118A4CEE308DFE6781C802B7F3DEA1847A4D7DED79615D90F1CBACF101F6D9394F9FCA1AFCD706F309F3765900943BA787E483700691122407381106D42A5D9E852C1F0BF8E008529C1BC1A31A7409EC4385FF70098993DB1FF7C700066962FE59DE13C87477414ED53E718FDDFC1BF0E7CFFD7E63DC1604F78878F465ED553F3E7A07E3300B0FCDE9CFD64E367261B715A74E8277FF181F603FCBFC074C0C719AB9EC28AA5AE327063904098004B514816C6AC7D8580F9B31546D4077EBE7F6033EA6FBFAD75AEA72457B6ECFD84A6E0E01E7D7CC084014240831B610B55C29DBE7913D1DE";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "80103FFFC4CE3FC7FFB2FE7A0C31FFFF7FDC0316CCF31A86F500409DACD45DBA810882D50090E36380001F8076CE0003F8ED07F61B63FFBEA9FF87CC82C3FEB19CAA161EF08C75A978E03E9964F3A18280000F01B18C0000C37E4FA8522FBFBE731C810DCE16C8937F4F1D98DFD1F668F81E20500280B497E800001FED18041E4C61B05133DEFFFF9004054D3D54E189B07FE0734BBCD76ABFF00011CA961DDBA000007FBB9C040CFFCE0030F99B4FB8B02B070EF08AF638F8BC6593F0732C69FFE0342814DADF1D900000FCFABC0E0C7D8CFF6DB4114FFE07A19F99B2A25663F84264877DF8C3139F00047FA7FC4C2708F801E1FA3C7E0C4CF9BC050D784FE6";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "37211E10CF56197C003BE5AFA79519BC7F0080FB57B5F2EDC87001BFF2E87E01C3E37C1B61F9FFE467829E5C9716915CB0043D3BBE3AE9960E4047CC9DC1C7DC3C001E7FEE60022183C63066C933BFFE984ADFEB374E6EE925C42906178A9B6B7700DFFB3B072B4F1E0E7FFC9CF007DBC304107880ACBFE48EFBB7BE295495F10FA408111CBBDB643FC0EFA6AE81D2EE023E7FE0F8F8267FF104502F040C1F9BDF97FFC0FA077AC3D7E4D2598BFF804447E043095E8FF4FC8BF1BFB3C87837FFBD09E1074C4EFFFB3B197FB5531691957563DFFAC249085E07C0FF0CC4217F50D9E1FFF0987C72FFEFCF22A9981FFFFB05C09FFC00BFBFA96A4F47B4DB4EC744";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "0387E0BF9F40CD6D1CE0FF0020FF37FFCFC0752A1B3FFFFFC4189F86E70776088F333C557E90E00C070600B9C709DDC59EFC7C03207F37FF86035E5BFF3FFFFE24199FCE03FBE49EC6C8FCC0F80F6B6D882F401F29E017977E7FFF8FC23F37FF589F72A37FFFFFFE28061F900001FE17D2A8F03F33363AECCF3B47F97FCC87317F7F3FDF803F27FE307F2D23DFFFFFA78E97BF800E7E903F7DA3672516F57AB93E63753D6F7D2BCA7F3E007FC0BDB7F021E0E263FFDEFDF3D6367FD00007F03CE07E001000000008097F6FC325759E2CFF87FB0181FF1FC06D83C5DFCFE3FFFFCE125F1680F858AE3E007FFF878033F00EFBF038654B52B3FFCFF04703B81C03";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FFC68D9FFFF7FFFF1F9F4F2B40701F4103C07FFFC03FB7E004AEFDFF8C797505811FD107E1ACCC09FF0EFB1FEFFFFF7F07C44FF7BFF8010000F003FFFE3FFE280528FFC0A0F370F21801890061E78E00FF0E830FF47FFF7FC9E00BB68F8C6781003E01FFFF9FFE307BF0601E3175F0950E80080B61FF7C19BF8E660FFC7FFFF3E32409FFFFBE4FF0004180807C1FCB707BA05E0043FCE6B01FC0600F63FE7E41BF42F6FFFF807FF364781B3FF8F20DFC81FF987FFF7FCB449B02C7B3AD80CFE09FFE601863F83FE07F0EFEFFE0000FF746B91E321E790C0001F87F0FFFE3FFDFBB6F3B07F16D1B580E7C9F78C0087F80600FBE7F8040006736C198E80007F24F";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "01FFF010000001EE1CC34E02E38A816E2C3C0F4382E33F007E0FECF81E1C01BEE342D91DF01CF9946073FC0E0003803C7CA1A7BF78559E3ACC0C0287F0531F003819B881FF64007C7F324822798DC99C7007FF803880002C4C830AE3191BD51D4404060076201F802398CB7FFFFFC3BCFFF8F85C6525B3E4F80C7BE00001F05C4785F2463E1F7A64831A0F007D20FF804F70EB7FFFFFE0613FFFF8C6955268F2FE01FF7E7F00FE5FCC08FD9F13A7D6BA539DA20071789F003F04B9A7FFFFE10C3F7F29BB219E37E5FE03FE000000403FC858AD5BB65ACB53B9DEC781DEF81E001F009CBFFFC01932337F3C583E1879FE1FC07FE000418E1BE06DE5580FA2484C";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "18CF4B19C138BF00760091FFFFF001B3B17FFC9BC1FF000607FF01FE7FFFB3FBA09BB1A93ADFFE51B8271E1FE118BF81E3BCAACFFFF86DAB1007F36EFFF8E0CE45BC03D4CDFF87DDC8FCF87637A69FA68CFB9E1023087201C17C201F99F80C47FC37F04C74FC131E5342BD1E8D4FB03E96D95A1D16345F59F110E0039B7BF003C13EE001001B579C6DBFBAE309747B16493BB7A5DE7EEA1E654D1D45C7524F306C3A701DC3D6AC8FC1DB03D7FC00D5CC00074157E1EDCB82210308D91B607FDA1A75420CDE71FFBBAC41200E27F02AFFD88BC49011FC03F0000F589F9F3109503C948C8CDCD087FA439B8FDD3933B2FAE3F8800E4FF782E08B106DBDE1F07B6C";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "0019D200603D76616595F4DBBD686D78B8A7BEB8060EFEC4127CE0067C070F98A76562B187BF293F001BD331C9CAB5EFBDB77B6F770C44F802BB36472F8B1EE19431F00E68078F915129D4437C439DCF103BD3F12103E80701728BA196B054677D7D98A8587EBEAB29737C9006BDAFFE12ADE2A0E365C05617787A485DE5846578F38D13940933C958CB8D10621E2E5DBF86B76E17064F94372926D3C4E57EC20CB33A5BFD70E6C2A1497C33BA270FC73E770F02A12B33C72F60FC66098415C766013827A5D660BB280022389E38D9EFCF07843E3A3346E30C7714ABD6C8911EC57B90430E8C03DBFE7AA42D80D6C0EB0E003E45A5AFC148007BC061AA0E7020";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "C3AE4001F7F3F92A9CFFF7A4DE8F7C80C36A629184D4260B2BD8554CE8FB9922EDAB71A27A209DE06C7037036FE2232F9D7FF7D3908DAFFBEA8BF68600C6BB05191CFC1F87C1271EA687C5259739393205EFBFB05B76F12D853F81C51400BF87A31062E84010238A6121FFC7BB836E516FA7490234423E9E72E750CDD665A572A948B18508E0EC70B591FB9409D816409AD3B536A30135338269423E795192DE93EB3FFC3223CBB0DDC03D8AC877A30A9AD1572808C43949F53FF96FDDFC17CC0FF9BCC1D40E104E0BD7B20A3A397F6C3010722BFCA2A9E08C942E170ABAEACE6C7F7AE0639FCF861F45249C3CE1E49D04101194AC360C8E60D872B2B0B9214B";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N36
cyclonev_lcell_comb \vga_module_inst|red_reg~15 (
// Equation(s):
// \vga_module_inst|red_reg~15_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59~portadataout  & \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~15 .extended_lut = "off";
defparam \vga_module_inst|red_reg~15 .lut_mask = 64'h00275527AA27FF27;
defparam \vga_module_inst|red_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "CC08E2F67A00002F70A3BC000703D42F4300E1391FB8E003C00E018B733FCA7FD9D60A1C6C3EA599A7C9BBD68890003F7163FC0C0F07CB47C010A6DE93B84003C04E018B733FA1FFE3E161E63BE432500DC6FB113B98001EB367FE001F0FEB87C411532743CF0003C0FC00CB476E57FE6A81353E1FA79AC0A9C1ABF6FFBC80067367FE000F8FDD03C00013D223EF0E0781E600CBC57B5FFF94F7178B66206E91EBC99AFF5BFFC0525767FC001F8FF20380006B6C31F71F8708EC006B894ABFFDF258E2F7A9883C3EF3BD96C6CBFFE03F56E7FC001F87F2CF83E079B21CFA1F863CE60063C55FCFFF36F10EA1CCE5CA6E193847FA07FFF0355EE7FD803F800B8F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "E1AC35CBBE7D3E0EFC06006AE90DD7332EAC40F116E3F0365E8F3B56CEFFEE055CCFFE401FC27787E1D634C4FF1E9E1CFC00002AF1FBDFDFCD6F4060D88391F4360105D3A4FFEF04DCCFFE400FC13F87F1EB72627FC08C38FC00003B68D7FFACBA1001DFD5F20B296230225FD47CFFC05CCFFF801FE6D783F869FB313F83C071FC0200216095CE53FBA001FD6A312687363C0199E11EFFC99CC7FE807FE4C703FFF4F936CFB1A0E3E013003142C5B00C4A3000083D8BD7EEF10E0DDA40E71FF83CCFF8007FFB3F83FFFA79BB6780C1CF8001839100A3F212ACB2141DB2397920548FFE2225271FF8B9C7F80001EDFE87FFFD199BB040319F8001FF96F8A7E8B1";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "A7F665F7EB2A1CFC5933FC73BA21FFEE19C7F80003E1FE03FFFE80CD6848091F8001FF977897B93607FF4098A86F29C9D8307CEF11F5F1EF8943FC0003F47F03FFF940ECB738517B0181FF9488BA446003EB97BC1403E82B76446DFEC33647FC8107F00036DFFE03FFF8B0EEF334397817E1FE1878BBBD918FDF00BE47FC341DE71FDFFE853FFCFF0307C00183941E07FFFC5DE679C037183FE1FE0BFCA9F904DF2B92227BDDE290066EBBFF255F7EBB2307C0078BBC1E077FFE27E334C005803FE1FFCBB8F37E085E0FE055B388F8611F7616FFE27B65F82601400F837C1F867F1C1BF193600E40FFE1F38478FF5D16B8BE5C1D0F88037FB7FA4EFFED3B7BD3";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "067F380FD3A03F877F3C0DE199B80760FFC3FF8559D1D9C7705CF90F8D2C5D3F54E1534FFC0FED87047FB8DFD0301C0FB7B00200884C27D0FF87FFE7C18CD784E06EBAE05ED737942C25EAA63D57CE530C1FD86F88803C3EDF000880CC2747F8808FFFF3FFB7109272E4B0AEB1FA30005478F423AF07FC731C1FF667AA607C7C4FC00660E29701DDC007FFE3A3498C7832FE29C4AB3F36E6C38DCE89C71BBC381C7FF3BFAA40FC7E28C08318E20981E7804FFFE2D1FC167A299F3D2C34837BEBF445FF65C0DA9F5120FFFFBFEDC0F8FC708001E7F144E1738FCFFFF9DD94B08A19DB6EC341C9C0E606F95F03E613541E40FFFFFFF000F0F0FEC183FBF19273F5";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N30
cyclonev_lcell_comb \vga_module_inst|red_reg~17 (
// Equation(s):
// \vga_module_inst|red_reg~17_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a75  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67~portadataout ) ) ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a75  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67~portadataout  & 
// !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(gnd),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~17 .extended_lut = "off";
defparam \vga_module_inst|red_reg~17 .lut_mask = 64'h505050505F5F5F5F;
defparam \vga_module_inst|red_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "F73F9AC3E945A399A3CFE1A2282A000003FFFC403C0780FE0E0AB783F59C35550DBC2B4DCB9FEC7604DB3E6F33C079FAA99C69F20CD800FFFFFC0F0E001FFC00640AAB79A5F58EBF0334F478CB817AAAB8D52C1E372CEBAC332EA59F80171FB8721E713C3E01FE03B452458371F373563424794AE2C053D38A6EB7853F31A7D79E9559E07E1C1F801D0C7307F80FFFE01FF85631DC29D8D0F82ADA7603486C87559AA5E911AA675524C68CF3C101E6119EF1CBF9E007FFF87C02763F1EBEA7D8DAA510B66B554EE39F5C1D9F7BF7C5E78F9A9FE71830609BFF056CED8003FFE0017021B3AC6E548B44F7ABCBF2E6FD73D5970CD903D3665D0F6701BFF3580BD4";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "79AF2558000FFF7FE8082E6182286B4F2CFEA8E3A3FF06F426F7A43912EF70547F378FE001F7266D710349FC017FF007FF502787737D957F82CBFF3ABF4F8EB103B094F506BFD703E2C2FB9C011F55CE61CC0B23007FC18FFFAEE9A00F8E625B2DC1FCF2ABAE07BD83CF9C26DC5A5E53241C60408981D03FEF2B37F100FF803F180C7686D79D05A4E0272CA6A8F5D869789A2D179BEB539800000000006503FFE001BBFE01FF803F8F8E840B5F5A8E05F61A1C10B3B120F77FF5BD79A665857200000000016FFFFFE005FFC001FF003E80FFE5795CE04F4777D70A3AE8E7FF9C6A7D0BB5912D0070000000000FDFFFFF000F5FE003F8007C6007BE4708FF000C";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "6C0F5078D08040905F028B23B6127F800000000017BFEFFE000CFE6007F003FCF00FF7EF54827FAE7E4217E7126411BF38B274DC80C87C70000000181FFFFFF00033FE0007F003FC7C01FD358340408FEC8121CED3E7DACA4283F878412F6FC0000000187FFFFFC00027F8003FE001FC7801FDAF53000FCF4E00700ECEEA05DB68C3291D01EDFE0000000078FFFFBFE0004FF0007F8003F87D803FC27BB007BFF052204C7C4211B69D40E07C51C37F8080001CEFFFFF5F80007BFC001E0007F874021FDDF1F0005FFC00804FC7872FFFBFC317F800D63880000063FFFFFCBFD500FFF00040C80FE0000FFFFE00F8000BFF80000614B92EFFFFC8629800400080";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0001F3FFFFD3707081FFF84075409FE007FFFDDC3CFF4003FFB800001823DFE3FC804B58002080000000F7FFFF8A985907FFB8076780FF800FF00FA07CFF70200FF80000010C5CE0000482580040000000003FFFFF9EF0329FFF180FFE04FF800FF2077DFB879C201FF00000000D80000006A7D80000008000001FFFFFF7E0A21FFF1011DE04FF800FFE005DEA0048301FFF3E0000000C000008B858000F058000033FFFFFF380247FFE007F8800FF800FF00043B21FBF83E040FF8000020000000C4B5C0001FF800107BFFFFFF4802BFFFE007FA843FE001FF00029E20FF007F202FFFC40000000004DD9DF00FDFFF833C67BFFFFE6004FFFDE03DB9453F803";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "D644847EBE2FA7120707300000000EB8478698DAD91560DF061D085A94145C1DC1D88C04AAF3614F09D873EFFC90043E4340FAFFFFFF19CDFF357608606A4447F3D7617DFD5D08E300A00908C947F0E10E776F6ECA13B835C4E1EE00000039F7E19C4E1EE5B459C6F89564226BEFA6DE6000290610DCC878005783986FD27E3CC661E78000FFFFC054CD324178914D181C4E7EEE339F8230E748303163F48F3EC07F0EFF17BB5B6787F0C0FFFFFF90FF840CC0EF3EA9182583D906C41FE0ECD5FFF87E0C1B8740FBB02E70C89D99E607BFF0E400039FF40F92F4008123BD75E881A02584126EA72EFFD01A41AFD0348FAC0BFB59360CE32FDFF1F91FC12387C0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "A29936E905CC9EE3C1F99EBFDF619831FBED67AC39073941E704DB6D1ADDFAD36E61BB876FFBD5E785D318D084AF2FC2B4BBE7869FC0F0E67539DE0A64F19CC073E1031270D0E5C60C00C3957EEF7B091DD3D8C153EBBEFF9287EC193FFF4737E38E02884BBC94B81C1308241F0C0D921D009569F3FCFE89109FD970188AABF621F7FEB3E0001C0FD1FC14806F05901C4E0789719758E9BDFD01E7A606B7F35E6BE7D60EE3AAD434FC3F7B5F7001F84781218A586222CE1FE7C1E2761B5E5367210181A74982A60DB7CD7236AD1FCDF8B2D9FF80180788024BB8BCDCE83B4E8FF81C18521BA01D040C01B536092E4535527B8E48A70A12C930966E0387FF887F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "117BBEC660F622878F393F4CC864C8F05C018D52B6BAB6EE11120F19AA874E6E19ECB74C067181F0E3BBB6BE217B3B02037C2838BEFE8F2F7B0333E4F7BBBFE7F0D20B29AEEA12F2401706801041AEA7A719E01FA7918D41DFDE0FFFD2C1C07C6CC56488446D03FBA615464A400C99F5BD6D475FCFF873B2C77DDF1DD48F988442C660C1FF1FFFE346C86C6850214EE283D72A1446EE34D54E879F13C2187D4A267D9ED8E934C10C40E7601E001F801FA638D00826C0A5DE1849556D7AFDEF09F1096AF6937ECD5C1D60323A4D843884C8008C9C09FFF07C345CC06091BA0A4FF0A3E8DDFE6CCA10005A8D279AC387A41FEA60BD2C6EC981400C079243C7FFE3";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "3A9A1BB9BCDBA13DB97823753E08F235BC463CCB061A2C9D911214CCDA6096C44000037303EFFF8072D3D26171DAC013C1448829418C670122C89EBA682763C0221D250F9E286C4ACFFE1FF1FBEFFC4303B968C6FEE1D4131A1CABC7011BEC41920F30D6B6138C9FB0C0B3F141FE6A4BD04080C0FE007C32A10FDEF9F7E6BD1367DE4C4BCACB3217EE5CC11F572DE6BFD14DB7EBFC9F94719EB97F28878433E421A554B9AD05DC1D4340B1862CAF4507E48603667DFAEF83A1B70708F54C45D5888E3A98F96400F460C09B2FBF3F3E1C6C3262572DB79933F98A05576E5BDE491A120F003ACAC52D428619C33B372A4E21105FFF50EDA6768D6C17551CFF40F3";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "C278C7A74ABCC6AD1DC04B488633D38C2F8B1591A77D63588100D3D822B03CC83996FDFA1CA2E20FE2648075E881BDB7D90B0909441ED9BFBC25194C24ABB5713E201DC17AF7FF49203A1069BE9E8F05E3BB8B12F2969F1423E6C701E8AE89DF1A5E14C654400150C5204F8FDD7FF3C19A3AB917A73C8840638FFED5BD0FA96B3DE5C710F200C929ADA1640283A22AE9F03900F63160824D58526A12F46C52C7E0C163F381E398A09F28CA0167D5E95901D0E90F3EFF26AE2CE94D0FE5CF0EDB90017148141E7CD2FE6217FF13D6B1B9B15E9133F4A28C1760C23CFCBB0C022409920CAD8AE343A0D20105768198A157FA607039408FF3882FFAC5BF27AE2AEB";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "86D3E0A77CEF346413F31E403FFF18731BE3F07D0A8622BF03E4FDDE7AB843BD6F61ACBC9CF52AD4700046A6BB63312737F57C62A1E066265D02464A15D59DFB101CFFC3ADFF0AACB4837B8D9BCC6E4BBCEB03D15872ECE9FF285B1F03F000D8DE780180459A4849101E5EFC3FFC9E04A33CE4F2C1D36D0823F62273700F51963FDAC7C81FFFDC3D89F82C7F9BFB8FFC9F1DA6430AE7FB55EFFD45A2689FB08C40E318D834FFBB987FFCC36A6F7FF0075D226AB19867B80C8FBFA1018D64A7E45ECE701670C8080640EE89253D164E9D3DF62C7B7FFFC0332CBC22E426C699042F86EF004EF809728F2721D2175D03F3C78FC496CB268085FFDA15F70000C37C";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "5CC98EB2B959BF680FFDA60301E08FD2F02BEF4D371DF353F31F804020F1FFB9FFF2AFFE7FFFBFF14C705082A36F38D59F8FE41FFC71E00F0A516C72830A41FFF838F1447FEE6033FFF47FFFDE000000DBB142131AE89615CF8306807E7FC000434EEF700408C7CFF83A9900E3FE0867FFEBF0FE5FC8036FE503FF3979180EE0C80006073BF70000A0216E98864CC08DB03C4F80FEFE1C67FFCD802230006003FBA8F86AA16B8991F80000C04B80074C4332503480A4403C903F66E000F89FFFBF1C800227807F784F88606A42CB01B2FE00076032009F4030A1E58800260819C847E60783FC7FFFFF508002A001BFAFC05D1F60D4A3A6403F007E03FE1F8000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "EFA29880021D6300F807FE407FFC7FFFFF2480333DC0002F6C54CB2570148ADC8E0062E0B07C78BFE83821800439600040C1BF336DFF7FFFFE2D0733B1CE8608155F5907B90CDE6A7603BCDE0C1E2173AE78FAA0000147BFC0C08D7800BB7FFFDDDA47B8B00D823844AD8EDBDD610506A0050EFFE001F806724FEEA2800B63FF31811BFE0013FFFF9C60F639820A6003A01AAB3FB5EA07C9DC91C72C800C40D3BE538018804FE1E71C7319FF821FFFFFD9E9B20611A8D2E3C23B652C94AB9A8C2821C3A4A03FBF927BF6B0D800C3E03F6E709C7FFFFFFFFFFC08F02EA20953AC1A756756C26BBD2D57CC803D0183C2EF88E1F9C0001F2D83B92504417FFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "F8F54007C1E26004340BE77A8D56C5E541B8803E00FC371E68E7A8201F5F9CE0F0CE1FE07FFFFFFFC19B804D2162F08C2C1DA2E50FD4A9E6974FF01CE30E3879935C3C21BFCBFCE01C30E63FFFFFFFFF9B2B0003B72030DC443663134C29C99FA0EFF81C1FF175FE5EA4BDE3FFFEEE001FF377FF8233FFFFF36600350383D802188F0602423B0273CB87AA03867FF082B980E3B3F7C09C100FFE77FDFFFFFFFFBADC067106D619A8200064227CC0C00FFC349A7FF3FFFFB99C7803F1F740000007FC77FFFFFFFFFA1A5AF6A541CEC0BE5803195FBD8610F49AC2327FF3FF7FE4009C0FF3FD80000007F803FFFFFFBFFCEAAD0AD1B86ADFE9D5000607D1C938C0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "1849119FFFFFFE00BFFE0FCFFF0000005FF001FFFFFFEFCBD20404C40261BB543C00038B477587D4D41259431C000E77FF1F8F8FF8000000FFE00FFFFFFFFD3B6E5FCFF9FF3F4D23B7E022E9B398338A6D77C0D800387F877F7FFF7FF8C000007FE40FFFFFFFDC385D3E1F4B7EEF72070FB018EC96560C087A68222B00013F7B7B9DFFF1F86000007FFE1FFF7FFFF1167E7180563FEAF451407831AEBCD0037EF79D974D79FF7FFF1FF8601FF8E0001FFFE61FFF7FFFE9BB4C08C79037F80FD5DB3388E1BA4003FC5D5EDEC190279FCFFEF04003F00003FFFFE00191FFF6DA2FB007F0800BC64B3E7EB7205EC10003F999CBDA492988727CFFCE5803F0000FBF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFE0003FFFF4249DBFFFCC84458003B80E4647BC650101FBC7E22FDFAA1003CFFFFE080000081FFFFFE0103FFE76BC431B49B1FDC4800FFC4735FA9FB20003C339FF59D75750DC3FFFFF9E00001F9FFFFF90007FFD9A94C9037FB81FF000BE0069D65BA7780007F061CA1353D0C160BFFFFF7E00001C3FFFFE38803FE262A9FC0040018FE40B8FE0613E1869904107F83CE546194C4F13037DFDF080000C7FFFE0001FBA1DF030008D80007C040DFFE020AC185CA4533FC0584F69B8E9B160E780FFF800600FFFF780000013841F66D8400001FEE000FF00172D8E906E04C3F83F47177CAA957C8FB0FC067EE3BFFFFC03FC9F33FE76E44B4000DFFE0407FF80";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "CF86FCD75458BA96F77D42B0D97633C0D9B8FF9C0663E278FFFF876D5F3504186001FFFF0067FC03BF0159F7D292944DBF303E85FBAB8BDBB11DB090101D790F080CF6BA2D16600E0003FFEC007FC703DD29F6F7B5C8BEF342C5CF26A4F0F0754D1DC88BDBC9560D468FB745ACD400000007FE60400FC807C8FD9AAB7CECC6F662AFB7DFA9DE14415907226E22EBAA0A1E83BCF36D290000001FFE0082FFFC01E92306A395D6B747D275A259EA4D82BE35515863A0995DAC6DFEFCBDEE7A000FFFFFD2003FFFF407DF9C641787BDB1D7BFD8E5585C0D18EC8FE3D36FD6722CDDAFFFFF47C06F000FBFFFFE80003C43E39D5E21187D282C4D2318F87DBCC529BF";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N27
cyclonev_lcell_comb \vga_module_inst|red_reg~16 (
// Equation(s):
// \vga_module_inst|red_reg~16_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) 
// # ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~16 .extended_lut = "off";
defparam \vga_module_inst|red_reg~16 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \vga_module_inst|red_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N0
cyclonev_lcell_comb \vga_module_inst|red_reg~18 (
// Equation(s):
// \vga_module_inst|red_reg~18_combout  = ( \vga_module_inst|red_reg~2_combout  & ( \vga_module_inst|red_reg~16_combout  & ( (!\vga_module_inst|red_reg~1_combout ) # ((\vga_module_inst|red_reg~5_combout  & \vga_module_inst|red_reg~17_combout )) ) ) ) # ( 
// !\vga_module_inst|red_reg~2_combout  & ( \vga_module_inst|red_reg~16_combout  & ( (\vga_module_inst|red_reg~15_combout  & \vga_module_inst|red_reg~1_combout ) ) ) ) # ( \vga_module_inst|red_reg~2_combout  & ( !\vga_module_inst|red_reg~16_combout  & ( 
// (\vga_module_inst|red_reg~5_combout  & (\vga_module_inst|red_reg~17_combout  & \vga_module_inst|red_reg~1_combout )) ) ) ) # ( !\vga_module_inst|red_reg~2_combout  & ( !\vga_module_inst|red_reg~16_combout  & ( (\vga_module_inst|red_reg~15_combout  & 
// \vga_module_inst|red_reg~1_combout ) ) ) )

	.dataa(!\vga_module_inst|red_reg~15_combout ),
	.datab(!\vga_module_inst|red_reg~5_combout ),
	.datac(!\vga_module_inst|red_reg~17_combout ),
	.datad(!\vga_module_inst|red_reg~1_combout ),
	.datae(!\vga_module_inst|red_reg~2_combout ),
	.dataf(!\vga_module_inst|red_reg~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~18 .extended_lut = "off";
defparam \vga_module_inst|red_reg~18 .lut_mask = 64'h005500030055FF03;
defparam \vga_module_inst|red_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N7
dffeas \vga_module_inst|red_reg[3] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[3] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "F0309BBA7DD21C7FF0301EE8F7F4FFFFFC0000003FF800FE0135205813893C03EC45E6CB3FE0940978BCFFF4F4FCAC96F67FF707FFFFFF0000000FF0000003FF80D500882B3986EE82E5EAFE3E093C4A28628921C9911439FFFFBC7FFFE8E0407FE04003FE01FFFC008DAC24BF0D8CC843F9EFCE1FD873E52FFF429D01EE4C63A776D9FF801FE00002FC0CF8000FFFFFBFE787403E135FC0BBFFECFC1EC99B2337573D49EFFDA60A5F3980FC01001E0FFFFFFC060007FFFF83FFC6403402DEF70FF6E87F564D68DC7513CE2088EFD818FFC5601F07F01C03FF3F131E0003FFFF800FEBC326428A2413244336C37FBF3C2A07D7A63CF79C203CD700400007F3C8";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "78379BBC000FFF7F9FF6F70664FC5FC7CAC3F77A1D27ED66F7F7E9215FD30FA370E07000000F361E767FB900017FFFF87F507A2268004AB001251603E1E0CF99E2C3DB08FF5F28E17A13E00000FFE400F6F93CC0007FFE707FAE380029915F97E3C4F476691FCFFA0497E3FF03ED6C246003C000008F903FFFF2E80000FFFFC0780C2726F97C24E4AC050081E091A8543E275001E07E092800000000000483FFFFF9640001FFFFC07F8E87A311C0E1420DDCEF783D6ED74CB104582C41C2830200000000016FFFFFFFFEA00001FFFFC07FFFE45F48DDFE2FE7E5072E6BA7BFB451FD87799E710070000000000FDFFFFFFFF0E00003FFFF801FFFBE671940FFF3";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFF07800000088000007E000407F800000000017BFEFFFFFF3000007FFFC000FFFF7DF1B7FFFEE7E420FFFFFE41E4080030C5C80547C70000000181FFFFFFFFFCC000007FFFC0003FFFD1798BFBFFFEC80C61FF3E7DC000002C1D8008BEFC0000000187FFFFFFFFFD800003FFFFE0007FFFDC000FFFFFF4E00001FCEEA060000020EDC0095FE0000000078FFFFBFFFFFB000007FFFFC00027FFFDDC04FFFFFF040000CFC420400000301DC006B7F8080001CEFFFFF9FFFFF8400001FFFF8000BFFFFFFE80FFFFFFC00000047F03000000018D800B63880000063FFFFFCBFDDFF0000004FFFF0007FFFFFDE1807FFFFFF80000078044000000884B800000080";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0001F3FFFFDDFFBCFE0000007DFF60007FFFFFDFA400BFFFFFB8000000000000000082B8002080000000F7FFFFDCFFC0780000077FFF00007FF00FE024008FDFFFF8000000000000000485380040000000003FFFFF83FFE56000000FFFFB00007FF2077FA07863DFFFF0000000000000000685380000000000001FFFFFFFFFE5E00000119FFB00007FFE005FE1FFF7CFFFFF3E0000000000000888380000000000033FFFFFFFFFE78000007F8FFF00007FF00063A9FFBFFFE000FF8000000000000C5ABC000000000107BFFFFFFFFFEC0000007FEFFC00007FF00021F9FFF0000DFCFFFC40000000004F203F0000000033C67BFFFFFFFF88000003DF9C6C0003";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "0D7CBFF7000300047809B0C6B519BADA67077FC1FF03C81F85F828201F5FFFFF00CE001F800000003AB5FFAB2383808C480419BC757C0CC820E00FE01FF0007E77E03C21BFCBFFFFE000660000000000657DFFE7B380009C44001D6BF6CA5F0C7F0807E0000E81FFC1403DE3FFFFFFFFE00007FF800000000F7BFFD80000400214801FDAF000A9A4263A05FC000000020000E3B3FFFFFFFFF00000000000000191D407AC002000283000069E8F18D2C60F8A018000000040007803F1FFFFFFFFF800000000000001265BF09D41CEC0BE44000307CBD9235A0E21100000008004009C0FF3FDFFFFFFF80000000000400A51BEF9D007A21FE1DE00099D0A8C2565";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "675AEC0000000000BFFE0FFFFFFFFFFFA00000000000101CC004040000338FC820000026FA1B3BABAF70FCC000000077FFFF8FFFFFFFFFFF0000000000000271EFFFFFFFFFFE40C03BE02062C79FDE77E75DFFB800387F877FFFFFFFFFFFFFFF80000000000021457D3E1F5BFEFC8D789CF00162F2A9F00184F541E700013F7FFFFFFFFFFFFFFFFF80000000000005EAFFFFFFFF3FF1BB0E57F80078D22FFC010988E6BCF9FF7FFFFFFFFFFFFFFFFFE00000000000003274B3FFFFFFC80000307F0A791ED6FFFC03A0E3931F8FFFFFCFFEFFFFFFFFFFFC000000000000009DFFB007FFFFF7C1C701DF3B34072CFFFC066087E54AF87FFFFCFFCFFFFFFFFFF040";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "000000000007B9FFC0003C7C238003FFCE25F4BB0AFFFE043F427120070FFFFFFFFFFFFFFFF7E000000010000078A2BF0738700238000FFFF7D7B500D8FFFC3CC29B703128F1FFFFFFFFFFFFFFE060000000000001E3E638FF7FFFE00000BFFFF17C07B9A0FFF80F9CD51F9C10BF1FFFFFFFFFFFFFE3C0000000000003831BFFFFBFFE70000B8FFFFD75E727C6BEF807C2E9DFFA3630F0FFFFFFFF7FFFF38000000000001E7FA7FFFFFFFF80000DFFFFBC80187296533FC05A6FE12388409F807FFFFFFF9FF0000000000003F87F1FFFFFFFFE000000FFFFD80CEE8E9B8000409848E1797A09E3FF8FFFF9811C40000003FC9FFC03B8FFFFFFFF20000007FFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "2C8EFF80AC253AA32C00128CAD4206DFD90F000300002278FFFFF8051FEBFFFFFFFE00000067FFFC0E11581033DDEFDEEDBFE94BCBA90B287EE000F0001F49FFFFF3063FF3FDFFFFFFFC0000007FFFFC6789E7F84343C05F990FD28A1873BE3833E1877CFC708600068FB97A1D77FFFFFFF80000400FFFF831D1A668BBA007101EBF5D224703087007E733CE2A636DFDFF7C43089576FFFFFFE0000082FFFFFE159C061868AE4820C9B4E2DCB9F3C5DE00A1A3FFD7FE3E001380034253CDFFF0000000003FFFFFF803F8147C78040ECF6FD1E2DCB72C47FD88FDA339EB3C1020100000BD3F90FFF040000000003FFC03E261B19B8B3320422FE1EFFC3F7DC636";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "023E235259EE880CC1878FF5735AF30C380485909F7C07E384FF33E02CDFC33BECEFC36EE47F0FF00267D7FB1F644F73C5020FF7B9DFE13FBB02012FFC21443F85DFFDFE2BF7FFFFD1FE92FF4260B47A03BB9C490AA00AB4235C47FF176DF11F072417F9A3BFFFAF53DFFFF002800001B9D201875B03DE3F83FFD49BB8E180E43F06C7EC8DE2F1CFA645FF3C0034D50417C67F063E9F7C722BE8008748432EB800FFF3BAC7A059A7BF4E83FD8857B5EFCEDF1600C1005101A3160DF001F00F3F820F0EC84A77EAED067DEFFF92B67182BD98297F8E7E92E7FF0527404001B112064CD22FF7FF402F2A01BA898E658FA8027F8FF9FF7FB3903FF005FF07F6F0F3";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FF0CF4D00000001D0C0E013800001F9344000F8885C0E50003FF003FFEB843BC7FDA24FC1AA7F098704539F90481C05D080B000401FF87A03D01F93C23A048C0101F003C13FF0EECFF6C41FC0023C00C0035E740A781066400199E3FC00000FA78783FB95E4B4090101FA10007FC9E04BCC901F10010C10F9C0631348F700F81C02441EEC000003FBBF802478B07F8601F1FF9BC0467FB15F00281A10858408FBF116AE1D700068F8001C9EA50000007DE621C08081FB8600FBFFFFE78E7BFE7A113801020080807FF100D83BF7FC25A00013E7B40000033FFBC1C6B8FF9DE900F86FFFFF9FFFF7D6198C154265D03F3FFE01916373C839A002875F7C000C37F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "DC88002C2FA6D3880FFDFFFFFFFFFFEC0FDC03420707F373FFE07FBFC00FFFC6000A6FFFFFFFFFFFCC429013EBBD0ABD9FFFFFFFFFFFFFF07BBE8640830D79FFFFC00FBB801FFFCC0016FFFE61FFFFFF3AC480EBFF0B0483CFFFFFFFFE7FFFFFBCF02640000FFFFFFFC207FF1C01F798001AF0FFDFC800107DD00089FC1FC6A2CFFFFFFFFFFFFFFFBFD8A690004F3FFFBFC0007F0101E39800088023900000007F2000D8B0C383DDFFFFFF3FBFFFF8B3BCC0703000BFBFFF9FC0061FFF07600000388003800000786DF41F18CB8AE1C4FFFFF81FFDFF60BFCF016100003FF7FFCFB806007C038000005480038000003FC03E0050F971A0727FFFF80001E07FFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "F043F800001DFCFFFFF8000000038000006880037DC0003F6C17000FDDC1709F7FFFE500B000077FF7BFDD800031FFFFFFFE4003600000000009800301CE81B8753F862ED1FDD04F9FFC7F20001E1F73D07F0AA00001F8403FFF728000000000202538404DF981D8748FE1EAB5E2F9D84FF8FF001FFFF80783F01EA0000B7C000FFEE4000000000043B609F803E3E003A00FF44E8C79C8132B6E3FD37FFC00DC3FE07000004FFE001DFCE60000000000264B4DF7D9E38C03D203DB66BC257599ADDE3FDB5FFFBFE27C10F00000C3FFC00E0F63800000000006FC0FDD38030C4C2A03694ED86A7D4015337FC3FE7FFF0FF181F800001F7FFC01BCFBBE80000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "198325F001F229E1FF000FFFFFFFF2505B83EECC3F7E7EE007E652DE474FA27C3E27F3FD587C01FC0E94615003A1489E3F400BFFFFFFFFF22F8180997D3259E003E7B682777EFB60FF7FF7A71D7800FE0F88C18007F434E23FE01E00000039F7DD5110C3187C1FE000BA7B7C536F99C1FFFFD7A1847F307F81952AA010EC543B3FE01A7FFF0000003E312DF3A4F3FFF8E06FA327F5007E0FFFFFC1808637F03F805E7AFEBC037C607FF03BFFFFFFFF0063DC3FFE002B86DB7C19C71C667F1C2FFFFFF1CC6F877F3BC03BFE684BE278DBFFF01800039FFFF0117200412F9125D5FE0039F87D0160FEFFDFFDC18DC03B0FD00E925D0E0F077E3FF01860012387FF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "646C0007F1A13EEBBE001F3FE09F87F1FBEF980C04003E81F8078791D601F9979E604E7F1FFF60079F8CC803FAD577D64E4007F89FC00FE67C3FB00803001F007C01D48769DC9E39FC003A06821ACB3D275CFB3AE46417F34D78001FC000BF07E003FC08170017401FE07C13FF33F061FC007762E127A52AAB3F852413FD0FFC508800B3FFFFFC0FF001EE0013FA13E00FF814E01A3C0603FC00020AE578AFC01C0BA61363D15FFAF600801F7FFFF847E001F7182BFF0FE007FE05101BA03B5F2000652379FA8D8D78D8C8123EB6CDD9CFC600001FFF8803A000A31C37FE0FF0001FE1A61FFF9CFC0000454BD670A97B4BDCAF5D9432CFF94AB0000007FF887F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "F083A106E6F7C3F87001F04C3787C7F000005F27360A292FDE3B22D5BCD9F974FA240700067181FF2043F93EE9F2E3FDFC003FC779817F200000F78D2859A1D3E1BCCF108F312FFE580EE0801041ACE060E1FD9E7FB3F1FE20200FFFC201C00390C0D6BFE8503FF447B8E949428763FA166CC2BFCFF8730C4001F09C6D8FF0FBBD3980C000E0001FF8C9B81D64453FED6BE811C141F88FFB7E9741003FF87FA46181F0185907F1F3BF188001FFFFFFFFB83B9837C14DA73990D81ED31C76E1FFC111FC0E00FEF1E4F0806C38BFC7B0FB37FF7003FFFFFFFC387F291F039C01F3D696D2AC368F39FF40189F8C783F6AEE700E6C3DEE4F71FFBFFFF801BFFFFFE0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "3CFD2A86400D1FC073588D41E5FFD9FACC7E433CEF80F52CB006680F360F20FBBFFFFC00FFFFFF807B3DF53E88BF3FE2110678EE2373E1FEF87FD71DD0B810FF2207590F3C37D0713001E00007FFFC03F47A50F9004E6FE25DEBFB9F601BEDFC7D10C83BAAB3CC51F00BC3FF71F6D2702040000001FFFC3348C670C600267FE06FEFCC3B51FFF7E8148FE600FBFF8F23704547FD9C8BF4400D7FFF28807BFFFF989FA82000067FE038F7006C743FDEF81F287348F3C731F3607787FF9DD7F7E40C53057FF89BFFFE813F742C4F3F3FE6F5C98154F4F7E4CC0434E2C01F5B09A3C2178FFD5FDDE7CC4C39A0BCFB00DC03A2FFEF7F8C0E3E0BB4F8E5AB647FA40C";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N48
cyclonev_lcell_comb \vga_module_inst|red_reg~20 (
// Equation(s):
// \vga_module_inst|red_reg~20_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) 
// # ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) 
// )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~20 .extended_lut = "off";
defparam \vga_module_inst|red_reg~20 .lut_mask = 64'h505F3030505F3F3F;
defparam \vga_module_inst|red_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFF00000000021E03C9802FC0946DE0FFC0FFC0204C0007E0FEC001E1C00011CFF267FFFE0FE179FFFFC0E00000013801E38003F97ABC6CFFC03F8001CE000381FB801FF64000300CFB7BD81F1F1E00FFFFF8000000033B07DF71CC1E3F3FB47FC07FF803FE000239FC87FFFFFC0030007072079C63C0707FFFFE000000063B879F47FC0E0501D83E60FFF823F00004FFFE3FFFFFFE01FC000078719E380FA81FFFF7E7F00004033F0FC8CFAB816A6D3E3A3FF8E7F60003FFFBFA7FFFFE0FFC000D73C3E1FC81801FFFE000000406037E0ED97875C025479E1C7FE00FFE0001FFFE2BFFFFFF8B3C000C2803FE78037803FFFE000018E241FC07E9F97C7B005";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "38F0CFE601FF400079FF03FFFFFFFFF3C000038001FFFFCF8000FFFE7FFFF3C41FE1A99833A0C0155838FFE001FF4001FFC0E2CFFFFFFFE7E0000F100000FF2FFC03FFD4CDFFFFA207E29AC9C4C9600A7CFC7FEFC3FF8001FF8D001F99FFFC0000000E0000FC13CFDFC23D017D4FFF8011E48FE028766003281F1FFC1BFC0003FEFA6001001FFF800000461C0987FFF7BEB00352AA81154064F237B95BE78C01E43B8FE003F9408FFF6B00200000DFC00000BECFEE7183E381FE84F513E0008018661FF35BAA03404481DFF1C7FFC2FFFFA8349FEE0003F00000A6FF803E1107B0D6FCECDDFFFF007F81B7EDDED08CB63808FFF18FF802FFC9049541FE00217C";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00062D00003C786E69FB34F3BE981380FFD00AB679FEC0E46380FFF87FF80FE7E4376931F83F243F00042DCE3C0E311F8533F2A27FA8C800FCCA927A507700E1A7CDFFF06FF80FE9793E2BFF8003970F10042DF1F881FB9867B942229243AB87818454DB2019E0E3EB807FE007C02FF0169FF9BF038605E610078441299C74654181053298EECA01A6F7343B083981A67700F7F017F84F9120669FFB720661B0034CC443D580F97DB3BE843292AC4B07C3A55403381C93F8F360FC780FF81C00303D7FE4DD079DF027FFDD9B1E403905D3CD843E929D8303F12F481FE8377061B77B907C0EF00001218E1B97FFA7761007FFC2EB8F8188CE1E5E9C208EB232C0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FBBE2C05C00CA2042AFFF0271EF00001FCDE04FDFF33FD002BDF89BDFF2F940E8C8F23A00263F30072700705B01CCB03C3FFF00350F243FBAA9F0B57FF95FD84091F00D007810713A21F0F258683AEC039E60D30E687410F43FF8007E87F43FFB7EF1608BFE49DBE6F3E00C003C88E7E3027CB01265D58607CD1A39AB5F7BDFEE7FFF005F0FF0FFF6D7F0A8407E1E80FF9EC0A0941C276C81927D93D234DF6201C7846FA25204FCBC3FFFC01B0F801FF0431CADE07FF4487FCC00600070033C324BF3C816BBFF4B00C1799C25A817F8F0FEFFE28C1BC09FF13282A2B05CE8DA27C00011F9C6004B3A307728CE178346007DD7B8A0F49F31E1F27FEB9C0BE01FC";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFCE142B73EA3BAAD0FFFCB1800100CC4BDFF070BF4FD0000000287FF8F867FFFFFCFC1E006FFFFFFBD3D92E39E8395DD07FFFC04005840729BFE07238BB80000001207FF8F8F7BFFFFEFC0F0023FFFFFFD93D6F93C340FFFC3F190F03C7FF8728FF8060242300000001503FF9F800C3FFFFFF078013FFFFFF8BBE5401A141203FF01EFF0FFF5FE673FF8238450900000000187FFBF840183FCFFF03E019FFFFFBAB81A5998B0000083FFFFA925FF78A204F00ECC8B200000004B1FFFBF873E607E6FF80F01DBFFEAE2FE34FEDF80000000FAFF7008FFE2C69FA0588DAE50000000833FFE7FFFF9FC039FFC0780E7FFCB36BD736258007420001FFEE001";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "27190CA701F1FB49A800000397FFF8FFBFFB810043FE43C067FFE4F76864363030BE000007CAE1840E01701463DD7BBD160000012FFFF0FFBEFFFFE0017631F0737FF205F7967C0DFE0E000005C3E7800C070D4FDB16B1FE7E0000005FFFF0FE01FE350C3E0F38783BBFEC5240F8CDA1F9D000B0015617000003C1C3107CD09E070000109FFFE1FD78CF5680ABC0381FBDFFCA541550D21AF806870001A60BC00080B787FC5DAC80B98000019FFFC1FF7FF80003ACFF3E0FFCFFDCE004E7C2B33B0161FE7FDBB5FE0040EFEFBC1D8670D58000033FFF83FE3F4000486A1FFE07FE7FA6C2293E3971FF6084BFFDCD52278673FFDFF31380F0ED000026FFFF0FFE";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "7FFE3F8004017F11FF3F809A30430798EF5D1B7B0B92E187FCBFFF8FFD20843074E0002DFFFFBFFA784FC000FC06BF907F9FD5380070A1F8A1BA7234EC9FE09BFCFEEE00DF8F9174646000D3FFFFFFFC700F0300B405CFF21F1E92F21E3032D4EAAE49804C661C4C7FFC200078FD81F6FC7E09A7FFBFFFFC341E23004004E87F83A49DE40FFF877D0B1647377BCE1C0F9301C400E589498FFC5C8B4FFFFF3FC4703C8000180F4B63FC4793FE03FD20296A0CE673073E499CC1F0200F1F833FBFEC2C169FFFF83F72F0FC7F0008D68EE07F0607FC0DFD453CF2EBBA63FF6101F7F30083E4FFCF761FFC283A3FFFF0FF98E1F82300D8F6AE5003FEAFFE1E3C2934";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "5FF0DDB036122BB807FDCC017FCF607FFF6069FFFFEBF1F8E0F03E0048276784C01E7FE37FFB6F326AFA5E815843FB1818E6C04FFFFF0FFF4DEF9FFFFF5F9FFDF0E0CF00B8B59A25B007FF81B7FF003FB021B2800EADB294F920485E39D01FFE00CB3FFFFFF9ADEBC0C13B005016C9F7A140BE0083F00026F4A05A44C4D7002B08146536E0E7FFFFC1C4FFFFFFCFDB71405FFF87F85BA081B969FC185FFE000092713E8122029B8426D79166EBE8277FF1FAFFFFFC7FF6F0C087E61C5E057EECA2327F9C7FFE00004B3FC690A4235808FFCB1BC5DFC0077FBE793FF3E66FFFE1F13EC69FDFAE2503D4CAFF1FFFFF0000276C1D5E63BA11545F43E798390011DF";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "F04F7FFE7BE03F3041F864CC24E842E4D475FFBFFFE2000031ADB20A2C34C8BDDF7FEF6FC0420003F00CFE8200C017F3020767D74F0206DEABF3FFFFF6780001E3FEE292E0960671D7C56A4000000000F8049C6FFFE080099200243F9FBBB5ECF316FF3B988C10003FF9E6ECF1777FCD79F7138009000000F0411130000000FA64003708095F6A7177CBFC7EFEC7001003FCEFA468429038FCF1F8038000000340C0ECFEFFDFC00B2C001D2239963709A12FFFFFD95B800010FFFFBDD014127439D7F0004677000000038104FFE03FF73C003443C1145E39D49DFFFFFCEA800007BFC1F19E0664D803078083647FF0004E01301FF7E000FB18002740A422A72A";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "1C6FFDFFFBB7E0801F4022595FF621BE7BFC0007E07FF8007F80783FFFF001FEF801CA805F21C08D3C5FFFFFF366C20067F0EEE6C4FE895D03F4407FFFFFFE000180387FBF9221F5780060105123074ECE1FFFFFFBEBF50389F830DAC02D9C6179F5C17FFFFFFF8008F834FFFE02D1EE780036C0022F5A00327FFFFFBFDAFD03D9061A184C07CCB1FC0D807BFFFFFF801E800EFFFD016FA27E0044C042F5D9214EFFFFFB55F0FCDDCD7DC93FFC05E796F8078131FF7F7FC04E700FFE06015842F80076000FE66CAA9CFFFFFFFFD13F6FC6C726B79F01F1BFF181FE007BBFFEC01ECC01F07F0172C80000F80378B73B13D0FFFFBF139E7D7E39406EDF3F01F8D7";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "F20FFF800FFFFF807CCC41C01FC276BC672C1480186661E0147FFF7963FC3DFC3C2A3AB93F0DFC2CF279C7CFC3F3FF803F80078433FAD81F7813B303FC053BE8F07FFFEC077E96C0BF8475C07E0FFC1B593FFFE4B1F1FF0007F902000FF49436FF1F7E1F30082429A87FF81112B3CA803F800FE07C03F81E7EB39FC5187F780007F9820045D97A0BCD7F8000317A1D76A1FF80210131410003E08F61FE00F00FFF1F8F018E0B918003FD81000FFFF14E7AE731C039E9BB5A247FA002A08E2100007FFFF80E00700FC3FF7E0373CD83C003DCA1F08FC0001FACF3308221E3F08EE1FFE009301B0100003FFC008700F403C0FFFC030DF1010000DC43E0AFC61FEE";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "E0BB31004962459023F34000444FD3000001FF9957807C03E03FFC030678C20000BE80BFDFCFDFFFE4DFF0025BBBC1F78C8F8000948F820000004E03FB00FC0FE03F870303B86600000C807BFE0FFCF1F51C0040E05A276AC08C8000B1CFC2000000007FF300F80FE011178201BC040000088031FF0001EE71FB000037899C048000001A21C7C380000000BEE781E0038000FF8801BC0C00000001FFFDF88001F9F6002183F61E4A8080000B0007D140000001FE8387E4008000FF82013C0C00000001FFF881F8458DEFC0012639A1B8808600018006F0FF000000FC838FE018000CFF0C017C00001800007FFFFFFFF8C6DEFF9006BD8538000700100062B0BF";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "80000000070FC038004C007802F0000080000077FFF39B79FD0000800310EAE70000000C3083F8DF80000000790FFFFC070107F806E000014600803FFDF3FF4E9C29FE1C8FBC43B70000001925F3FC8D80000001FE0FFFFF3C007FF809A040018CE1002FFF17D99E0090FF9B4778BA5C000000400380B8106000001FEE1FFBFFB001FFF011C100006FF3002F3115F99480001FF11719BA7200000011C986A6086000007FBC1FFBFF000FFFE02784B0474FD4803DF1FFEFE707439FF3E6E93A1A000034381E72A4CA700000FCFC3FF1FF820F00C08C0EB001FFDE00BBB3B1DFFC07B99F982688460A6000047FE7CFD7D2F8F801E1FC3F81FF80FE02837C07B019";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "CF3E00F2011199F480001EF9EFFF727D800080FFFBB7FF92F87001BFFCFF81FE03FC0106E006001B9F9D00C1EEE86608803BDE1E5DC8E951F00047FCFDBFFDC73C001E7FF07FFDFE03F80411C0CC4001784F005D311FF7777D822A10C30469008800DFFFFAFFFF559E0E7FFFE0FFF82403F818178353401B7E3EC055391599DE8F8404EB6C782A1FC000FFBFDDDFF69E823E7FFF00FFD80001F8206703F3E064BF96001FCCFFFB34003B33D9B8387FBBF80043F7B99FF4FC03F1BFFC307FC80001F000CF03B10004FF1E80517310916287BF3FE93DFE0FBDF800FFF33BFFFF7041E1FFFF607F8D000FF0819987E00004FDC7601FFFBFFFFE95803FF49B0AE737";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FC07FF4000BEFF0080E0FFFFC0FFC8000FFFC31804C000003C1F60260707078170CCFC127964A18FF807FF40007FFFC000FC7FFCC07FC80007FFE23800C00001FC1E6031FC00009F3987FC00781DEF6FF02FFFE0101FFF90007FFFF0023FC8001FFFCE6000000001F807E03FFFFE0007D1A7F000CCE3F1E7F03FF8060033FF70807FFFE0003FD8003FFFDCE0200000583E17C03FF180003F845CE78AEFFFFFF7C07F8BFEF882FAC9803FFF8000BDC8003FE161E00021020C2E37803FFFF8003FE001FFFFFFFFFFFFF67FEFC37E9A7FAC0007FCFE01FFE0007F8243C0301C00003E31A0E800FFA0907E000000787FCC0FF0FFF0007EE4BFB0000FFFF803FFE003";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "FFC7038000080000EF8DB0F0007FE03EFFC000003FC04807F8BEFDFF8FE68D80001FDFF801EFF009FF0F070010000000FFCFB060400001FFFFF0000001C0001FF938FFFF1F8D8FF218018FFF81E7F000FF0F7F000B80000035FBF42000007FFEFFFE00000060000F83F07FE040C20F900E800FFF81FF8019BF8FFE000380000C1F3FF66000400FFFFFBF800003E0049F83A06000402C01B01FC07FFF83FF8001BF03FE000000000C9BFFE4FFFF020E007FFFF8000080049B6300F803F33740601FFE7FFF83FFC0007F0FFE0000000008B97FE193FFFF0C007FF87F000000000043103C07FE1D18380FFC9FFF000F8000600FFE0000400018C93FE7BFFFF8004F";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N54
cyclonev_lcell_comb \vga_module_inst|red_reg~19 (
// Equation(s):
// \vga_module_inst|red_reg~19_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36~portadataout ) ) ) ) 
// # ( \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60~portadataout )) ) 
// ) ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36~portadataout  & !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~19 .extended_lut = "off";
defparam \vga_module_inst|red_reg~19 .lut_mask = 64'h55000F3355FF0F33;
defparam \vga_module_inst|red_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "414F3D1185FFFFFC0F3C03FFF803FA90431061C70078E0003FFFFE0D277FCDFFFFAD000E9A5F09EEB01E7028776FFFFE8E7C03F3F007F5B8401060E1807840003FFFFE0D277FBFFFFFA7EFD3BF266F32E81F30E9C467FFFF8C7801FFE00FFF7840113038C03F00003FFFFF0D232E6FFE770C8F08D8379CC35681E01600437FFE4C7801FFF00FFEFC4010301DE01F00007FFFFF0DA33BBFFF81F14E56649406C9CA369018C0003FFEC87803FFE00FF5FC0010188FF00F0000FFFFFF8DAB3B7FFFA5041FC72D690E61FF461F3020001FFFC8F803FFE007EBF000300843FC060001FFFFFF85EF3CCFFF2AE9E4511DEE144E64C7812FE8000FFFC0F8027FC0003FF0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00300C33FE030001FFFFFF8DC733D7328DE3C001701C089AEEF33C6D0B0011FF40F001BFE0027FF800180C38FF018003FFFFFFCDD787DFC4411FC0005A80D959F9FF0623FD0010FE40F001BFF0012FF8000C0E1C7FC18007FFFFFFCCDF8FFFA8EBF001DFE1C7CF149BB023922D80003EC0F0007FE00617FC000E070E3F80400FFFFFFFC4DF8FCE239FA001FFFDC1EFE035BC01E21D60003680F8017F800567FC0007070F0FB0601FFFFFFFC4FFDFBC00B20000080083F8EF62EE0DD3BF80000700F007FF800AFFFC000387878780203FFFFFFFE4BF9FF8353800000240397EFF966FFFFCF8E0000601F807FFFE067FF80001E787C040107FFFFFFFE5BF9FE929";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "9000180E293B15FFDE3FFFFC1D84001381F807FFFC00FFFC0000FFC3704818FFFFFFFFE53F8FAD882000FC6708AA35CBFFC1FFFFDE18001381FC03FFFC017FFC00067FE3B83808FFFE7FFFE64F8E31398007E864A4BAB14BFDB07FFFE3C0800181F80FFFC927FFFC00073FE1FC3404FFE81FFFE2CF89938F803EFD642FE7FBDCFCE01FFFF9C1000103F83FFE7C781FF800039FE1FE0002FFC01FFFF2CB986C2480ECEDE72CF2C36E9D8083FFF980E00603F83FF874241FF88001C7E0F700037FC01FFFF28FD13F9E01B39F813DFDBE041D8010FFFC80220707FEBFF07C5C1FF980E3E3F07380013F001FF3F90FBC3A8A07C48E89CFFDE8CBFD044E7FFE401807";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "0780C7F02C303FF880C3F1E079C0009F003FFFF92FA3221C0FBC860952D3F48AD70D5F0FFFB01CC5078047202ED01FF0084FFC007870004F007FFFF9376CFB501FFEE7AFD52D516DC7A82D87FF98010F0FE0279074203FC140FFFF003C3800277F7FFFFD368727120DF698E3E905CD986FA1BFE3FFE803E11FE0099856A07F83A03FFF801E1800323FFFFFFD61F7EDE80DFE23F8100089145FF2DD79FFEC02EA1F800C405240FF81A73FFFE01E0E00107FFFFFFC4EB4E6FA078DCD4004802EDDE0BD15BDFFEDA1F93F0000401140FF038FFFFFF80F0700087FFFFFFD5593F36467DCB303FFC99799E10AA7FFF9E4E9FCFF0000000480FF0F01FFFFFC0F83800C";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,\coluna_sel[3]~5_combout ,
\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "1596A5543F05AAAABF0FFFFFFC000003F0001141555543FAB9A7DBF3FFFFFFFFFFFFFFEAEFFFFFFFFFFA9A6AAAABEEBEFEEEBEFFFAABABFFFFFFFFFEAABFFF501555503FEAABFFFFAAAAAA95555400039695A55503C5AAAAAFFFFFFFF000000FF0000445555543FAA956AF00FFFFFFFFFFFFFFFFFFFFBFFFA69255015B5BBBFFEABFFEEAAABABAFFFFFFFFFFAABFFF00155550FFEAABFFFEAAAAAAA55555103F9695955543C16AAAAFFFFFFFFC00003FF0055555555503FA69006F00FFFFFFFFFFFFABFFFFFFEFE919565A5465415196516FFFEAAEAFAAABFFFFFFFFAABFFF3C155550FFAAABFFFFAAAAAAA95555503B9695955540005AAAABFFFFFFF00000FF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "C0055555555403FA5A3F6F03FFFFFFFFFFEBFFFFF3FFFA815E696AA5AE40405556901BABAEABAAABFFFFFFFFAAAFFFE8555553FFAAABFFFFEAAAAAA9555540EBD6959555540C1AAAAAFFCFFFF00003FF00155555555403FA453B6C03FFFFFFFFFEBFFFFFFF8EA55BFFFABBEB6A545AAAEA856015AAEAAAAFFFFFFFFFEAAFFFD4555543FEAAABFFFFFAAAAAA9555503AFD6955555550C06AAAAFFCFFFC0000FFF00155555555503FA40367C0FFFFFFC3FEBFFFFFFFEB45563FFEABFEF6A96AFFE9A95914056AEAABFEAFFFFFFEAAFFFC0555543FEAAABFFFFFAAAAAA9555403BFD6955515A94005AAAABFFFFFC0000FFC00155555555403F94FF1BC0FFFFFFFFE";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "BFFFFFFFEA95A6BFFABFAEBFEAA5AFCFA4A54509056AAABFEAFFFFFFFEABFFCB455543FAAAAFFFFFFEAAAAA955540FC016956505AA50016AAAAFFFFF00030FFC01155555555000F93EADBC0FFFFCCFEFFFFFFFFEA91AECFDF8FCEEFBEAE5BAF9696654650415BABFFFEFFFFFFFABFFF705154FFAAABFFFFFFFEAAAA955503F0015A564016A94005AAAABFFC00000300001555555555403F93959BC3FFFFCFEFFFFFC3FF955AFDFF000CCFA3FDEAFAABFAEB9555044016AAABBBABFFFFFEBFFF605550FFAAABFFFFFFFFAAAA955503C0016A565006AA50016AAAAFFC00000000005555555555500F93949BFFF3F0FBFFFFFFFEFA95AB3FFC00003EB3FEA68DAFF";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N30
cyclonev_lcell_comb \vga_module_inst|red_reg~21 (
// Equation(s):
// \vga_module_inst|red_reg~21_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68~portadataout ) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68~portadataout ) ) )

	.dataa(gnd),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~21 .extended_lut = "off";
defparam \vga_module_inst|red_reg~21 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga_module_inst|red_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N0
cyclonev_lcell_comb \vga_module_inst|red_reg~22 (
// Equation(s):
// \vga_module_inst|red_reg~22_combout  = ( \vga_module_inst|red_reg~2_combout  & ( \vga_module_inst|red_reg~1_combout  & ( (\vga_module_inst|red_reg~5_combout  & \vga_module_inst|red_reg~21_combout ) ) ) ) # ( !\vga_module_inst|red_reg~2_combout  & ( 
// \vga_module_inst|red_reg~1_combout  & ( \vga_module_inst|red_reg~19_combout  ) ) ) # ( \vga_module_inst|red_reg~2_combout  & ( !\vga_module_inst|red_reg~1_combout  & ( \vga_module_inst|red_reg~20_combout  ) ) )

	.dataa(!\vga_module_inst|red_reg~20_combout ),
	.datab(!\vga_module_inst|red_reg~5_combout ),
	.datac(!\vga_module_inst|red_reg~19_combout ),
	.datad(!\vga_module_inst|red_reg~21_combout ),
	.datae(!\vga_module_inst|red_reg~2_combout ),
	.dataf(!\vga_module_inst|red_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~22 .extended_lut = "off";
defparam \vga_module_inst|red_reg~22 .lut_mask = 64'h000055550F0F0033;
defparam \vga_module_inst|red_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N40
dffeas \vga_module_inst|red_reg[4] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[4] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "EEB0000FFFFFFFFC003FFFFFFFFC00803CE01E00FFF8E0000000000E44FFCFFFFFF28000027FFFFFDFE00007FFFFFFFF807FFFFFFFF801803FE01F007FF840000000000E44FFBFFFFFDBE1CC42667F33F7E00006FFFFFFFE007FFFFFFFF003003FE10FC03FFF00000000000E44EE7FFE7FFC8107200798C3FFFE1009FFFFFFFE407FFFFFFFF006003FE00FE01FFF00000000000EC4FBFFFF9E1040219B0406C1EBFF60003FFFFFFEC07FFFFFFFF004007FE007F00FFF00000000000ECCFBFFFFB8C00038D3A80661FFFFE0001FFFFFFFC0FFFFFFFFF808007FC007FC03FE00000000000688FFCFFF31611BFEE322004E7DFFFE101FFFFFFFC0FFFFFFFFFFD800";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "7FC003FC01FF00000000000E88FFD733F3E03FFEEC00009EFFFF3FB3F7FFFFFF40FFFFFFFFFDB0007FE003FF00FF80000000000E987FDFC73D003FFFA480D11FFFFF07FC03FFFFFE40FFFFFFFFFEA0007FF001FF803F80000000000E907FFFAF180FFE2001FF4B3FFDB023EC03FFFFFE40FFFFFFFFF948007FF000FFC07FC00000000006907FCE3CF85FFE000001EF1FDBBC01FC02FFFFFE00FFFFFFFFFAD8007FF800FFF04FE00000000006903FBC1F85FFFFF7FF7C00EF9FEE0DDC007FFFFE80FFFFFFFFF580007FFC007FF87FE00000000006D07FF84F87FFFFFFFFC6800017EFFFFF001FFFFF81FFFFFFFFFB00007FFE007FFFBFF00000000006D07FE9D9";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "8FFFFFFFD6C4EA00203FFFFFE01FFFFF81FFFFFFFFFA00007FFF003F7FB7F80000000006507FAE785FFFFFFFF744DE340001FFFFE007FFFF81FFFFFFFFF480007FFF801FBFC7F80000000007607E3ED87FFFFFFEFB445FFC00007FFFFC01FFFC81FFFFFFFFEC00007FFFC01FFFCBFC00000000036079AC787FFFFFFE68001FFB00001FFFFE00FFFC03FFFFFFFFDBE0007FFFE01FFFFFFE00000000036079F3E37FEFFFF323006F6E600083FFFE001FFD03FFFFFFFFF3E0007FFFF81FF7FFFF00000000032032D981FFBFFF91B3003445E00010FFFF001FFF07FFFFFFFFF3E0007FFFFC0FF3FFFF0000000C01A07FCD81FFFCEE9C5100308EC8004E7FFF8007FF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "07FFFFFFFF6FC0007FFFFE1FF9FFFF8000000001A07FFBC3FFFCA61F410024C3E0015F0FFFC003FD07FFFFFFFFCFE0007FFFFFFFF87FFFC000000001A8ECFF4FFFFEB7BC240069D1F8406F87FFE000F90FFFFFFFFE9FC0003FFFFFFFFC3FFFE000000001A9A7370DFFF6891C800048A33040FFE3FFF000171FFFFFFFFD9F80001FFFFFFFFE1FFFF000000001B7E7F3C7FFFE3A0000004AC9B000DFF9FFF0011E1FFFFFFFFF3F00005FFFFFFFFE0FFFF00000000097B4F9C5FF8DF28004802C00330217FDFFF0400F3FFFFFFFFB3F00007FFFFFFFFF07FFF8000000019550FFDFFFDF4003FFC98800000407FFFFF80008FFFFFFFFFE7F00007FFFFFFFFF83FFFC";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N33
cyclonev_lcell_comb \vga_module_inst|red_reg~25 (
// Equation(s):
// \vga_module_inst|red_reg~25_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a77  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69~portadataout ) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a77  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69~portadataout ) ) )

	.dataa(gnd),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a77 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~25 .extended_lut = "off";
defparam \vga_module_inst|red_reg~25 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga_module_inst|red_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000B280BB81FFFD400FFFCB000010001CFFFFF8000EFFFFFFFFF67800007FFFFFFFFFC1FFFE000000418210ED81FFFA2007FFFC0000584018DBFFF800067FFFFFFFEEF800007FFBFFFFFFC0FFFE000000012C50FF01CFF00003FF90003C7FF83C9FFFF800017FFFFFFFFCFC00007FFC3FFFFFF07FFF0000000144E1FE020FEDFC00000000FFF5FE697FFFDC00013FFFFFFFD87800007FFF83FCFFF03FFF80000042000F7F808FFFFF7C00000925FF78D3ACFFFF0030DFFFFFFFB8E000007FFFE07E6FF80FFFC00015020007FEC07FFFFFFF04008008FFE2065FFFFF0019EFFFFFFF70C000007FF9FC039FFC07FFE00034DE0107E047FF8BDFFFE0010001";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "27190CFFFFFE0007E7FFFFFEF00000007FFB810043FE03FFE0001B3B1004E60FFF41FFFFF83501800E017FEF9FDE8003E9FFFFFFE00000007FFFFFE0017601FFF0800C2908047C03FFF1FFFFFA3C07800C070E803B174001F5FFFFFDC00000007FFE340C000F007FF8401022BF00FC27F9FFFFFFFEA9E7000003C1FC707CE061F9FFFFFB800000007800897F2000001FFC003421FBB0F838F807F8FFFE59F3C00080B787FC5FC07F5F7FFFF7800000000007FFFFF800000FFC00245FFF81D2E247017E01803FF9FE0040EFEFBC1E000FEF7FFFEF0000000000BFFFFF8C000007FE005A3FFFC0397000E007C003CD5C278673FFDFF31C040FF73FFFDE00000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "0000000048000011FF007D7FFFFC0650E0BD837CF81DFE07FCBFFF8FFD3F000FEFDFFFBC00000000784FC000280600107F8020FFFFFF2000A14FF204E0E01F63FCFEEE00DFF0000FFF9FFF7000000000700F0000200640001F0165FFFFFFC100021FFF800F8603B07FFC20007F00000FFFE1F6E000400000341E00007006280003A343FFFFFFF8800B0FF8CF7C0E03F013000000FA00007FFFD375C000000000703C0000700E8100004047FFFFFD3FFC2A03918FF83E06630000000FE000407FEFF7EB800000000CF0FC0000200BF2A00001BFFFFFFD45FE2208059F007F0008000083FF000089FFFFEFC2000000007CE1F80000E007945800013FFFFFFC297F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "2200200FC07E084007FDFFFE80009FFFFFF3900000000FFCE0F00000F00B28024001FFFFFFFB6F3FB402A63FA07E04E01FFFFFB00000FFFF4DFA600000007FF9F0E00000701B5AF790017FFFFFFF003FFF9C043FF03C1FE8FEFFF7A1062FFFFE00F9C00000078DEBC0C00000100FB1082B00BFFFFFF00026F69C403B181CFFC37FEB9AC91FFFFFFFC1FD0000003FC379C040000080162FDF6F23FFFFFFFE0000929F02BCA0007C07D9A06E991FE8277FF1FE800003FFF0F8C087FFF5FE3A2115D7FE7FFFFFFE00004B7E3C0E1820FE0F0034643A3FC0077FBE7F800C1E6FFFE9F1C1067FE07FCFF53636FFFFFFFF0000276DFE401DB9FE9FA0BC0067F90011DF";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "F04F4001FBE03FF9C1FFBFDC34303CCBDBDDFFFFFFE2000031ADDF001333373E208000FFC0000003F00FC17E000017FB820798374FBA7C91849BFFFFFFF80001C3FEFF2C0111F87E60001FC000000000F807C3E00000000192003BFF9F84323C29EEFFFFFFFC00003FF9FE9B1081C1FE8008FF8000000000F0412D00000000F064003F3037FF43F4F67BFFFFFFFF000003FCFFDB8801E03B000EF8000000000340C0D300002000042C001CC238678D57FD6FFFFFD9FF800010FFFF832013E077C62FF000000000000003DFFFFFFFC007BC000383C0657AA9289DFFFFFCFE800007BFC1FFE001F81FFFFF8000000000004E0177FFFFFFFF0218001E4082DD6C93";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "D7EFFFFFFFFFE0001FFFE059E001FE3FFFFC0000000000007F806FFFFFFFFE07F800048040FF57C0655FFFFFF7FFE20078001C00FB01765EFFF4400000000000018037FFFFE1DE09780000104FC17EFAF71FFFFFFBFFF103F1F80C18FFD0000E87F5C0000000000008F833FFFF81220E780000C003CBB149107FFFFFBFFFF903E1FE06187FF80CBE03FD8000000000001E800BFFFE009C027E0000C0410BDEB65EFFFFFB55FFFCDDF183C73FFFFA07F807FF8000000000004E7007FFF800AC297800000007FE221820FFFFFFFFFFFF6FF880E1FF9FFE01C00F800000000000001ECC03FF80008A53800000000731C975E4FFFFBF13BFFF7E3E601E3F3FFE00E0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "0E000000000000007CCC43FFE002853CE723E88003ABE0231C7FFF7963FFFFFC3FCC06793FF200300E06380FC00C00003F8003FFCC02039EF80C4C000FFF7CEEB07FFFEC077FFFC0BFF873C07FF0001C07000007F00E000007F901FFF00069C8FF0080000FF8A15C787FF81012BFFF803FFFFFE07FFC001F81F06006F800000007F982FFBA2684F2CD007E00066BD5D791FF8021013FFF0003FFFF61FFFF000FFF0070027E00000003FD83FFF0000073F818CEC01E148305247FA001A00FFF00007FFFF80FFF800FC00080020FC0000003DCA3000000001DA00CCF001FFAFC3AE1FFE000001BFF00003FFC0007FF0003C000000203F0000000DC40E0A0001FEF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "6004CE800E010A9BE3F34000404FBD000001FF8007FF8003E000000201F8000000BE804020301FFFE0200FC0159F5325CC8F8000108FFD0000004E0003FF000FE000000200780000000C8004000FFFFFF10000001E101EDB408C800031CFFD000000000003FF000FE0000002007C000000088181FFFFFE11F1E300002FFBF4668000000021C7FC800000000007FE00038000000A007C00000000000000000001F9E600007C1300CD808000000007FEC00000000003F800008000000000FC00000000000000000001FDEFC0001A7EADB5808600000007FF7F0000000003F000000000000C00FC00000000007FFFFFFFFFC000006F7C0164E8000700000043BF7F";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "80000FFFFFFFFFD000001FFD0008393E0FFC0FFFFDF800007E0FEC001E1C0000000000C00000FFE8000003F1FFFFFFC000003FFFC017843ECFFC03FFFFE00000381FB801FF6400000000008001FE01FF8000007FFFFFFFE00001FFFFFE03F00747FC07FFFFC00000239FC87FFFFFC000000000007E07C0078000001FFFFFFFA00001F77FFF00580383FE0FFFFFC000004FFFE3FFFFFFE00000000007E1FC00FD0000008180FFFFA00000FD8C1B4016A1D3FFA3FFFF8000003FFFBFA7FFFFE000000000BFC01FFFEF800001FFFFFFBF800000ED9F9FA00250F9FFC7FFFF0000001FFFFEBFFFFFF84C000001803FFFFFFF8000001FFFFE718000003FE060380004";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "78FFCFFFFE0000007FFFF3FFFFFFFF8C0000018001FFFFCF8000000180000C4000003E783C000011383FFFFFFE000001FFFF62CFFFFFFFE0000001000000FFEFFC00002B320000400001E63FF8F000081CFFFFFFFC000001FFF3001F99FFFC000000000000FC13CFDFC23D0002B000401002F9FFCFF78000181FFFFFE4000003FFC66001001FFF80000000FFF607FFE7FFC00000860000006401EFFE1C2FF0001C3BFFFFFC00008FFF9B00000000DFC00000003FEF81FC13FE0E030217E000801867FFFCA419FC001C01FFFFF80002FFFF680B60000003F0000000FF803FFEF7C0D1031323FFFF807F823FF4000E7F010408FFFFF00002FFCA8F15FE0000217C";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "000001FFFFC3879F90000B0C40F80000FFF17AA12001BF1BFE00FFFF80000FFFE7037FCE003F203F000001FFFFF1CEFFF4000DDD8098CC00FF07726E6000BF1E7A01FFFF90000FF97F3800000003900F100001F1FF80078063243DDD61B20C07FE0470E738005F1C17007FFFF8002FF0197C184003F8020610000041E583FE9A62047ACD63A80801FF07502510005E180F00F7FFE8004F9030E47FFD8E078040000000434DFF000024A87BCD61ECC807FC07101C50004C001360FC7FF0001C002188FFF30347F8002000003B1E7FE18C53907BC161D04003FE0F281C00004F80177B907FF10000010051FFC80057F400000001627FBE023997A87FDF71C00F00";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FC26140A00001C001EFFF027E1000001C001FC62001FFE0024200185F7CF921E8770DC5FFD618E007F7C0D0000017303BFFFF003EF0003FBC570F9F40003FE0406E000300FFEF8F38360F0DA79005F003E0703738002810F3FFF8007FF8003FFCFFAF27D000B9E3E60C000400BF80E7F9158B4FED9C37F007F0300475811BDFE1FFFF005FF000FFFC63E79B60003AFBFF8000100098108003DD8A4C2DCC327001F82800638234FF83FFFFC017F0001FFE0517DFA000607BFFC0002000E000FC22540C27E1CC5D5000FE780021AFF7FE0FFFFFE297F4009FFE1B00DE800026F6E7C0004000000037BA778C97F1EACD50007E1C3FE2FFFFF81FFFFFEB97F4001FF";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "8000000007F000000000007C01F0000000000077FFF39BFFFD000080FFF5ED670000000C0083FF3F800000007FF00000000107F801E00000000080FFFFF3FFFF63D7FE1CF0641FF90000001925F3FF7F80000001FFF0000000007FF007A00000000000EFFF17D99E7FFFFF99ABFC28AE000000400380BFEFE000001FEFE000000001FFE00FC00000000000EF3115F99D7FFFFFF0F25253BA00000011CB86BFF7E000007FBFE00000000FFFC01F800000000000FFF1FFFFFFFFFFFFF317AB61D6000034381E72FFF7F00000FCFFC00000000FFF807C0000000000007BB3B1DFFFFFFFFF9BF95C7A320000047FE7FFDFFFF8F801E1FFC0000000FFFF00FC000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00C00032011199FCFFFFFFF80EF56820000080FFFFB7FFFFF87001BFFF00000003FFFE01E00000000060007FFFFFFFF4FFFFFF1FDC097044000047FCFDFFFDFF3C001E7FFF80000003FFF80FC000000007B0007F311FFFFF7DC62B170B0006F80000DFFFFBFFFF7F1E0E7FFFFF00000003FFE00F8000000001C00077391599DFF07BFFFF83F805F80000FFBFFFDFF6FE023E7FFFFF00000001FFC01F000000000068007FFFFFFBFFFFFFF3DC07F80004000043FFFF9FF4FC03F1BFFFFF80000001FFC03F0000000000E00071731091FFFFFFFFF800000FF80000FFFFFFFFFF7041E1FFFFFF8000000FFFC079800000000238007FFFBFFFFFFFFFFFF49B3EE700";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "0007FFFFFFFEFF6000E0FFFFFF0000000FFF80F80000000003E0006607070781FFFFFC107834A1880007FFFFFFFFFFC000FC7FFFFF80000007FF81F80000000003E0005FFFFFFF607FFFFC00781DEF68002FFFFFFFFFFF90007FFFFFFDC000001FFF81E00000000007F8005FFFFFFFF82FDFF00000000010003FFFFFFFFFFF70007FFFFFFFC000003FFF83E00000000001E8005FFFFFFFC07C00187FFFFFFFF0007FFFFFFFFFFBC8003FFFFFFF4200003FE19FE00000000001C8005FFFFFFFC01FFFFFFFFFFFFFF8007FEFC37FFFFFAC0007FFFFFE0000007F83BFC00000000001CC005FFF00008001FFFFFFFFFFFFF800FFF0007FFFFFB0000FFFFFFC000003";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "FFC7FF80000000000070005FFF800000003FFFFFFFFFFFF800BEFDFF8FFFFD80001FDFFFFE100009FF0FFF00000000000030005FFFFFFE00000FFFFFFFFFFFE00138FFFFFFFEFFF218018FFFFE180000FF0FFF00000000000204001FFFFF80000001FFFFFFFFFFE003F07FFFFFFFFF900E800FFFFE000019BF8FFE000000000000C0005FFFFFF00000007FFFFFFFFFF003A07FFFBFDFFFB01FC07FFFFC000001BF03FE00000000000000000000020FFF800007FFFFFFFFF00300FFFC00CFBFE01FFE7FFFFC0000007F0FFE00000000000000002C0000F3FF800780FFFFFFFFF003003FF80002E7F80FFC9FFFFFF00000600FFE0000400000000000400000004F";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N24
cyclonev_lcell_comb \vga_module_inst|red_reg~23 (
// Equation(s):
// \vga_module_inst|red_reg~23_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53~portadataout  & \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~23 .extended_lut = "off";
defparam \vga_module_inst|red_reg~23 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \vga_module_inst|red_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "E0842B80000E0E9FFF000400000001E05FFC013F06C2870007F873DE67FFFE03FFFFFFFDF78001FFF011830000588E01FF400000000000002B7EFFF985C4060003F83600777FF81FFFFFFFBFF28000FFF04877400020391FFFE005FFFFFFC608143EFFF3E4C3B80000BF8F00536F803FFFFFFFBFFB80007FFE330B40006067C7FFE005FFFFFFFFFFD9E6DFF3C2CFF818006FC3E0110001FFFFFFFFFFF9C8003FFF8DF88002839F9FFFF003FFFFFFFFFFC2200001C1D7871F0019F81C000003FFFFFFFFF3F078803BFFC601B7C7FC7F3C7FF00C00039FFFFFA61DFFFED07C9C1B80003E007C001FFEFFDFFFFE723FC00FFFF1819EFE0FF8F1FFF00000012387FF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "8FFFFFFFF1EC070C80001FC000007FF1FBEFFFF3FFFFC001FFF84001E1FE07EFFE601B80FFFF80078EFFF803F7FC8625C00007FF603FFFE67C3FFFF7FFFFE0007FFE30007E237FFFFC00097801F98C394E7374C43DD3E605C000001FFFFFFF07E003FFF7FFFFE8001FFF84001FFFFFFFFC001BE3F700B9174A230EC3F1CBF607F08000B3FFFFFC0FF001FFFFFFFFEC000FFFE3E01AFFFFFFFC000584E600EA3C2E93A9F019C7A6030E00001F7FFFF847E001FFE7FFFFF00007FFF8F01BFFFCBF2000066079FC298AAFC004C04001300301C000001FFF8803E000BFE3FFFFF000001FFE1E1FFFE3FC00001DE01FFD1E86BA4060A2720532068170000007FF887F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "F003BFF9EEF7FC000001FFB3FFF83FF0000038F039F35FDFBE04DCC24AA83681181C0700067181FFE003FFC1EDF3FC0000003FFFFFFFFF200000266C301A7FF390000302F207F400A001E0801041ACFFE001FFE1FFB3FE0000000FFFC201C00000C00777F07E3FF0020021B63D77F400E06C3DFFCFF8733FC001FFE3FD8FFF00000000C00000000000C845FE787EBFE008E0CFC23C0F0800010700FFFFF87FFFE001FFE7F907FE000000000000000000403802FFFCFFA70019DE11C0C7EFE8006101F801FFFEFE9BF0007FC7FFC7BF000000000000000003C07CB3FFFE7E0001EF7FF3130279F00090189FE007FFFD13F00E7FC2EE4FFE00000000000000001F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "C0FC79FFFF9E00018CB77BBFE7FFF800087E7FFFE07F024370067FF0FE0FBF00000000000000007F83FC7FDFFF4C000320FE0EE83FFFEC00027FDEFFC0400000E2077EF0FC3FFF8000000000000003FC07F9A4EFFFB50003600004BFCB1BE00001DFDE7E4E33CC107003FC00B1FEFD8000400000000003CC0FC1AAF7FFD8000360CFB31BEBFFF20000EFFCFFFFFFEFA0F045F8007C8FFB800FFFFF28800000003F81383BFFF80003080FFF1CCFBFDA0000307FCFFFFFFEF0E077F8007DCFF8040FDFFFFFF8000000FF017A33E0C0C0040C07FF34CFF7FA0000388FDF7FA4FFE0C217F002FFDFF80C4FFFFF7FFB000003DE01FF8023F03E034C07FB1FCFFFFA00";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "0FCFE407022000000000001DFFFFFFFFFFFFFFFFC00000FE0040BFA7F66EFD50DBC7FFCB7DEF6B7F8300000308031009000000AFFFFFFFFFFFFFF000000000007FE0C037C683BEC115C7FFFA7C3AFFF5F7BC76C0000203C60000417FFFFFFFFF8000400001FE00007FD05BDFD683C1E197CFFECA7CFD7FF8F0300C6200000380400833FFFFE000000003FFFFFFF000007FE878BFD77FE1EF2FCDFFF87CF94FE4F8204236000018000000DF00010001FFFFFFFFFFFFF80000000439BFDF7E7EEF97C5FFFB3DFDF4FFF8E033000418300000010000FFF00003FF3F7FFFFFFC00000002143CCF3E7EBF87C5FCFBBDDF2E3FFFF8380000080000C0370000000003C0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "783FFFFFFFF00080000108BC8F8281E0191E0D0381E023C0F80810C0A02000008D3E00000000C600707FB9FFFE80000000AF03FC8B7CFECF97DCE8FB9DDF7FAE430C200000200000D61E000000000400F0FF3FFFFF800000005187FFCAFC7EEFB7FFFFF2693F7FAFD8E4000000008012E00000000070103FFFFE3FFFFF00000007F3D9F91A81DACB7BC8FA799CCE07CBE1F49FFE0781F89800000000000403FFFFF93FFFFE00000000717BFCFA42A19064120501812050443B071E11FFE0FF0200000000016FFFFFFFFFBFFFFE00000000001BA0AB3E3FDF8FFB092FEB67DFEC7FFF06DE60BF0070000000000FDFFFFFFFFFFFFFFC000000000041B8EC400000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000F87FFFFFF7FFFFC06C0009D7F800000000017BFEFFFFFFFFFFFF800000000000820EFFFFFEE7E420000001BE000000205FC80987C70000000181FFFFFFFFFFFFFFFF8000000000002E86FFFFFFFEC8000000C1820000002C1F800D7EFC0000000187FFFFFFFFFFFFFFFC00000000000023FEFFFFFFF4E0000003115F80000020FFC00EDFE0000000078FFFFBFFFFFFFFFFF80000000000000202FFFFFFFF040000303BDF800000201FC001B7F8080001CEFFFFF9FFFFFFFFFFFE0000000000000200FFFFFFFFC000000380FC00000021E7800963880000063FFFFFCBFDDFFFFFFFFB000000000000021EFFFFFFFFF80000000038000000A87B800000080";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0001F3FFFFDC7FFCFFFFFFFF82000000000000204BFFFFFFFFB8000000000000000283B8002080000000F7FFFFC0FFC07FFFFFF880000000000FF01FCBFFFFFFFFF8000000000000000686B80040000000003FFFFF83FFE7FFFFFFF000000000000DF8804FFFFFFFFFF0000000000000000486B80000000000001FFFFFFFFFE7FFFFFFEE600000000001FFA00FFFFFFFFFFF3E0000000000000A9BB80000000000033FFFFFFFFFE7FFFFFF8070000000000FFFBC4FFFBFFFE000FF8000000000000E59BC000000000107BFFFFFFFFFEFFFFFFF8010000000000FFFFE0FFFF0000000FFFC40000000004D63BF0000000033C67BFFFFFFFFCFFFFFFC2063800003";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "08C80005FFFCFFFBD7F6E73F80E59AD87F7FFFFFFFFFFFE003FFD7DFE0A0000000CE00000000000011C00008DFFC7F73CFFBF37D40E0BAC83FDFFFFFFFFFFF800FFFC3DE403400000000660000000000239000024FFFFF63CBFFF9FAC1F6CD0C3FE7FFFFFFFFFE003FFFC21C00000000000007FF8000000046800013FFFFBFFDCB7FFCFBC5FED9240FF9FFFFFFFFFFFDFFFF1C4C0000000000000000000000010903F827FFFFFFD7E3FFFD3FC9FE99060FFE7FFFFFFFFFFFFF87FC0E0000000000000000000000021E240F0ABE313F41A7FFFEFEC9FF6A120EFF0FFFFFFFFFFBFF63F00C02000000000000000000000C3FBFF83FFFDDE01E35FFFF7E45B34C81";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "07D7E3FFFFFFFFFF4001F00000000000000000000000001040040400003FF03FD1FFFF9FC520DE09877FFC3FFFFFFF8800007000000000000000000000000040EFFFFFFFFFFFBFFFCA1FDFDFC06000001F7EFF87FFC78078800000000000000000000000000001837D3E1F5BFEFFFF7FE60FFFDFC100000004FEFFE0FFFEC08000000000000000000000000000000606FFFFFFFF3FFFFFFFA107FFE7C100000005CCF9FC0600800000000000000000000000000000003C0FFFFFFFFFFFFFFFF01EFA07BFC100000004639CFF800000300100000000000000000000000000E01FB007FFFFFFC03F001E833B7F530000000407FEB7F80000030030000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "000000000007C07FFFFFFC03E07FFC000EE456475100000003027DDFFF000000000000000000000000001000007F41FF00F80FFFFFFFF000074861FFC1000000049B7FCEFFF0000000000000000000000000000001FC0007FF7FFFFFFFFF4000012407C6E100000000DD1CE3EF7F000000000000000000000000000003FC0BFFFFFFFFFFFFF47000011FFF5EC700000002EDDFF1F9FFF0000000000000000000000000001F807FFFFFFFFFFFFFF2000040A3E7CF87ACC03FA66FE1FFF7FFFF80000000000000000000000003FF81BFFFFFFFFFFFFFFF0000601E113F047FFFBFE7BFFE7FF5FE1FFF800000000000000003FC9FFFFC07FFFFFFFFFFFFFFF80000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "709603FF00003A82000012DF7EBDFF3FD900000000002278FFFFFFFAE013FFFFFFFFFFFFFF9800007009F70F6DDFFFDEFFBFFFEBFC76F7F7FFFC00F0001F79FFFFFFF9C0003FFFFFFFFFFFFFFF80000078056647E63C407017F3DD88FF97FFFFFFFE7FFFFFFFF9FFF97040800317FFFFFFFFFFFFBFF000000E153E57DE644750294CEEFBBFFFFF8FFFF8CC31DD9C10000000000008FFFFFFFFFFFFFF7D000000067206C7F77B3E7F17C7F3D95F273FE1FFFE7C00080000000000000027FFFFFFFFFFFFFFC000000002030BC3F7797EBFF7E3FFD97DF3BF3277FE7CC600000000000000035FFFFFFFFFFFFFFFFFC0000380812127EEA21E7FF7C3F7F97C7C3FFF";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "023F27F3BA412E83C187F002F773EC0C3FFFFA6F7F7C07FC7C01F3FFD0E0000744003F1ECFFFE1000267E7FFFF9BFF0FC103F000FDDFFE3FBFFFFEF003DFFB807C01FDFFF408000068016E1FCDFF230003BB904FFB7FFE742347B800FFEDFE1F07FBE800000000003001FFFFFFFFFFFE600DFF77CCFD310003FFDF1FBFFFE7E03F0738037FE2FE0FA7FA00C0000000003001FFF9C000007FB007FE77CFB4818000FFF3BCC7E039A03F0F7C027FD7BE0FCF6000C0000000006001F20001FFF00079F0FE38C9A26180067FFFFFEC09F180BD9FF6807FFE9F07FFFAC200000000018001002FFFFF402019FE7E7F4B915880027FFFF9FFFFB3803FFFFA00FE7EFF03";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFF003080000000300020007FFFFE02CBBFFFE7F4C49908003FFFFFFFEB843BC7FFFDB03E77FFF60707E0000000000030002FFF801FFF8600EFFFEFF78340840101FFFFFFFFF0EECFFFFBE03FFFFFFF0003E1CB00000001C0002191FC00000C60587FE7DBFFB4040101FFFFFFFFC9E04BFFFFE0FFFEFFEF00007CED8000000700007476EC000003FC207FFBB8B0000201F1FFFFFFFE7FB15FFFFFE5FF7E7FF700001771E08000180000731EA40000007A29DFFFFF80044200FBFFFFFFFE7BFE7FFFFFFEFFFF7F7F800000DFE40803E200007FE7B400000338143FF9F07FFDBB00F86FFFFFFFFFF7FFFFFFEAFF9A2FC0C00000016FF3C8060000E15F7C000C37F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "A2F7FFDE8AEDDBD80FFDFFFFFFFFFFFFFFFFFCBFF8F80C8C0000000000000000000EEFFFFFFFFFFFB33FEFF2D6F608ED9FFFFFFFFFFFFFFFFBFFF9BF7CF086000000000000000000001AFFFFFFFFFFFF857FFFFACAE684EFCFFFFFFFFE7FFFFFFFFFD9BFFFF0000000020000000000000016F0FFE037FFFFC31FFFF8C8BB46D6CFFFFFFFFFFFFFFFBFFFD96FFFB00000400000000000000000148023AFFFFFFFC1CFFFB9847543EBFFFFFFFFFFFFFFFFFFFF8FCFFF400000600006000000000000248003BFFFFF87D207FF79F659A1FDFFFFFFFFFFFFFFFFFFFE9EFFFFC000003000060000000000006C8003BFFFFFC05F03FF31C43AC07EFFFFFFFFFFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFC07FFFFE200000000000000000000005C8003423FFFC0F3A9FF7EC42CD0997FFFE7FF4FFFFFFFFFC0027FFFCE00000000000360000000005D80033E317FC7AAC0FF7FC419604CBFFFFFFFFFE1FF73FF80055FFFFE00000000000000000000009C00007E067FE7AB607FBB8016682FDFFFFFFFFFFFF807FC00015FFFF480000000000000000000011C00007C1C1FFC6FF83F3FF18A91D2E7FFFFFFFFFC00DFC0000FFFFFB000001C0000000000000002310006A61C7FFC1DF81F1F81DB3451DBFFFFFFFFFFBFFD800F0FFFFF3C00000E000000000000000460000CC7FCFFF395FCCF3FC59351006CFFFFFFFFFFFFF0007E07FFFFE0800001BC000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N24
cyclonev_lcell_comb \vga_module_inst|red_reg~24 (
// Equation(s):
// \vga_module_inst|red_reg~24_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) ) # ( \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29~portadataout  & \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) 
// # ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) 
// )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~24 .extended_lut = "off";
defparam \vga_module_inst|red_reg~24 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \vga_module_inst|red_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N6
cyclonev_lcell_comb \vga_module_inst|red_reg~26 (
// Equation(s):
// \vga_module_inst|red_reg~26_combout  = ( \vga_module_inst|red_reg~5_combout  & ( \vga_module_inst|red_reg~24_combout  & ( (!\vga_module_inst|red_reg~1_combout  & (((\vga_module_inst|red_reg~2_combout )))) # (\vga_module_inst|red_reg~1_combout  & 
// ((!\vga_module_inst|red_reg~2_combout  & ((\vga_module_inst|red_reg~23_combout ))) # (\vga_module_inst|red_reg~2_combout  & (\vga_module_inst|red_reg~25_combout )))) ) ) ) # ( !\vga_module_inst|red_reg~5_combout  & ( \vga_module_inst|red_reg~24_combout  & 
// ( (!\vga_module_inst|red_reg~1_combout  & (\vga_module_inst|red_reg~2_combout )) # (\vga_module_inst|red_reg~1_combout  & (!\vga_module_inst|red_reg~2_combout  & \vga_module_inst|red_reg~23_combout )) ) ) ) # ( \vga_module_inst|red_reg~5_combout  & ( 
// !\vga_module_inst|red_reg~24_combout  & ( (\vga_module_inst|red_reg~1_combout  & ((!\vga_module_inst|red_reg~2_combout  & ((\vga_module_inst|red_reg~23_combout ))) # (\vga_module_inst|red_reg~2_combout  & (\vga_module_inst|red_reg~25_combout )))) ) ) ) # 
// ( !\vga_module_inst|red_reg~5_combout  & ( !\vga_module_inst|red_reg~24_combout  & ( (\vga_module_inst|red_reg~1_combout  & (!\vga_module_inst|red_reg~2_combout  & \vga_module_inst|red_reg~23_combout )) ) ) )

	.dataa(!\vga_module_inst|red_reg~25_combout ),
	.datab(!\vga_module_inst|red_reg~1_combout ),
	.datac(!\vga_module_inst|red_reg~2_combout ),
	.datad(!\vga_module_inst|red_reg~23_combout ),
	.datae(!\vga_module_inst|red_reg~5_combout ),
	.dataf(!\vga_module_inst|red_reg~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~26 .extended_lut = "off";
defparam \vga_module_inst|red_reg~26 .lut_mask = 64'h003001310C3C0D3D;
defparam \vga_module_inst|red_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N4
dffeas \vga_module_inst|red_reg[5] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[5] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode655w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,\coluna_sel[3]~5_combout ,
\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "2AAAAAAA95AAAAAAAAFAAAAAABFFFFFEAFFFFFFFFFFFFEAAAAA9000400000000000000000000000000000000000000000000000000000000000000000000006FFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAA96AAAAAAAA96AAAAAAAAAAAAAAFFFFFFAAFFFFFFFFFFFFEAAAAA9005500000000000000000000000000000000000000000000000000000000000000000000006FFFFFFFAAAAAAAAAAAAAAAAAAAAAAAA956AAAAAAAA96AAAAAAAAAAAAAABFFFFEAAFFFFFFFFFFFFEAAAAA9005500000000000000000000000000000000000000000000000000000000000000000000005BFFFFFFAAAAAAAAAAAAAAAAAAAAAAAA956AAAAAAAAAAAAAAAAAAAAAAAAFFFFFAA";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "BFFFFFFFFFFFFEAAAA94005400000000000000000400000000000000000000000000000000000000000000000000001BFFFFFEAAAAAAAAAAAAAAAAAAAAAAAA556AAAAAAAAAA6AAAAAAAABAAAAFFFFEAAFFFFFFFFFFFFFEAAAA94015400000000000000000010000000000000000000000000000000000000000000000000001BFFFFFEAAAAAAAAAAAAAAAAAAAAAAA9556AAAAAAAAAA6AAAAAAAABAAABFFFFAAAFFFFFFFFFFFFFEAAAA94015000000140000000000000000400000000000000000000000000000000000000000000001BFFFFFEAAAAAAAAAAAAAAAAAAAAAAA9556AAAAAAAAAAAAAAAAAAAAAAABFFFFAABFFFFFFFFFFFFFEAAA554015000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "0000000000000000000000000000001000000000000000000000000000000016FFFFFEAAAAAAAAAAAAAAAAAAAAAAA56AAAAAAAAAAAAAAAAAAAAAAAAAFFFEFAABFFFFFFFFFFFFFFAA95500150000110000000000000000101010100000000000000000000000000000000000000000006FFFFFAAAAAAAAAAAAAAAAAAAAAAA95AAAAAAAAAAAAAAAAAAAAAAAABFFFFFEFFFFFFFFFFFFFFFFEAA95500140000100000001400000000005551100400000000000000000000000000000000000000006FFFFFAAAAAAAAAAAAAAAAAAAAAAA96AAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFAA955000004050000000000000000400155554004000010000";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "1000000000000002FFC00000000000800000000000071FFFFFFFFFF07800300000007FFFFD80000000000000000000017F80000000000180000000000007BFFFFFFFFFF07800400000001E3FFD9980CC00000000000000017F80000000000300000100000000FFFFFFFFFFF07811800180037EFFFFF8673C00000000000000013F80000000000600000000000000FFFFFFFFFFF0F8040000600FBFFFFFFBF93E1400000000000001BF80000000000400000000000000FFFFFFFFFFF0F0040000403FFFFFFFD7F99E0000000000000000BF00000000000800000000000001FFFFFFFFFFF8F0003000C01EFFFFFFDDFFB18200000000000000BF00000000001800";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "000000000000FFFFFFFFFFF0F00028CC001FFFFFFFFFFF610000C000000000003F000000000030000000000000007FFFFFFFFFF0E000203802FFFFFFFF7F2EE00000F800000000013F000000000020000000000000007FFFFFFFFFF0E000005007FFFFFFFE0034C0004FDC00000000013F000000000040000000000000003FFFFFFFFFF8E00031C007FFFFFFFFFE10000043FE00000000017F0000000000C0000000000000001FFFFFFFFFF8E00043E07FFFFFFFFFFFFF100011F220000000017F000000000180000000000000001FFFFFFFFFF8E00007807FFFFFFFFFFFFFFFE8100000000000017E000000000300000000000000000FFFFFFFFFF8E0001606";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "7FFFFFFFFFFFFFFFFFC00000000000017E0000000002000000000000800007FFFFFFFFF860005007FFFFFFFFFFFFFFFFFFFE0000000000017E0000000004000000000000400007FFFFFFFFF87001C007FFFFFFFEFFFFFFFFFFFF8000000000027E000000000C000000000000000003FFFFFFFFFC70064007FFFFFFFE6FFFFFFFFFFFE00000000002FC0000000018000000000000000001FFFFFFFFFC7006001FFFEFFFF32FFFAF6EFFFF7C0000000002FC0000000030000000000000080000FFFFFFFFFC300C007FFFBFFF91BFFFFC45FFFFEF0000000002F800000000700000000000000C0000FFFFFFFFFE3000007FFFFCEE9CDFFFF8CFFFFFB18000000002";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "F800000000600000000000000600007FFFFFFFFE3000043FFFFCA61FDFFFFCCBF7FEA0F000000000F800000000C00000000000000780003FFFFFFFFE301300BFFFFEB7BFFBFFF9D9FFFF907800000004F0000000008000000000000003C0001FFFFFFFFE3058C8FFFFF699FF7FFFF9BB7FFF001C0000000CE0000000018000000000000001E0000FFFFFFFFE3818003FFFFE3BFFFFFFFBFFFFFF200600000005E0000000030000000000000001F0000FFFFFFFFF184B003FFF8DFFFFFB7FDFFFFFFFE80200000004C0000000030000000000000000F80007FFFFFFFE1AEF003FFFDFFFFC00367FFFFFFFF80000000005000000000600000000000000007C0003";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N42
cyclonev_lcell_comb \vga_module_inst|red_reg~29 (
// Equation(s):
// \vga_module_inst|red_reg~29_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70~portadataout  ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) 
// # ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] ) 
// ) )

	.dataa(gnd),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~29 .extended_lut = "off";
defparam \vga_module_inst|red_reg~29 .lut_mask = 64'h00003333CCCCFFFF;
defparam \vga_module_inst|red_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "0047D9000006CF0000FFFC0000000000018000000001F80007FF8C21980001FFFFFFFFFDFFFFFE000071FF8000080F0000BFF80000000000650000060200380003FFC9FF888007FFFFFFFFBFFFFFFF000038788000103E00001FFC00000000005200000C0300000000BFF0FFAC907FFFFFFFFFBFFFFFFF80000F0C0000207800001FFC00000000005C18000C01000018006FFC1FEEFFFFFFFFFFFFFFFFFFFFC00003FF000183E000000FF80000000000401800000000781F0019FFE3FFFFFFFFFFFFFFFFFFFFFFC40001FFC03FFF8000000FFBFFFC600000000800000003FA1F80003FFF83FFFFFEFFDFFFFFFFFFFFF000007FE001F00000000FF7FFFEDC7800";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "000000000E13F80F80001FFFFFFFFFF1FBEFFFFFFFFFFFFE00003FFE00000000019FF40000000007800007FC0003F807C00007FFFFFFFFE67C3FFFFFFFFFFFFF80000FFF8000000003FFF87FFFF80FC6808C8FF80C3FF807C000001FFFFFFF07E003FFFFFFFFFFFFE00003FFE000000003FFE11C070041FF84DCFFF80037F807F08000B3FFFFFC0FF001FFFFFFFFFFFFF000001FE500000003FFF97F1800D3FC207C5FE0003FF803FE00001F7FFFF847E001FFFFFFFFFFFFF800000FE4000000DFFFF89F8600D188203FFFE001FFFE03FFC000001FFF8803E000BFFFFFFFFFFFFFE00001E0000003FFFFFA9FE001C00005BFDFC001FFFC03FFF0000007FF887F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "F003BFFFEEF7FFFFFFFE00000000000FFFFFFFCFC003C00001FFFF800977F801E7FC0700067181FFE003FFFFEDF3FFFFFFFFC000000000DFFFFFE7F3C01B800C0FFFFC8081FFF800FFFFE0801041ACFFE001FFFFFFB3FFFFFFFFF0003DFE3FFFFF3FC5F8007F400F81FFDE0003FFF800FF93FFFFCFF8733FC001FFFFFD8FFFFFFFFFFF3FFFFFFFFFFF37C3FF807F401F881FFEC003F7F0007FF8FFFFFFF87FFFE001FFFFF907FFFFFFFFFFFFFFFFFFFFFFC7BDFFFEFF58FF99C1EEC0C3FF10007EFE07FFFFFEFFFFF0007FFFFFC7BFFFFFFFFFFFFFFFFFFFFF83FCFFFF7EFFFE00000C0001E600001FE7601FFFFFFFFFF00E7FFFEE4FFFFFFFFFFFFFFFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FF037C7FFFDEFFFF800FFC00180000000F8180001FFFFFFFF0067FFFFE0FBFFFFFFFFFFFFFFFFFFFFC03783FFFEEFFFD7FFDF0E860001400038020003FFFFFFFE2077FFFFC3FFFFFFFFFFFFFFFFFFFFFF807731FFFF8FFFD7FFF817FA8E4140001E02181F1CC33EFF003FFFFF1FEFFFFFFBFFFFFFFFFFFFFF03F590FFFFFFFFD1FCF81FBA800060000F003000000105FF045FFFFFC8FFFFFF00000D77FFFFFFFC07FFBC7FFFFFFFD780001FCAC402E00003F80300000000FE077FFFFFDCFFFFBF020000007FFFFFF00FF81C01FFFFFF87C0001F4AC080E00003F70208000001FC217FFFFFFDFFFF3B000000004FFFFFC01FF00001FFFC1FC7C0001FFAC000E00";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "F007FFFA000000005000B07F7E02412780FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31FFFFFFFFFFFFE00FFFF6000000004800187DBE034137C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFC00FFFFC0000000048000C7B3E0120F3C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFF801FFFEC000000004800067B3E0124DBF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE063FFFD8000000006000013F360124F9F001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFF000000000640000FF360094EDF100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0004007E0000000007400007FBE40927E";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "F8201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFBFBFFFFC000007000003F3EC00076788003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8010000000000000007A00007F3E0000000080007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0082C1E0A4010000807E00007F3E0000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80100000000C00000007F00005F3E00000002330003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FE1FA003F3E000000039C60007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004FF80000003FFF0061FCDF7FBE00000003F8000007FFFFFFFFFFFFFFFFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFF80000000003FFE000000071E477FFBE00000000FD820000FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF800000FFF800000000000078C001FF3E00000003648000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00020000800000000000007EE407FF1E0000000322E0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007EEFFF7F380000000112200000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000100000000000000000007F78007F7800000001901E000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000800000000000000000007FF2003FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFC036000000200000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "7F79FFFF00003A82000012E00000000026FFFFFFFFFFDD87000000000008000000000000000000007FFEE0FF002000210040000C000000000003FF0FFFE08600000000000010000000000000000000007FFEE67FFFFFC070100020730008000000000000000000000000000000C8000000000000000000000FEEBE7FE7E7C770380C0E03C000000000000000000000000000000004000000000000000000000007FFF9FFEF038060100402211000000000000000000000000000000010000000000000000000000003FFFFFFEF0180E070000E2106000000000000000000000000000000C0000000000000000000000380FFE13FF7A3806070000E0101820000";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "0000000000000000000000040000000000000000000000FE007FE03FEFEFFD70D8040E3301F000800000000000000000000000600000000000000000000000007FFFE03FFF8380E010040E02000C00000000000000000000000003000000000000004000000000007FDFFFFFEF83C1E0100C0E3200C180000000000000000000000008000000000000000000000000007FEFF03FEF03C1E0380C0E0000C670180000000000000000000040000100000000000000000000000007F03FEF02C0E010040E0301C26700000000000000000000030000000FFFFC00C08000000000000003F03FFF02C0A010040E0381C020400000000000000000000CFFFFFFFFFC3F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "87C00000000000000001F83FFF82C1E0181E0F0381E0207F0000000000000000033DFFFFFFFFF9FF8F804600000000000000783FFB00C0E0101C0E0381C060387C0000000000000031E1FFFFFFFFFBFF0F00C0000000000000003C3FFB8040E0301C0A0A150060381CF800000000000E1FFFFFFFFFFFEFC00001C0000000000000001C3FEB81C0E0780C0E0180C020583C07E00000000787FFFFFFFFFFFBFC000006C000000000000000003FEBC361F07C1E0B0181E0705C3F071FFE001F80FDFFFFFFFFFE90000000004000000000000000003FFBFFFFFFFFFF0F2FEBE7FFFC7FFF07C000FFFF8FFFFFFFFFF020000000000000000000000000003FF8400000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "0000000000000000000007DFFFDE807FFFFFFFFFE840100000000000000000000000003FF800001181BDFFFFFFFFFFFFFFFC05C37FDD838FFFFFFFE7E000000000000000000000000000003FF8000000137FFFFFFFFFFFFFFFFCC1C7FFDC103FFFFFFFE78000000000000000000000000000003FF8000000B1FFFFFFFFFFFFFFFFFC0FC3FFFA01FFFFFFFF870000400000000000000000000000003FF80000000FBFFFFFFFFFFFFFFFFC01C3FF74807F7FFFE3100000600000000000000000000000003FF800000003FFFFFFFFFFFFFFFFFC1FC7FF09C77FFFFF9C000003402200000000000000000000003FF8000000007FFFFFFFFFFFFFFFF48787FFFFFF7F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFE0C000023800300000000000000000000003FF80000000047FFFFFFFFFFFFFFFC8387FFDF7FFFFFFF0800003F003F80000000000000000000003FF80000000007FFFFFFFFFFFFFFF88787FFBFFFFFFFFFC000007C001800000000000000000000003FF8000000000FFFFFFFFFFFFFFFF88787FFFFFFFFFFFFE0000000001800000000000000000000003FF80000000000C1FFFFFFFFFFFFF49B87FFFFFFFFFFFCC0000000001800000000000000000000003FF80040001FFF007FFFFFFFFFFFF05B83FFFFFFFFFEF840000000001000000000000000000000003FF8000FFFFFFF0003BFFFFFFFFFB16380FFFFFFFFCC398400000000300000000000000003";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "023FD80C0400117FC187FFFFF773FFF3C00000000083F80003FF0C003F0000007C0001FEAC000F000267F800000000FFC103FFFFFDDFFFC0400000000000000003FF020000000000780000FFAC003F0003BB9FB0040001F42347FFFFFFEDFFE0F8000000000000000FFF000000000000780001F7AC01FF0003FFDFE040001FE03F07FFFFFFE2FFF058000000000000000FFF00000000007FF80000F7AC078F8000FFF3BF381FF9A03F0FFFFFFFD7BFF030000000000000001FFF000001FFFFFFF80000F8AC3E6F80067FFFFFFFFFF180BD9FFFFFFFFE9FF800000000000000007FFF002FFFFF4020780000FFAFF1CF80027FFFF9FFFFB3803FFFFFFFFFFEFFFC";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "0000000000000000FFFD00000000003FF80000FFABCF878003FFFFFFFEB843BC7FFFFFFFFFFFFFFF8F80000000000000FFFD000001FFFFE00C0000FF9FCC0FC0101FFFFFFFFF0EECFFFFFFFFFFFFFFFFFFC0000000000003FFFD1F203FFFFF3E040000FE0004BFC0101FFFFFFFFC9E04BFFFFFFFFFFFFFFFFFF800000000000FFFF947913FFFFFC0020000FC74FFFFE01F1FFFFFFFE7FB15FFFFFFFFFFFFFFFFFFFE80000000007FFFF90E15BFFFFFF8020000FFF80007E00FBFFFFFFFE7BFE7FFFFFFFFFFFFFFFFFFFFF200000001FFFFF91184BFFFFFCC010000FFFFFFDC700F86FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE900C37FFFFFF1EA083FFF3C80";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "008000FF740024380FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1100000000000000000F33C00F71D9FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1000000000000004000FB34107B1FCFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE10F000000000041C000F93640390ECFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE37FDC4000000041E000F97E083C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFC37FFC4000000040F000793C241E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFF837FFC40000000407800713E041F81FFFFFFFFFFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF837FFC80000000603C007F3E120F60FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFF827FFCC0000000201E007F3E020FB07FFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFF80000000200F00FB7E0907F03FFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFF80000000200F807F7E0527DC1FFFFFFFFFFC00DFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFC06FFF9000000001003C07F7E0483DE07FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF807FFF3000000001001E07F3E0482FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE43FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N36
cyclonev_lcell_comb \vga_module_inst|red_reg~28 (
// Equation(s):
// \vga_module_inst|red_reg~28_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6~portadataout 
//  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6~portadataout 
//  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~28 .extended_lut = "off";
defparam \vga_module_inst|red_reg~28 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \vga_module_inst|red_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "8000000007FFFFFFFFFFFF80000FFFFFFFFFFF08000C640002FFFF7F7FEDF5FF0000000C0083FFFF800000007FFFFFFFFFFEF800001FFFFFFFFF7F80000C0000000001E3F3BDDE7F0000001925F3FFFF80000001FFFFFFFFFFFF8000005FFFFFFFFFFF9000E8266000000066FCFFBBBE000000400380BFFFE000001FEFFFFFFFFFFE0000003FFFFFFFFFFF90CEEA06620000000EF52BEBCA00000011CB86BFFFE000007FBFFFFFFFFFF00000007FFFFFFFFFFF800E0000000000000DF7DB5376000034381E72FFFFF00000FCFFFFFFFFFFF0000003FFFFFFFFFFFF844C4E200000000065E77F7D3E0000047FE7FFDFFFF8F801E1FFFFFFFFFF00000003FFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "FFFFFF8DFEEE660300000005E9FB6E6C000080FFFFB7FFFFF87001BFFFFFFFFFFC0000001FFFFFFFFFFFFFC000000003000000E3CA6F9FBC000047FCFDFFFDFF3C001E7FFFFFFFFFFC0000003FFFFFFFFFFFFFC0CEE000008239D4EBCCFFFFF80000DFFFFBFFFF7F1E0E7FFFFFFFFFFFFC0000007FFFFFFFFFFFFFC8C6EA662000000003FFF800000000FFBFFFDFF6FE023E7FFFFFFFFFFFFE000000FFFFFFFFFFFFFFC00000040000000C200007FFF8000043FFFF9FF4FC03F1BFFFFFFFFFFFFE000000FFFFFFFFFFFFFFCE8CEF6E0000000007FFFFF0000000FFFFFFFFFF7041E1FFFFFFFFFFFFF00000067FFFFFFFFFFFFFC0004000000000000B64C118F8";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "0007FFFFFFFEFF6000E0FFFFFFFFFFFFF0000007FFFFFFFFFFFFFFD9F8F8F87E000003EF87CB5E700007FFFFFFFFFFC000FC7FFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFFFFFF800003FF87E21090002FFFFFFFFFFF90007FFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFF8003FFFFFFFFFFF70007FFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFF8007FFFFFFFFFFBC8003FFFFFFFFFFFFFC01E001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FEFC37FFFFFAC0007FFFFFFFFFFFF807C003FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF000FFF0007FFFFFB0000FFFFFFFFFFFFC";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "0038007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000BEFDFF8FFFFD80001FDFFFFFFFFFF600F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00138FFFFFFFFFFF218018FFFFFFFFFFF00F000FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF003F07FFFFFFFFF900E800FFFFFFFFFE6407001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003A07FFFFFFFFFB01FC07FFFFFFFFFFE40FC01FFFFFFFFFFFFFFFFBFFFFDF0007FFFFFFFFFFFFFE00300FFFFFFFFFFE01FFE7FFFFFFFFFFF80F001FFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFE003003FFFFFFFFFF80FFC9FFFFFFFFFFF9FF001FFFFBFFFFFFFFFFFBFFFFFFFB0";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFF3FFF407FFFFFFFF00034FFFFEFFFF30000000002000000000600000000000000003E0001FFFFFFFE3FEF107FFFFFFFF80003FFFFA7BFE72400000001000000000E00000000040000003F0001FFFFFFFE3FAF00FFFFFFFFFC006FFFC38007CF6000000001000000001C0000000003C000000F8000FFFFFFFE7F1E01FDFFFFFFFFFFFFFF000A018EC000000000800000001800000000007C03000FC0007FFFFFFCFFF0807F7FFFFFFFFFFFF6DA00873CD300000000400000003800000000001F819007F0003FFFFFFFFFF8013FFFFFFFFFFFFFFFF7001DF9A0000000002000000070000000000603FC6003F8001FFFFFE5FEF81FBFFFFFFFFFFFFFFFFE";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "D8E6F3000000000000000000F000000000047EFFBC01FC001FFFFFC4FFFB19FFFFFFFFFFFFFFFE7FF1FE80000020000010000001E00000000000001FFE89FE000FFFFFCEFFFB83FFFFFFFFFFFFFFF87FF3F8F00004E800000C000001C00000000001CBF3FFF0FF8007FFFFDDFFFF03DFF9FFFFFFFFFFF8FFFFFC3E000F830000040000038000000007FFFFFFDFFFFFE003FFFFBFFFEF07C7F807FFFFFFFFFC3FFF7F487803A0000001000007800000007FFFFFFFF7FFFFF003FFFE7FFFFE2D0DFF017FFFFFFFFE01FFBF101043E000000000000F000000007FFFFFFFF7FFFFF801FFFCFFFFFFC68FFFE007FFFFCD5FD8798C00200CE000000080001E00000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "7FFFFFFFB7FFFFEE00FFF9FFFFFFF9EF1FFD837FF81FFFF80340007002C000000040003C0000000007B03FFF97F9FFEF807FFBFFFFFFDFFF5EFFF204E0FFFFFC030111FF2000000000400070000000000FF0FFFF9FF83FFFE0FFF7FFFFFFFFFFFDFFFF800FF9FFFF8003DFFF80000000002000E0000000004BE1FFFFDFF8E7FFFC5FEFFFFFFFFFFFF4FFFFFF7FF1FFFFECFFFFFF00000000003001C0000000000FC3FFFFDFF0F8FFFFBFFFFFFFFD3FFFD5FFFFFFFFC1FFFFFFFFFFF00000000010100380000000008F03FFFFCFF0FD9FFFFFDFFFFFFD45FFDDF7FFFFFF80FFFFFFFF7C000000000000180200000000009E07FFFF0FF4AFB7FFFFBFFFFFFC297F";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FDFFFFFFFF81F7FFF80200000000000000080000000000009F0FFFFF0FFC5FFE3FFF7FFFFFFB6F3FFFFDF9FFFF81FFFFE000000000000000B2060000000000018F1FFFFF0FEC6DF88FFE7FFFFFFF003FFFFFFFFFFFC3FFFF0000000000000001FF07000000007213BF3FFFFF2FEE3FFFD8FEBFFFFFF00026F6FFBFFFFFE3FFFC80000000000000003E03000000003C81BFBFFFFFBFFE3F3F9F1DFFFFFFFE000092FEFD7FDFFFFFF8000000000017D8800E01800000000F00BF780004A1DFFFFBF9F27FFFFFFE00004B7FFFFFFFDFFFF000000000003FF88041808000019000118E000600003FF3FBFAFEFFFFFFFF0000276DFFBFFE47FFE00000000006FFEE20";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "7FFFFFFFFFFFFFE000001FFFFFF7FFFE0FFC0FFFFFFFFFFF81F013FFE1E3FFFFFFFFFFBFFFFF00007FFFFFFFFFFFFFE000003FFFFFE87FFECFFC03FFFFFFFFFFC7E047FE009BFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFC00001FFFFFFFC0FFF47FC07FFFFFFFFFFDC60378000003FFFFFFFFF7F8007FFF87FFFFFFFFFFFFFC00001F77FFFFFA7FF83FE0FFFFFFFFFFFB0001C0000001FFFFFFFFF7801FFFF007FFFFFFFFFFFFFC00000FD8C1BFFE95FD3FFA3FFFFFFFFFFC000405800001FFFFFFFFF40001FFFF07FFFFFFFFFFFFFC00000ED9F9FFFFDAFF9FFC7FFFFFFFFFFE0000140000007FFFFFFFF7FC00000107FFFFFFFFFFFFFC000003FFFFFFFFFFB";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "F8FFCFFFFFFFFFFF80000C000000007FFFFFFF7FFE0000207FFFFFFFFFFFFF8000003FF83FFFFFEEF83FFFFFFFFFFFFE00001D300000001FFFFFFFFFFFFF000003FFFFFFFFFFFF800000FE0000FFFFF7FCFFFFFFFFFFFFFE0000FFE0660003FFFFFFFEFFFF03EC20203DC2FFFFFFFF801000F8000FF7FFFFF81FFFFFFFFFFFFC00019FFEFFE0007FFFFFFE000007FFF80000000081FFFF806401E000601FFFFFFC3BFFFFFFFFFF700004FFFFFFFF203FFFFFFFFFEFFE000C000E0000101FFF001867C0010007FFFFFC01FFFFFFFFFD000017FFFFFFFFFC0FFFFFFF007FC0000800D00000000000007F8380060001FFFF3C08FFFFFFFFFD00347F15FFFFFFDE83";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFE00000000000000000000F80000FFF10544C0007FFFFE00FFFFFFFFF00018FF7FFFFFC0DFC0FFFFFE00000000000418000000F8CC00FFFF0D8890007FFFFE01FFFFFFFFF00680C7FFFFFFFC6FF0EFFFFE0E007FFF806018000000F20C07FFFBCF0AC0003FFFFF007FFFFFFFD00FE003F80003FFFFF9EFFFFFBE1D8006001138000000E80801FFF8CFCAE0003FFFFF00F7FFFFFFB06FC01C0001FE07FFFFFFFFFFBCC2000FC05510000000ECC807FFF8CFE900003FFFF360FC7FFFFFE3FFC078000400C7FFFFDFFFFFC6E1800E4C3238000000D04003FFF0E7E800003FFFF77B907FFFFFFFFEC03000100037F7FFFFFFFF9E004003F87610000000C00000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFD9F3F400007FFFFEFFF027FFFFFFFE00200340000FFFFFDFFFFE7DF00F900164000000006180007F8FFCFA0000FCFC7FFFF003FFFFFC0400080688000FFFFBFFFFFFF00000000C60000000000000003FFFFF0D0001FEF0FFFF8007FFFFFC0000060CA000079FC19FFFFFC00407F18072000000004080007FFFFFC0600E4201FFFFF005FFFFF00003C1054900078FC007FFFF000600FFFFFA0000000040D8001FFDFFFE3FDCB007FFFFFC01FFFFFE00026EC125000267C003FFFE000000003C6200000000040A000FF87FFDE500801FFFFFFE29FFFFF60000BFE11A00064F9183FFFC0000000003E100000000230A0007FE3C01D000007FFFFFFEB9FFFFFE00";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "0FB0C000041FC001BE003FC3C43FFF2F3F3DFFFFFFE2000031ADFFFFFFCFFFC0000000003FFFFFFC0FF04001FFFFE803FDF80008B03DFF5D4D5BFFFFFFF80001C3FEFFFFFFEFFF800000003FFFFFFFFF07F8401FFFFFFFF1EDFFC000603FCFF0F5FEFFFFFFFC00003FF9FEFFEFFFFE000000007FFFFFFFFF0FBEE2FFFFFFFF001BFFC0FFC07F7BEDEFFBFFFFFFFF000003FCFFFFF7FFFFC4000007FFFFFFFFFCBF3F2FFFFFFFFFF7D3FFE3FDC779BEDE7EEFFFFFD9FF800010FFFFBFFFEFFF8800000FFFFFFFFFFFFFFC2FFFFFFFFFFE43FFFFFC3F7B7DBABB9DFFFFFCFE800007BFC1FFFFFFFFE000007FFFFFFFFFFFB1FE9FFFFFFFFFFC67FFFFBF7FFF5FAB";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "EFEFFFFFFFFFE0001FFFE059FFFFFFC00003FFFFFFFFFFFF807F97FFFFFFFFFD07FFFF7FBEFFB7F3575FFFFFF7FFE2007FFFFC00FFFFFFA0000BBFFFFFFFFFFFFE7FC7FFFFFFFFF787FFFFEFBFFF79FDF91FFFFFFBFFF103FE07FC18FFFFFFF0000A3FFFFFFFFFFFF707C7FFFFFFFFF587FFFF3FFDF7FF67767FFFFFBFFFF903FE01FE187FFFF34000027FFFFFFFFFFFE17FFFFFFFFFF5EF81FFFF3FBDFF3FD7BEFFFFFB55FFFCDDFE003F3FFFFFF80000007FFFFFFFFFFFB18FFBFFFFFFF6D707FFFFFFFBFFEEEEECFFFFFFFFFFFF6FFF001FFF9FFFFE00007FFFFFFFFFFFFFE133FBFFFFFFF3DC7FFFFFFFFBCDF77BFCFFFFBF13BFFF7E3F8001FF3FFFFF00";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "01FFFFFFFFFFFFFF8333BBFFFFFDF9C298DFFF7FFBDBFCEFDC7FFF7963FFFFFC3FF001F93FFFFFC001FFFFF03FFFFFFFC07FFDFFFFFDFC1E07FFFFFFF7FEFF2F707FFFEC077FFFC0BFFF8FC07FFFFFE000FFFFF80FFFFFFFF806FDFFFFFFFE0080FFFFFFF7FBBDD5F87FF81012BFFF803FFFFFE07FFFFFE0000FFFF807FFFFFFF8067FFFFFFFFF0332FFFFFFF79BEDEFB1FF8021013FFF0003FFFF61FFFFFFF000FFFFFC01FFFFFFFC027EFFFFFFFF8387FFFF3FEFF7BA9EA47FA001A00FFF00007FFFF80FFFFFF03FFFFFFC003FFFFFFC235EFFFFFFFFE1DFFFFFFFEFFDFFBDE1FFE000001BFF00003FFC0007FFFFFC3FFFFFFC000FFFFFFF23BE1F5FFFE010";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "1FFFFFFFEFE77BABE3F34000404FFF000001FF8007FFFFFC1FFFFFFC0007FFFFFF417EFFFFFFE0001FFFFFFFFE7FB357CC8F8000108FFF0000004E0003FFFFF01FFFFFFC0007FFFFFFF37EFFFFF000000EFFFFFFDFCE757D408C800031CFFF000000000003FFFFF01FFFFFFC0003FFFFFFF77F7E000000000E1CFFFFFFF7FA6A8000000021C7FF800000000007FFFFFC7FFFFFF40003FFFFFFFFFF7FFFFFFFFE0619FFFFBFDEE6AF808000000007FFC00000000003FFFFFF7FFFFFFC0003FFFFFFFFFF7FFFFFFFFE02103FFFBDFF6D7D808600000007FFFF0000000003FFFFFFFFFFFFF00003FFFFFFFFFF00000000003FFFFFFFFF9DE8F4000700000043BFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N18
cyclonev_lcell_comb \vga_module_inst|red_reg~27 (
// Equation(s):
// \vga_module_inst|red_reg~27_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & \framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~27 .extended_lut = "off";
defparam \vga_module_inst|red_reg~27 .lut_mask = 64'h0047CC473347FF47;
defparam \vga_module_inst|red_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N48
cyclonev_lcell_comb \vga_module_inst|red_reg~30 (
// Equation(s):
// \vga_module_inst|red_reg~30_combout  = ( \vga_module_inst|red_reg~28_combout  & ( \vga_module_inst|red_reg~27_combout  & ( (!\vga_module_inst|red_reg~2_combout  & (((\vga_module_inst|red_reg~1_combout )))) # (\vga_module_inst|red_reg~2_combout  & 
// ((!\vga_module_inst|red_reg~1_combout ) # ((\vga_module_inst|red_reg~29_combout  & \vga_module_inst|red_reg~5_combout )))) ) ) ) # ( !\vga_module_inst|red_reg~28_combout  & ( \vga_module_inst|red_reg~27_combout  & ( (\vga_module_inst|red_reg~1_combout  & 
// ((!\vga_module_inst|red_reg~2_combout ) # ((\vga_module_inst|red_reg~29_combout  & \vga_module_inst|red_reg~5_combout )))) ) ) ) # ( \vga_module_inst|red_reg~28_combout  & ( !\vga_module_inst|red_reg~27_combout  & ( (\vga_module_inst|red_reg~2_combout  & 
// ((!\vga_module_inst|red_reg~1_combout ) # ((\vga_module_inst|red_reg~29_combout  & \vga_module_inst|red_reg~5_combout )))) ) ) ) # ( !\vga_module_inst|red_reg~28_combout  & ( !\vga_module_inst|red_reg~27_combout  & ( (\vga_module_inst|red_reg~2_combout  & 
// (\vga_module_inst|red_reg~29_combout  & (\vga_module_inst|red_reg~1_combout  & \vga_module_inst|red_reg~5_combout ))) ) ) )

	.dataa(!\vga_module_inst|red_reg~2_combout ),
	.datab(!\vga_module_inst|red_reg~29_combout ),
	.datac(!\vga_module_inst|red_reg~1_combout ),
	.datad(!\vga_module_inst|red_reg~5_combout ),
	.datae(!\vga_module_inst|red_reg~28_combout ),
	.dataf(!\vga_module_inst|red_reg~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~30 .extended_lut = "off";
defparam \vga_module_inst|red_reg~30 .lut_mask = 64'h000150510A0B5A5B;
defparam \vga_module_inst|red_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N10
dffeas \vga_module_inst|red_reg[6] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[6] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode615w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00003FFFFFFFFFFE7FFFC03FFBC0001000020000001DFFFFCE52000000000000000000000000000000003FFFFFFFFFFC7FFFFFFFFFC00022322400000007FFFE3C01000000000000000000000000000000003FFFFFFFFFFE7FFFFFFFFFC00003020100000003FFFFC006010000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF808402000400000000FFFFFC03000000000000000000000000000000001FFFFFFFFFF87FFFFFFFFF8040200010000026007FFFEF00004000000000000000000000000000001FFFFFFFFFF87FFFFFFFFF8080444462000003017FFFF8403E0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF008044";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "0010000000001FFFE0001FA600000000000000000000000000000FFFFFFFFFF8FFFFFFFFFF00080C88A0000008001DFF800003FF00000000000000000000000000000FFFFFFFFFF8FFFFFFFFFE00800000E0000004000EFC000003E700000000000000000000000000000FFFFFFFFFF9FFFFFFFFFE00009889800000400006FC000001E7800000000000000000000000000007FFFFFFFBF1FFFFFFFFFE00000801000004AA000322000000C0000000000000000000000000000007FFFFFFF9E0FFFFFFFFFC001111130000000000009000000000600000000000000000000000000007FFFFFFFC207FFFFFFFFC02008003000040EC400081C0000000C0000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "0000000000000000000007FFFFFFFE017FFFFFFFFC040310238000869C000003C0000006C00000000000000000000000000003FFFFFFFFE1FFFFFFFFF80000100F800013F880003F4000003F800000000000000000000000000003FFFFFFFFFF7FFFFFFFF8044222078007EFED40007FC000001F800000000000000000000000000001FFFFFFFFFC7FFFFFFFF80402004E007FDEFEC000FFFC00009E000000000000000000000000000001FFFFFFFFFC7FFFFFFFF00844605B805FFE5FF000FFFF800007F00000000000000000000000000001FFFFFFFFFE7FFFFFFFF00000401E001FFFFFE400FFFFC003FFF80000000000000000000000000001FFFFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFF01884441C0CBFFFBFB000FFFFFE007FF80000000000000000000000000001FFFFFFFFFFFFFFFFFFE0000C8833707FFFEF7000FFFFFFB1FFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFE0318880BF737FFFCE3000FFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFFC00001917FFFFFFFDE38007FFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFC02119107F7FFFFFFFF8003FFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFFC00012027F79FFFFFFF80000FFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFF80621303FFF8FFFFFFBC4000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFE00000000001F003F0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000013003FC000000000000000000000000000000007FFFFFFE007FFFFFFFFFFFFFFFFFFE000000000000B803F800000000000000000000000000000000FFFFF800007FFFFFFFFFFFFFFFFFFE0880000000007C01F000000000000000000000000000000000FFFE0000007FFFFFFFFFFFFFFFFFFF0273E40000002C005C00000000000000000000000000000000FFFFE000007FFFFFFFFFFFFFFFFFFF12606000000006003800000000000000000000000000000000FFFFFFFFE07FFFFFFFFFFFFFFFFFFFC00000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "07003000000000000000000000000000000000FFFFFFFFF07FFFFFFFFFFFFFFFFFFFC007C000000007C00000000000000000000000000000000000FFFFFFFFF07FFFFFFFFFFFFFFFFFFF01FFFF00000003000000000000000000000000000000000001FFFFFFFFF07FFFFFFFFFFFFFFFEFFF07FFF008000007E00000000000000000000000000000000001FFFFF800007FFFFFFF7FFFFFFF9BFE1FFF8000000003C4000000000000000000000000000000000000100000007FF1FFFFEFFFFFFFE7983FFE0000000003FE000000000000000000000000000000000000000000007F2FFFFFFFFFFFFF807C7FF800000000C3F70000000000000000EA0000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000007FFFFFFFFF07FFFF000EFFF80000000001FF000000000000000080000000000000000000000000007BFFFFFFFF0733FF0000FFF1E000000001FE0000000000000000000000000000000000000000007F9FFFFFFFFF0DF3F800003FF1F000000000FF800000000000000007FFFC00000000000000027FF9FF8FFFFFFFFF17F7FE00003FF1F000000000FF0800000000000003FFFE01F80000000000003FFFF03F8BFFFFFFFF1337F800003FF0E00000000C9F0380000000000007FFF80038000000000001FFFFF0338DFFFFFFFF2FBFFC00001FF00000000008846F8000000000000FFFE00008080000000001FFFFFC0789FFFFFFFF3FFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000FF80000000001000FD800000000001FFF8000000000000000020FF06FFF9BFFFFFFFF9E7FFF800003FC0000000000000FFC000000000007FF00000000000000000FFFFFFFFF9FFFFFFFFFFFFFFFC00000FE0000000000007FF8000000000001FF1E000060000000003FFFFFFFFF8FFFFFFFFFBFFFFF8000003F8000000000000FFA000000000000FE3E00007000000000FFFFFFFFFF87FFFFFFFFBFFFFFE0000001C0000000000003FE0000000001803E1E0001F800000001FFFFFFFFFF9FFFFFFFFFFBFFFFF000000000000000000001D60000000000401E040001F000000003FFFFFFFFFC1EFFFFFFFFDFFFFFF8000000000000000000014600000000";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode605w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "7FFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFF80020200FFFFFFF3FF7C00007FFFFFFF8000000000000000000000000000007FFFFFFFFFFFFFFFFF0C422000FFFFFFE6DA0C00007FFFFFFE0000000000000000000000000000007FFFFFFFFFFFFFFFFF00004441FFFFFFBFFC7F40001FFFFFE01000000000000000000000000000007FFFFFFFFFFFFFFFFF08C40405FFFFFFEE347940001FFFFF804000000000000000000000000000007FFFFFFFFFFFFFFFFE08048C89FFFFCBC7E18D00000FFFFF030000000000000000000000000000007FFFFFFFFFFFFFFFFE188080C1FFFFFB80180020000707FE1E000000000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "0000007FFFFFFFFFFFFFFFFE10009193FFFF7F0000480000078FFE400000000000000000000000000000003FFFFFFFFFFFFFFFFC31900003FFFFB80302000200C3FFE1800000000000000000000000000000003FFFFFFFFFFFFFFFFC30000007FFFF200004000080E1F180000000000000000000000000000000003FFFFFFFFFFFFFFFFC0007FFFFFFFF004000200901FDC180000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC0000600B03FC0E40000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000008FBE1E00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFF800000001009FFF1F00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFF0380000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000006FFF8000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000008FFF8000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000437FFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF80103C80000053FFF800000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF000FFF8000004FFFF0000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF4102007000027FFFE020000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFEC700000000000DE7FE70000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0F80000000006FF17FF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFC5F80000000004FE03F80000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFCFF00000000001FE00180000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFCFFC00000000007F00360000000000000000000000000000000007FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode625w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFC000000000000000000000000000000000000001FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000001000000000007FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000003FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000001FFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000FFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000003FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000600000000000000000000000000000003FFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007F8000000000000000000000000000000FFFFF87FFFFFFFFFFFFFFFCFFFFFFFFFFFFF800000000000FE800000000000000000000000000000FFFFF0FFFFFFFFFFFFFFFFCFFFFFFFFFFFFF0000000000001FF8000032A0000000000000000000007FFFE1FFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFCFFFFFFFFFFFFE000000000000027C8007E000000000000000000000003FFFC3FFFFFFFFFFFFFFFFCFFFFFFFFFFFFC000000000000000DFB1F0000000000000000000000003FFF8FFFFFFFFFFFFFFFFFCFFFFFFFFFFFF800000000000000007FF00000000000000000000000001FFF1FFFFFFFFFFFFFFFFF8FFF1FFFFFFFF0000000000000000000800000000000000000000000000FFE3FFFFFFFFFFFFFFFFF8FFF07FFFFFFE0000002C00000000000000000000000000000000000000FFC7FFFFFFFFF7FFFFFFF9FFF007FFFFFE0000002BA00000000000000000000000000000000000007FDFFFFFFFFFF7FFFFFFF9FFB400FFFFFC0000003D680";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "000000000000000000000000000000000007FFFFFFFFFFFF7FFFFFFF9FF38001FFFF8000000490C0000000000000000000000000000000000001FFFFFFFFFFFE7FFFFFFF9FF380007FFF80000000FFC0000000000000000000000000000000000000FFFFFFFFFFFC7FFFFFFF9FF1C00007FF4000000FFFD9090000000000000000000000000000000000FFFFFFFFFFFE7FFFFFFF1FE1C00000FE00000001FFFF6D00000000000000000000000000000000007FFFFFFFFFFF7FFFFFFB1FE00000000D80000001FFFFB480000000000000000000000000000000007FFFFFFFFFFE7FFFF9FFFFC00000010100000000FFFFD8920000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N45
cyclonev_lcell_comb \vga_module_inst|red_reg~31 (
// Equation(s):
// \vga_module_inst|red_reg~31_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39~portadataout  & !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) ) ) ) # ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~31 .extended_lut = "off";
defparam \vga_module_inst|red_reg~31 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \vga_module_inst|red_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "0000000000000001FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFCFFFFFEFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFE7FF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001000000000000000000000001FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001900000000000000000000001FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000010000CD00010910000000000000001FFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000040006E400003BA0000000000000001FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000031163200007300000000000000001";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000359E0200003340800000000000003FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000014840000006260000000000000003FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000096600000006448000000000000003FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001C400000004000000000000000003FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000720000000000000000000000000003FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000200000000000000000000000000003FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N27
cyclonev_lcell_comb \vga_module_inst|red_reg~33 (
// Equation(s):
// \vga_module_inst|red_reg~33_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a79 ) ) ) # ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a79 ) ) )

	.dataa(gnd),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a79 ),
	.datae(gnd),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~33 .extended_lut = "off";
defparam \vga_module_inst|red_reg~33 .lut_mask = 64'h00330033CCFFCCFF;
defparam \vga_module_inst|red_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF01FF801FC00010028F27FBF1FCFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF80001FC0007C7F1FEFFBF1FDFFF000000000000000000000000000FFFFFFFFFFFFFFBFFFFFFFFFFF80200000007C3E1FEFF3F1FDFF3E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF80100FC000FC3E1FC7F3F1FFFF3F8000000000000000000000003FFFFEFFFFFFFFFFFFFFFFFFFFFFFFF80FC000FD3F1FEFFBF1FCFE3F980000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FC000FD3F5FEFFBF1FC7E3FDF8000000000000000000003FFFFFFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFE07C0007D3E1FE7E1F0FC7E1FDF80000000000000000000C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87C004FF3F1FEFE3F1FC7E3F9FC780000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3C0047FBF1FCFE3F1FDFEFF9FC7E300000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3C0047E3F1F87F3F1FE7F3FDFA7C3F800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0043C1E0F83E1F0FE7E1F8FA3C0F8E00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0040000000000F0D0141800038000F83FFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007BFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFF83FFF21FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFA3FFF23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFF3E3FFF23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFF03FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFF787FFFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFF7C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFF787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFF787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFF647FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFA47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFE9C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FDC00000000000003E780000088C000000000000000000000000FFFFFFFFFFFF83FFFE0113FFF0FFFD980000000000003EFC00000220000000000000000000000000FFFFFFFFFFFF87FFFF0013FFC0FFFC4460000000000BDCB800000012000000000000000000000000FFFFFFFFFFFF87FFFE0813FE00FFFC0020000000001FC0F80000001D000000000000000000000000FFFFFFFFFF8007FFFF0813F8707FFF000C400000065FC0F000000028400000000000000000000000FFFFFE00000007FFFF0713C1907FF980000000000E7F426000000001600000000000000000000000FFD00000BFDF87FFFF00100E307FFD80000600004C7FC000000000010000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000FFFFFFFFFFC007FFFF001030787FFC0000000147BC43800000000000000000000000000000000000FFFFFE00001FF3FFFF000003F03FEFE000000000F113000000000000000000000000000000000000E0C000000001FBFFFF000000003FEFE00000000361FB400000000000000000000000000000000000B800000000007DFFFF000000001FE0E00000001804EA000000000000000000000000000000000000F000000000007DFFFF0007FFF81FF040000000184018000000000000000000000000000000000000E000000000007EFFFF000000200FF079000000000080000000000000000000000000000000000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "7F7FFF0000000007F0020000000000000000000000000000000000000000000000000000000000007FFFFF0C0000000260000000000000000400000000000000000000000000000000000000000000007FBFFF040000000030000000018000000000000000000000000000000000000000000000000000003E3FFF060000000130000000000000004000000000000000000000000000000000000000000000003E1FFF060000000000000000000000000000000000000000000000000000000000000000000000003F0FFF860000000000000000000000000000000000000000000000000000000000000000000000003F87FF8E000000000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "0000000000000000000000000000000000000000000000001FC3FF800000000000001800000000000000000000000000000000000000000000000000000000005FE1FF8000000000000000000000008C0000000000000000000000000000000000000000000000005FF0FF040000000000000000000007F80000000000000000000000000000000000000000000000005FF07F8000000020000000000003FF200000000000000000000000000000000000000000000000006FFC3F800000002000000000000040000000000000000000000000000000000000000000000000006FFE1F8000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000002FFF4F8000000000000000000000000000000000000000000000000000000000000000000000000037FFE78200000000000000000000000000000000000000000000000000000000000000000000000037FFF38400000000000000000000000000000000000000000000000000000000000000000000000037FFF9840000000000000000000000000000000000000000000000000000000000000000000000001FFFFEC00000000000000000000000000000000000000000000000000000000000000000000000001BFFFF000000000000000000000000000000000000000000000000000000000000000000000000000BFFFF8000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000005FFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFF800000000000000000000000000000000000000000000000000000000000000000000000000005FFC00000000000000000000000000000000000000000000000000000000000000000000000FF800000800000000000000000000000000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "0000000000000000000000001FFFFFFF801B8800000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFF803FFE00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF801BF800000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF8000008000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF8007FF8000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF8001FFC00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "80000000FFFFC57DFFFFED00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000198000003F8FEFFFFFFC00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00041800018388FC7F3F1FC0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF800000000FC7F9FEFFBFDFEE00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFC00000000FE7F1F8FFFF1FEF80000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC7F001EC0005C7F9F8FFFF1FEFE000000";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_vga~q ),
	.clk1(gnd),
	.ena0(\framebuffer|ram1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\framebuffer|Add0~41_sumout ,\framebuffer|Add0~37_sumout ,\framebuffer|Add0~33_sumout ,\framebuffer|Add0~29_sumout ,\framebuffer|Add0~25_sumout ,\framebuffer|Add0~21_sumout ,\framebuffer|Add0~17_sumout ,\coluna_sel[5]~7_combout ,\coluna_sel[4]~6_combout ,
\coluna_sel[3]~5_combout ,\coluna_sel[2]~4_combout ,\coluna_sel[1]~3_combout ,\coluna_sel[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../memoria_davi.mif";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "matriz:framebuffer|ram_nova:ram1|altsyncram:altsyncram_component|altsyncram_u4r1:auto_generated|ALTSYNCRAM";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "003806000001F000000003FFFFFFFFFFBE7FFFFFFFFFFFFFF8000000000000000000000200000000000E00000007F000000007FFFFFFFFFF9EFFFFFFFFFFFFFFFC00000000000000000000400000000000078000000FC000000003FFFFFFFFFFAFFFFFFFFFFFFFFFFF4000000000000000000040000000000000F000001F8000000003FFFFFFFFFFA3FFFFFFFFFFFFE7FF90000000000000000000000000000000000000007C0000000007FFFFFFFFFFBFFFFFFFFFFFFFE0FFE600000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE07FFFC000000000010020000000000000000000000000000000000FFFFFFFFFFF";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFF07FFFE0000000000E0410000000000000000000000000000000000FFFFFFFFFF87FFFFFFFFFFFFFF83FFFF8000000001983C00000000000000000000000000000000007800007F0007FFFFFFFF3FFFFF83FFFFFE0000000F81FFC0000000000000000000000000000000000FFF8FFFE007FFFFFFFFFFFFFF80F7FFF4C000003F00FFE0000000000000000000000000000000000FFFFFF3C03DFFFFFFFFFFFFFFC01FFFFE0800007B81FFE0000000000000000000000000000000001FFFFFF3E77DFFFFFFFFFFFFFFC003FFFFFE00077FC1FFF4000000000000000000000000000000001FFFFFE3FFFFFFFFFFFFFFFFFFC000FFFFFF8007780";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "0FFC4000110800000000000000000000000001FFFFFC3FFFFFFFFFFFF7FFFFFE0003F8FFF98E7E001FFC0000120C00000000000000000000000019FFFFE47FFFFFFFFFFF7FFFFFFF00001F7FEFBE53001FFE0000004C0000000000000000000000003BFFFF80FFFFFFFFFFFFFFFFFFFF0000000030078CC03FFE000002700000000000000000000000003FFFFF80FFFFF7FFFF3FFFFFFFFF80000000000780001FFE000006F80000000000000000000000007FFFFF00FFFFE63FFF3F3FFFFFFF80000000000100000FFF800000384000000000000000000000007FFFFF81FFFFFFFFFFFFFFFFFFFFE0000000000000000FF1800011B000000000000000000000";
defparam \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "0000FFFFFFE1FFFE7FFFFFFFFFFFFFFFF0000000000000000FF9800001F0400000000000000000000000FFFFFFF1FFFE8003FF179FFFFBFFFC000000000000001DF8800003C0000000000000000000000000FFFFFFFFFFFE80007E0017FFFBFFFE000000000000000FFC00000E01000000000000000000000000E7FFFFFFFFFE80307E0417FFF9FFFF000000000000000FBA00000370000000000000000000000000C7FFFFFFFFFE87FFFE0313FFF1FFFFC00000000000001F8800000230000000000000000000000000FFFFFFFFFFFF83FFFE0B13FFF1FFFFC00000000000003DE800000020000000000000000000000000FFFFFFFFFFFF83FFFE0013FFF1FF";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N12
cyclonev_lcell_comb \vga_module_inst|red_reg~32 (
// Equation(s):
// \vga_module_inst|red_reg~32_combout  = ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) ) ) ) # ( 
// \framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23~portadataout  & !\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) ) ) )

	.dataa(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(!\framebuffer|ram1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\framebuffer|ram1|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~32 .extended_lut = "off";
defparam \vga_module_inst|red_reg~32 .lut_mask = 64'h470047CC473347FF;
defparam \vga_module_inst|red_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N54
cyclonev_lcell_comb \vga_module_inst|red_reg~34 (
// Equation(s):
// \vga_module_inst|red_reg~34_combout  = ( \vga_module_inst|red_reg~5_combout  & ( \vga_module_inst|red_reg~32_combout  & ( (!\vga_module_inst|red_reg~1_combout  & (((\vga_module_inst|red_reg~2_combout )))) # (\vga_module_inst|red_reg~1_combout  & 
// ((!\vga_module_inst|red_reg~2_combout  & (\vga_module_inst|red_reg~31_combout )) # (\vga_module_inst|red_reg~2_combout  & ((\vga_module_inst|red_reg~33_combout ))))) ) ) ) # ( !\vga_module_inst|red_reg~5_combout  & ( \vga_module_inst|red_reg~32_combout  & 
// ( (!\vga_module_inst|red_reg~1_combout  & ((\vga_module_inst|red_reg~2_combout ))) # (\vga_module_inst|red_reg~1_combout  & (\vga_module_inst|red_reg~31_combout  & !\vga_module_inst|red_reg~2_combout )) ) ) ) # ( \vga_module_inst|red_reg~5_combout  & ( 
// !\vga_module_inst|red_reg~32_combout  & ( (\vga_module_inst|red_reg~1_combout  & ((!\vga_module_inst|red_reg~2_combout  & (\vga_module_inst|red_reg~31_combout )) # (\vga_module_inst|red_reg~2_combout  & ((\vga_module_inst|red_reg~33_combout ))))) ) ) ) # 
// ( !\vga_module_inst|red_reg~5_combout  & ( !\vga_module_inst|red_reg~32_combout  & ( (\vga_module_inst|red_reg~1_combout  & (\vga_module_inst|red_reg~31_combout  & !\vga_module_inst|red_reg~2_combout )) ) ) )

	.dataa(!\vga_module_inst|red_reg~1_combout ),
	.datab(!\vga_module_inst|red_reg~31_combout ),
	.datac(!\vga_module_inst|red_reg~2_combout ),
	.datad(!\vga_module_inst|red_reg~33_combout ),
	.datae(!\vga_module_inst|red_reg~5_combout ),
	.dataf(!\vga_module_inst|red_reg~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~34 .extended_lut = "off";
defparam \vga_module_inst|red_reg~34 .lut_mask = 64'h101010151A1A1A1F;
defparam \vga_module_inst|red_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N55
dffeas \vga_module_inst|red_reg[7] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[7] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N47
dffeas \vga_module_inst|green_reg[0] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[0] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y68_N17
dffeas \vga_module_inst|green_reg[1] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[1] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N32
dffeas \vga_module_inst|green_reg[2] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[2] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y68_N22
dffeas \vga_module_inst|green_reg[3] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[3] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N16
dffeas \vga_module_inst|green_reg[4] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[4] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N46
dffeas \vga_module_inst|green_reg[5] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[5] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N7
dffeas \vga_module_inst|green_reg[6] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[6] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N53
dffeas \vga_module_inst|green_reg[7] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[7] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y68_N34
dffeas \vga_module_inst|blue_reg[0] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[0] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y68_N46
dffeas \vga_module_inst|blue_reg[1] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[1] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N41
dffeas \vga_module_inst|blue_reg[2] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[2] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N22
dffeas \vga_module_inst|blue_reg[3] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[3] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y68_N32
dffeas \vga_module_inst|blue_reg[4] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[4] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N40
dffeas \vga_module_inst|blue_reg[5] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[5] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N4
dffeas \vga_module_inst|blue_reg[6] (
	.clk(!\clock_vga~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[6] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N33
cyclonev_lcell_comb \vga_module_inst|blue_reg[7]~feeder (
// Equation(s):
// \vga_module_inst|blue_reg[7]~feeder_combout  = \vga_module_inst|red_reg~34_combout 

	.dataa(!\vga_module_inst|red_reg~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|blue_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|blue_reg[7]~feeder .extended_lut = "off";
defparam \vga_module_inst|blue_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \vga_module_inst|blue_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N34
dffeas \vga_module_inst|blue_reg[7] (
	.clk(!\clock_vga~q ),
	.d(\vga_module_inst|blue_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[7] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N0
cyclonev_lcell_comb \vga_module_inst|blank (
// Equation(s):
// \vga_module_inst|blank~combout  = ( \vga_module_inst|hysnc_reg~q  & ( \vga_module_inst|vsync_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|vsync_reg~q ),
	.datad(gnd),
	.datae(!\vga_module_inst|hysnc_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|blank .extended_lut = "off";
defparam \vga_module_inst|blank .lut_mask = 64'h00000F0F00000F0F;
defparam \vga_module_inst|blank .shared_arith = "off";
// synopsys translate_on

endmodule
