/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-5.10" *)
module adder(a, b, y);
  (* src = "dut.sv:2.17-2.18" *)
  input [7:0] a;
  wire [7:0] a;
  (* src = "dut.sv:2.32-2.33" *)
  input [7:0] b;
  wire [7:0] b;
  (* src = "dut.sv:2.48-2.49" *)
  output [7:0] y;
  wire [7:0] y;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  \$_XOR_  _32_ (
    .A(b[0]),
    .B(a[0]),
    .Y(y[0])
  );
  \$_XNOR_  _33_ (
    .A(b[7]),
    .B(a[7]),
    .Y(_00_)
  );
  \$_NAND_  _34_ (
    .A(b[6]),
    .B(a[6]),
    .Y(_01_)
  );
  \$_XNOR_  _35_ (
    .A(b[6]),
    .B(a[6]),
    .Y(_02_)
  );
  \$_NAND_  _36_ (
    .A(b[5]),
    .B(a[5]),
    .Y(_03_)
  );
  \$_XOR_  _37_ (
    .A(b[5]),
    .B(a[5]),
    .Y(_04_)
  );
  \$_NAND_  _38_ (
    .A(b[4]),
    .B(a[4]),
    .Y(_05_)
  );
  \$_ANDNOT_  _39_ (
    .A(_04_),
    .B(_05_),
    .Y(_06_)
  );
  \$_ANDNOT_  _40_ (
    .A(_03_),
    .B(_06_),
    .Y(_07_)
  );
  \$_XNOR_  _41_ (
    .A(b[4]),
    .B(a[4]),
    .Y(_08_)
  );
  \$_ANDNOT_  _42_ (
    .A(_04_),
    .B(_08_),
    .Y(_09_)
  );
  \$_NAND_  _43_ (
    .A(b[3]),
    .B(a[3]),
    .Y(_10_)
  );
  \$_XOR_  _44_ (
    .A(b[3]),
    .B(a[3]),
    .Y(_11_)
  );
  \$_NAND_  _45_ (
    .A(b[2]),
    .B(a[2]),
    .Y(_12_)
  );
  \$_ANDNOT_  _46_ (
    .A(_11_),
    .B(_12_),
    .Y(_13_)
  );
  \$_ANDNOT_  _47_ (
    .A(_10_),
    .B(_13_),
    .Y(_14_)
  );
  \$_XNOR_  _48_ (
    .A(b[2]),
    .B(a[2]),
    .Y(_15_)
  );
  \$_ANDNOT_  _49_ (
    .A(_11_),
    .B(_15_),
    .Y(_16_)
  );
  \$_NAND_  _50_ (
    .A(b[1]),
    .B(a[1]),
    .Y(_17_)
  );
  \$_XOR_  _51_ (
    .A(b[1]),
    .B(a[1]),
    .Y(_18_)
  );
  \$_NAND_  _52_ (
    .A(b[0]),
    .B(a[0]),
    .Y(_19_)
  );
  \$_ANDNOT_  _53_ (
    .A(_18_),
    .B(_19_),
    .Y(_20_)
  );
  \$_ANDNOT_  _54_ (
    .A(_17_),
    .B(_20_),
    .Y(_21_)
  );
  \$_ANDNOT_  _55_ (
    .A(_16_),
    .B(_21_),
    .Y(_22_)
  );
  \$_ANDNOT_  _56_ (
    .A(_14_),
    .B(_22_),
    .Y(_23_)
  );
  \$_ANDNOT_  _57_ (
    .A(_09_),
    .B(_23_),
    .Y(_24_)
  );
  \$_ANDNOT_  _58_ (
    .A(_07_),
    .B(_24_),
    .Y(_25_)
  );
  \$_NOR_  _59_ (
    .A(_25_),
    .B(_02_),
    .Y(_26_)
  );
  \$_ANDNOT_  _60_ (
    .A(_01_),
    .B(_26_),
    .Y(_27_)
  );
  \$_XOR_  _61_ (
    .A(_27_),
    .B(_00_),
    .Y(y[7])
  );
  \$_XOR_  _62_ (
    .A(_25_),
    .B(_02_),
    .Y(y[6])
  );
  \$_NOR_  _63_ (
    .A(_23_),
    .B(_08_),
    .Y(_28_)
  );
  \$_ORNOT_  _64_ (
    .A(_28_),
    .B(_05_),
    .Y(_29_)
  );
  \$_XOR_  _65_ (
    .A(_29_),
    .B(_04_),
    .Y(y[5])
  );
  \$_XOR_  _66_ (
    .A(_23_),
    .B(_08_),
    .Y(y[4])
  );
  \$_NOR_  _67_ (
    .A(_21_),
    .B(_15_),
    .Y(_30_)
  );
  \$_ORNOT_  _68_ (
    .A(_30_),
    .B(_12_),
    .Y(_31_)
  );
  \$_XOR_  _69_ (
    .A(_31_),
    .B(_11_),
    .Y(y[3])
  );
  \$_XOR_  _70_ (
    .A(_21_),
    .B(_15_),
    .Y(y[2])
  );
  \$_XNOR_  _71_ (
    .A(_19_),
    .B(_18_),
    .Y(y[1])
  );
endmodule

(* src = "dut.sv:27.1-61.10" *)
module alu(clk, A, B, operation, result, CF, ZF, SF);
  (* src = "dut.sv:28.8-28.11" *)
  input clk;
  wire clk;
  (* src = "dut.sv:29.14-29.15" *)
  input [7:0] A;
  wire [7:0] A;
  (* src = "dut.sv:30.14-30.15" *)
  input [7:0] B;
  wire [7:0] B;
  (* src = "dut.sv:31.14-31.23" *)
  input [3:0] operation;
  wire [3:0] operation;
  (* src = "dut.sv:32.19-32.25" *)
  output [7:0] result;
  wire [7:0] result;
  (* src = "dut.sv:33.13-33.15" *)
  output CF;
  wire CF;
  (* src = "dut.sv:34.13-34.15" *)
  output ZF;
  wire ZF;
  (* src = "dut.sv:35.13-35.15" *)
  output SF;
  wire SF;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  (* src = "dut.sv:56.9-56.22" *)
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  (* src = "dut.sv:42.12-42.17" *)
  wire [7:0] added;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:41.12-41.15" *)
  wire [8:0] tmp;
  \$_XOR_  _061_ (
    .A(B[6]),
    .B(A[6]),
    .Y(_017_)
  );
  \$_ORNOT_  _062_ (
    .A(B[5]),
    .B(A[5]),
    .Y(_018_)
  );
  \$_XNOR_  _063_ (
    .A(B[5]),
    .B(A[5]),
    .Y(_019_)
  );
  \$_ORNOT_  _064_ (
    .A(B[4]),
    .B(A[4]),
    .Y(_020_)
  );
  \$_ANDNOT_  _065_ (
    .A(_019_),
    .B(_020_),
    .Y(_021_)
  );
  \$_ANDNOT_  _066_ (
    .A(_018_),
    .B(_021_),
    .Y(_022_)
  );
  \$_XOR_  _067_ (
    .A(B[4]),
    .B(A[4]),
    .Y(_023_)
  );
  \$_ANDNOT_  _068_ (
    .A(_019_),
    .B(_023_),
    .Y(_024_)
  );
  \$_ORNOT_  _069_ (
    .A(B[3]),
    .B(A[3]),
    .Y(_025_)
  );
  \$_XNOR_  _070_ (
    .A(B[3]),
    .B(A[3]),
    .Y(_026_)
  );
  \$_ORNOT_  _071_ (
    .A(B[2]),
    .B(A[2]),
    .Y(_027_)
  );
  \$_ANDNOT_  _072_ (
    .A(_026_),
    .B(_027_),
    .Y(_028_)
  );
  \$_ANDNOT_  _073_ (
    .A(_025_),
    .B(_028_),
    .Y(_029_)
  );
  \$_XOR_  _074_ (
    .A(A[2]),
    .B(B[2]),
    .Y(_030_)
  );
  \$_ANDNOT_  _075_ (
    .A(_026_),
    .B(_030_),
    .Y(_031_)
  );
  \$_ORNOT_  _076_ (
    .A(B[1]),
    .B(A[1]),
    .Y(_032_)
  );
  \$_XNOR_  _077_ (
    .A(A[1]),
    .B(B[1]),
    .Y(_033_)
  );
  \$_ANDNOT_  _078_ (
    .A(B[0]),
    .B(A[0]),
    .Y(_034_)
  );
  \$_ANDNOT_  _079_ (
    .A(_033_),
    .B(_034_),
    .Y(_035_)
  );
  \$_ANDNOT_  _080_ (
    .A(_032_),
    .B(_035_),
    .Y(_036_)
  );
  \$_ANDNOT_  _081_ (
    .A(_031_),
    .B(_036_),
    .Y(_037_)
  );
  \$_ANDNOT_  _082_ (
    .A(_029_),
    .B(_037_),
    .Y(_038_)
  );
  \$_ANDNOT_  _083_ (
    .A(_024_),
    .B(_038_),
    .Y(_039_)
  );
  \$_ANDNOT_  _084_ (
    .A(_022_),
    .B(_039_),
    .Y(_040_)
  );
  \$_XOR_  _085_ (
    .A(_040_),
    .B(_017_),
    .Y(_041_)
  );
  \$_ANDNOT_  _086_ (
    .A(operation[0]),
    .B(operation[1]),
    .Y(_042_)
  );
  \$_NOR_  _087_ (
    .A(operation[3]),
    .B(operation[2]),
    .Y(_043_)
  );
  \$_AND_  _088_ (
    .A(_043_),
    .B(_042_),
    .Y(_044_)
  );
  \$_MUX_  _089_ (
    .A(added[6]),
    .B(_041_),
    .S(_044_),
    .Y(_007_)
  );
  \$_NOR_  _090_ (
    .A(_038_),
    .B(_023_),
    .Y(_045_)
  );
  \$_ORNOT_  _091_ (
    .A(_045_),
    .B(_020_),
    .Y(_046_)
  );
  \$_XOR_  _092_ (
    .A(_046_),
    .B(_019_),
    .Y(_047_)
  );
  \$_MUX_  _093_ (
    .A(added[5]),
    .B(_047_),
    .S(_044_),
    .Y(_006_)
  );
  \$_XOR_  _094_ (
    .A(_038_),
    .B(_023_),
    .Y(_048_)
  );
  \$_MUX_  _095_ (
    .A(added[4]),
    .B(_048_),
    .S(_044_),
    .Y(_005_)
  );
  \$_NOR_  _096_ (
    .A(_036_),
    .B(_030_),
    .Y(_049_)
  );
  \$_ORNOT_  _097_ (
    .A(_049_),
    .B(_027_),
    .Y(_050_)
  );
  \$_XOR_  _098_ (
    .A(_050_),
    .B(_026_),
    .Y(_051_)
  );
  \$_MUX_  _099_ (
    .A(added[3]),
    .B(_051_),
    .S(_044_),
    .Y(_004_)
  );
  \$_XOR_  _100_ (
    .A(_036_),
    .B(_030_),
    .Y(_052_)
  );
  \$_MUX_  _101_ (
    .A(added[2]),
    .B(_052_),
    .S(_044_),
    .Y(_003_)
  );
  \$_XNOR_  _102_ (
    .A(_034_),
    .B(_033_),
    .Y(_053_)
  );
  \$_MUX_  _103_ (
    .A(added[1]),
    .B(_053_),
    .S(_044_),
    .Y(_002_)
  );
  \$_XOR_  _104_ (
    .A(A[0]),
    .B(B[0]),
    .Y(_054_)
  );
  \$_MUX_  _105_ (
    .A(added[0]),
    .B(_054_),
    .S(_044_),
    .Y(_001_)
  );
  \$_NOR_  _106_ (
    .A(tmp[1]),
    .B(tmp[0]),
    .Y(_055_)
  );
  \$_OR_  _107_ (
    .A(tmp[3]),
    .B(tmp[2]),
    .Y(_056_)
  );
  \$_ANDNOT_  _108_ (
    .A(_055_),
    .B(_056_),
    .Y(_057_)
  );
  \$_OR_  _109_ (
    .A(tmp[5]),
    .B(tmp[4]),
    .Y(_058_)
  );
  \$_OR_  _110_ (
    .A(tmp[7]),
    .B(tmp[6]),
    .Y(_059_)
  );
  \$_OR_  _111_ (
    .A(_059_),
    .B(_058_),
    .Y(_060_)
  );
  \$_ANDNOT_  _112_ (
    .A(_057_),
    .B(_060_),
    .Y(_009_)
  );
  \$_XOR_  _113_ (
    .A(B[7]),
    .B(A[7]),
    .Y(_010_)
  );
  \$_ORNOT_  _114_ (
    .A(B[6]),
    .B(A[6]),
    .Y(_011_)
  );
  \$_NOR_  _115_ (
    .A(_040_),
    .B(_017_),
    .Y(_012_)
  );
  \$_ANDNOT_  _116_ (
    .A(_011_),
    .B(_012_),
    .Y(_013_)
  );
  \$_XOR_  _117_ (
    .A(_013_),
    .B(_010_),
    .Y(_014_)
  );
  \$_MUX_  _118_ (
    .A(added[7]),
    .B(_014_),
    .S(_044_),
    .Y(_008_)
  );
  \$_OR_  _119_ (
    .A(operation[1]),
    .B(operation[0]),
    .Y(_015_)
  );
  \$_ANDNOT_  _120_ (
    .A(_043_),
    .B(_015_),
    .Y(_016_)
  );
  \$_OR_  _121_ (
    .A(_016_),
    .B(_044_),
    .Y(_000_)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFFE_PP_  \tmp_reg[0]  /* _122_ */ (
    .C(clk),
    .D(_001_),
    .E(_000_),
    .Q(tmp[0])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFFE_PP_  \tmp_reg[1]  /* _123_ */ (
    .C(clk),
    .D(_002_),
    .E(_000_),
    .Q(tmp[1])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFFE_PP_  \tmp_reg[2]  /* _124_ */ (
    .C(clk),
    .D(_003_),
    .E(_000_),
    .Q(tmp[2])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFFE_PP_  \tmp_reg[3]  /* _125_ */ (
    .C(clk),
    .D(_004_),
    .E(_000_),
    .Q(tmp[3])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFFE_PP_  \tmp_reg[4]  /* _126_ */ (
    .C(clk),
    .D(_005_),
    .E(_000_),
    .Q(tmp[4])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFFE_PP_  \tmp_reg[5]  /* _127_ */ (
    .C(clk),
    .D(_006_),
    .E(_000_),
    .Q(tmp[5])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFFE_PP_  \tmp_reg[6]  /* _128_ */ (
    .C(clk),
    .D(_007_),
    .E(_000_),
    .Q(tmp[6])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFFE_PP_  \tmp_reg[7]  /* _129_ */ (
    .C(clk),
    .D(_008_),
    .E(_000_),
    .Q(tmp[7])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  ZF_reg /* _130_ */ (
    .C(clk),
    .D(_009_),
    .Q(ZF)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  SF_reg /* _131_ */ (
    .C(clk),
    .D(tmp[7]),
    .Q(SF)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \result_reg[0]  /* _132_ */ (
    .C(clk),
    .D(tmp[0]),
    .Q(result[0])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \result_reg[1]  /* _133_ */ (
    .C(clk),
    .D(tmp[1]),
    .Q(result[1])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \result_reg[2]  /* _134_ */ (
    .C(clk),
    .D(tmp[2]),
    .Q(result[2])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \result_reg[3]  /* _135_ */ (
    .C(clk),
    .D(tmp[3]),
    .Q(result[3])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \result_reg[4]  /* _136_ */ (
    .C(clk),
    .D(tmp[4]),
    .Q(result[4])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \result_reg[5]  /* _137_ */ (
    .C(clk),
    .D(tmp[5]),
    .Q(result[5])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \result_reg[6]  /* _138_ */ (
    .C(clk),
    .D(tmp[6]),
    .Q(result[6])
  );
  adder adder (
    .a(A),
    .b(B),
    .y(added)
  );
  assign tmp[8] = 1'h0;
  assign CF = 1'h0;
  assign result[7] = SF;
endmodule

(* src = "dut.sv:7.1-25.10" *)
(* top =  1  *)
module alu_sub(clk, A, B, op, result);
  (* src = "dut.sv:8.8-8.11" *)
  input clk;
  wire clk;
  (* src = "dut.sv:9.14-9.15" *)
  input [7:0] A;
  wire [7:0] A;
  (* src = "dut.sv:10.14-10.15" *)
  input [7:0] B;
  wire [7:0] B;
  (* src = "dut.sv:11.14-11.16" *)
  input [3:0] op;
  wire [3:0] op;
  (* src = "dut.sv:12.19-12.25" *)
  output [7:0] result;
  wire [7:0] result;
  (* src = "dut.sv:14.7-14.9" *)
  (* unused_bits = "0" *)
  wire CF;
  (* src = "dut.sv:14.15-14.17" *)
  (* unused_bits = "0" *)
  wire SF;
  (* src = "dut.sv:14.11-14.13" *)
  (* unused_bits = "0" *)
  wire ZF;
  alu alu (
    .A(A),
    .B(B),
    .CF(CF),
    .SF(SF),
    .ZF(ZF),
    .clk(clk),
    .operation(op),
    .result(result)
  );
endmodule
