
---------- Begin Simulation Statistics ----------
final_tick                                85401854500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55714                       # Simulator instruction rate (inst/s)
host_mem_usage                                 872896                       # Number of bytes of host memory used
host_op_rate                                   105972                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1794.90                       # Real time elapsed on the host
host_tick_rate                               47580412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085402                       # Number of seconds simulated
sim_ticks                                 85401854500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 114991173                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 70691752                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.708037                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.708037                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5272809                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3774394                       # number of floating regfile writes
system.cpu.idleCycles                        13712005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2365500                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24410834                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.430581                       # Inst execution rate
system.cpu.iew.exec_refs                     55060739                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21322507                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10322856                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36553232                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              15139                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            175041                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23518024                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           265749492                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33738232                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3523341                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             244348459                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  59017                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4455488                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2122998                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4528358                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          47484                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1713084                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         652416                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 263857884                       # num instructions consuming a value
system.cpu.iew.wb_count                     240975802                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.644803                       # average fanout of values written-back
system.cpu.iew.wb_producers                 170136481                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.410835                       # insts written-back per cycle
system.cpu.iew.wb_sent                      243152693                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                350331352                       # number of integer regfile reads
system.cpu.int_regfile_writes               189242424                       # number of integer regfile writes
system.cpu.ipc                               0.585467                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.585467                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4843874      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             185793268     74.96%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               175400      0.07%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27137      0.01%     76.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              135563      0.05%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18085      0.01%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               192596      0.08%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   50      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                91332      0.04%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              378750      0.15%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3899      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             179      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1170      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              83      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            272      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31476061     12.70%     90.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17963928      7.25%     97.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2996034      1.21%     98.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3773939      1.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              247871800                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8556235                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16284511                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7531632                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13616718                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4118435                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016615                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2544621     61.79%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     11      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7728      0.19%     61.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    569      0.01%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   478      0.01%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   73      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 250750      6.09%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                481598     11.69%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            705375     17.13%     96.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           127218      3.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              238590126                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          640983572                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    233444170                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         327718445                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  265688571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 247871800                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               60921                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        75539987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            314343                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          33977                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     75848001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     157091705                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.577880                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.223024                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            88015072     56.03%     56.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12846439      8.18%     64.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12117577      7.71%     71.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11176302      7.11%     79.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10548501      6.71%     85.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8277546      5.27%     91.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7398483      4.71%     95.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4405611      2.80%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2306174      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       157091705                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.451209                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2025696                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2672466                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36553232                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23518024                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               111177615                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        170803710                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1447162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       246712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        501610                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11392                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4268360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8540529                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2154                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                31897851                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24034495                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2395042                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13815974                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12163400                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.038672                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1805779                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3611                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1888868                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             559412                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1329456                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       349352                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        73156968                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1963591                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    146413664                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.299124                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.298719                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        92991495     63.51%     63.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15199685     10.38%     73.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7648206      5.22%     79.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11068104      7.56%     86.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4370259      2.98%     89.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2343268      1.60%     91.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1786470      1.22%     92.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1456536      0.99%     93.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9549641      6.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    146413664                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9549641                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44162489                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44162489                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44816371                       # number of overall hits
system.cpu.dcache.overall_hits::total        44816371                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1371656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1371656                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1386662                       # number of overall misses
system.cpu.dcache.overall_misses::total       1386662                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31815247984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31815247984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31815247984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31815247984                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45534145                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45534145                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46203033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46203033                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030012                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23194.771855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23194.771855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22943.765665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22943.765665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98449                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          793                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4430                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.223251                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    39.650000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       638544                       # number of writebacks
system.cpu.dcache.writebacks::total            638544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       407476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       407476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       407476                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       407476                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       964180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       964180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       974118                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       974118                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21850456985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21850456985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22120152985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22120152985                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021175                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021175                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021083                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021083                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22662.217620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22662.217620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22707.878291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22707.878291                       # average overall mshr miss latency
system.cpu.dcache.replacements                 971975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29288542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29288542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1141022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1141022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22216229000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22216229000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30429564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30429564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19470.465074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19470.465074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       397356                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       397356                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       743666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       743666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12642008500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12642008500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16999.578440                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16999.578440                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14873947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14873947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       230634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       230634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9599018984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9599018984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41620.138332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41620.138332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       220514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       220514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9208448485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9208448485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41759.019767                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41759.019767                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       653882                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        653882                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       668888                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       668888                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022434                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022434                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         9938                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         9938                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    269696000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    269696000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014857                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014857                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27137.854699                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27137.854699                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.805874                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45791832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            972487                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.087346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.805874                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          93378553                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         93378553                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 80983095                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29810302                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  41938288                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2237022                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2122998                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12026827                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                446148                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              282959422                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1953063                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33748789                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21327030                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        228346                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         55323                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           85757485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      154936374                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31897851                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14528591                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      68690184                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5124174                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        109                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 9583                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         70262                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1979                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  24264668                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1338131                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          157091705                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.899290                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.135474                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                109016882     69.40%     69.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2283728      1.45%     70.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3140227      2.00%     72.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3224672      2.05%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3655283      2.33%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3852707      2.45%     79.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3115264      1.98%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2875351      1.83%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 25927591     16.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            157091705                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.186752                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.907102                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     20755467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20755467                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20755467                       # number of overall hits
system.cpu.icache.overall_hits::total        20755467                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3509183                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3509183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3509183                       # number of overall misses
system.cpu.icache.overall_misses::total       3509183                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51327209936                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51327209936                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51327209936                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51327209936                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24264650                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24264650                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24264650                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24264650                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.144621                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.144621                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.144621                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.144621                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14626.541259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14626.541259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14626.541259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14626.541259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        28822                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1496                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.266043                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3296216                       # number of writebacks
system.cpu.icache.writebacks::total           3296216                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       210963                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       210963                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       210963                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       210963                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3298220                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3298220                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3298220                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3298220                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45744781953                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45744781953                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45744781953                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45744781953                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.135927                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135927                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.135927                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135927                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13869.536281                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13869.536281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13869.536281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13869.536281                       # average overall mshr miss latency
system.cpu.icache.replacements                3296216                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20755467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20755467                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3509183                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3509183                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51327209936                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51327209936                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24264650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24264650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.144621                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.144621                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14626.541259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14626.541259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       210963                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       210963                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3298220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3298220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45744781953                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45744781953                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.135927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13869.536281                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13869.536281                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.614531                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24053686                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3298219                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.292932                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.614531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          371                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51827519                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51827519                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    24279623                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        344712                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2482217                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                11768564                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                16561                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               47484                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8415193                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84696                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3209                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  85401854500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2122998                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 82608209                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                17197805                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11842                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  42272929                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12877922                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              276320069                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                153309                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1349568                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 213978                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10946746                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           300900238                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   679302260                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                407266447                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5775560                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 88321502                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     205                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 204                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8225107                       # count of insts added to the skid buffer
system.cpu.rob.reads                        398690717                       # The number of ROB reads
system.cpu.rob.writes                       537462555                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3205899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               808163                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4014062                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3205899                       # number of overall hits
system.l2.overall_hits::.cpu.data              808163                       # number of overall hits
system.l2.overall_hits::total                 4014062                       # number of overall hits
system.l2.demand_misses::.cpu.inst              90578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             164324                       # number of demand (read+write) misses
system.l2.demand_misses::total                 254902                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             90578                       # number of overall misses
system.l2.overall_misses::.cpu.data            164324                       # number of overall misses
system.l2.overall_misses::total                254902                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6828095500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12043793500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18871889000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6828095500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12043793500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18871889000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3296477                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           972487                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4268964                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3296477                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          972487                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4268964                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.168973                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059711                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.168973                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059711                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75383.597562                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73292.966943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74035.860841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75383.597562                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73292.966943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74035.860841                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127248                       # number of writebacks
system.l2.writebacks::total                    127248                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         90577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        164324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            254901                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        90577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       164324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           254901                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5905112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10367552250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16272664750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5905112500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10367552250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16272664750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.168973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.168973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059710                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65194.392616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63092.136572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63839.156182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65194.392616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63092.136572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63839.156182                       # average overall mshr miss latency
system.l2.replacements                         247960                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       638544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           638544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       638544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       638544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3295048                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3295048                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3295048                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3295048                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1625                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1625                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1631                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1631                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.003679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.003679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.003679                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            109648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109648                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109525                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109525                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7695503000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7695503000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        219173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.499719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70262.524538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70262.524538                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6576034250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6576034250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.499719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60041.399224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60041.399224                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3205899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3205899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        90578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            90578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6828095500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6828095500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3296477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3296477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75383.597562                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75383.597562                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        90577                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        90577                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5905112500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5905112500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65194.392616                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65194.392616                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        698515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            698515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        54799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           54799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4348290500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4348290500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       753314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        753314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79349.814778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79349.814778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        54799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        54799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3791518000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3791518000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69189.547255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69189.547255                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8166.771581                       # Cycle average of tags in use
system.l2.tags.total_refs                     8536774                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    256152                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.326986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.373196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3629.868356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4341.530029                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.443099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.529972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996920                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2359                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  68554016                       # Number of tag accesses
system.l2.tags.data_accesses                 68554016                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     90577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    163898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001037790500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7626                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7626                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              647912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119684                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254901                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127248                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254901                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127248                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    426                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254901                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127248                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  222782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.367165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.004359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.811246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7623     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7626                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.681484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.653105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.989739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5079     66.60%     66.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              117      1.53%     68.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2240     29.37%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              164      2.15%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.31%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7626                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   27264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16313664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8143872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    191.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85401443000                       # Total gap between requests
system.mem_ctrls.avgGap                     223476.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5796928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10489472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8141632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 67878244.962467417121                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 122824873.785381332040                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 95333199.116888031363                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        90577                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       164324                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127248                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2916024750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4948791500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2036698332000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32193.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30116.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16005739.44                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5796928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10516736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16313664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5796928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5796928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8143872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8143872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        90577                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       164324                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         254901                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127248                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127248                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     67878245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123144117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        191022362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     67878245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     67878245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     95359428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        95359428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     95359428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     67878245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123144117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       286381790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               254475                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127213                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8530                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3093410000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1272375000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7864816250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12156.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30906.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              173570                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72895                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.30                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       135222                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.650841                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.772027                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   215.834253                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        71046     52.54%     52.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36244     26.80%     79.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11095      8.21%     87.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5199      3.84%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3256      2.41%     93.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1996      1.48%     95.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1347      1.00%     96.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          938      0.69%     96.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4101      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       135222                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16286400                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8141632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              190.703119                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               95.333199                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       481478760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       255912030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      912534840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     332550540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6741371520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24818830560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11894244480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45436922730                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.036722                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30666253750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2851680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51883920750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       484013460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       257255460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      904416660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     331501320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6741371520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25057369290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11693369760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45469297470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.415809                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30141092750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2851680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52409081750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             145376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127248                       # Transaction distribution
system.membus.trans_dist::CleanEvict           119455                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109525                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109525                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        145376                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       756511                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       756511                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 756511                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24457536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24457536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24457536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              254907                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           252650500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          318626250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4051533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       765792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3296216                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          454143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1631                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219173                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3298220                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       753314                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9890912                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2920211                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              12811123                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    421932288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    103105984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              525038272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          249703                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8255424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4520298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002999                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054690                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4506746     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13549      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4520298                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85401854500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8205024999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4948553545                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1460128832                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
