INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:23:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 buffer122/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer124/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 0.824ns (15.256%)  route 4.577ns (84.744%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2314, unset)         0.508     0.508    buffer122/clk
                         FDRE                                         r  buffer122/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer122/dataReg_reg[3]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer122/control/Q[3]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.271 r  buffer122/control/Memory[0][3]_i_1__13/O
                         net (fo=11, unplaced)        0.751     2.022    buffer122/control/dataReg_reg[3]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.065 r  buffer122/control/Memory[0][4]_i_2__7/O
                         net (fo=4, unplaced)         0.358     2.423    buffer122/control/addi24_result[4]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.466 f  buffer122/control/Memory[2][0]_i_2__11/O
                         net (fo=40, unplaced)        0.321     2.787    buffer213/fifo/Memory_reg[0][0]_2
                         LUT6 (Prop_lut6_I3_O)        0.043     2.830 r  buffer213/fifo/dataReg[0]_i_2__7/O
                         net (fo=3, unplaced)         0.395     3.225    buffer213/fifo/Memory_reg[0][0]_1
                         LUT6 (Prop_lut6_I0_O)        0.043     3.268 r  buffer213/fifo/fullReg_i_5__6/O
                         net (fo=2, unplaced)         0.255     3.523    control_merge11/fork_valid/generateBlocks[1].regblock/fullReg_reg_4
                         LUT4 (Prop_lut4_I3_O)        0.043     3.566 r  control_merge11/fork_valid/generateBlocks[1].regblock/G_storeEn_INST_0_i_7/O
                         net (fo=1, unplaced)         0.222     3.788    control_merge11/fork_valid/generateBlocks[1].regblock/G_storeEn_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.831 f  control_merge11/fork_valid/generateBlocks[1].regblock/G_storeEn_INST_0_i_3/O
                         net (fo=8, unplaced)         0.282     4.113    fork73/control/generateBlocks[1].regblock/store_complete_reg[1]_1
                         LUT6 (Prop_lut6_I4_O)        0.043     4.156 f  fork73/control/generateBlocks[1].regblock/G_storeAddr[6]_INST_0_i_2/O
                         net (fo=48, unplaced)        0.325     4.481    fork73/control/generateBlocks[1].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.524 f  fork73/control/generateBlocks[1].regblock/outputValid_i_3/O
                         net (fo=7, unplaced)         0.279     4.803    buffer201/fifo/addi41_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     4.846 f  buffer201/fifo/join_inputs/transmitValue_i_2__1/O
                         net (fo=6, unplaced)         0.409     5.255    fork83/control/generateBlocks[3].regblock/buffer202_outs_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     5.298 r  fork83/control/generateBlocks[3].regblock/transmitValue_i_3__9/O
                         net (fo=13, unplaced)        0.294     5.592    fork82/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     5.635 r  fork82/control/generateBlocks[0].regblock/dataReg[4]_i_1__6/O
                         net (fo=5, unplaced)         0.274     5.909    buffer124/E[0]
                         FDRE                                         r  buffer124/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=2314, unset)         0.483    10.183    buffer124/clk
                         FDRE                                         r  buffer124/dataReg_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.955    buffer124/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  4.046    




