{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765721683075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765721683075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 14 19:44:42 2025 " "Processing started: Sun Dec 14 19:44:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765721683075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1765721683075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off half_adsub -c half_adsub --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off half_adsub -c half_adsub --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1765721683076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1765721683531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1765721683531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adsub.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adsub " "Found entity 1: half_adsub" {  } { { "../half_adsub.v" "" { Text "D:/Digi lab/half_adsub/half_adsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765721692723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765721692723 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Verilog4.v " "Can't analyze file -- file ../Verilog4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1765721692727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "half_adsub " "Elaborating entity \"half_adsub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1765721692753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765721692819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 14 19:44:52 2025 " "Processing ended: Sun Dec 14 19:44:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765721692819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765721692819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765721692819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1765721692819 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1765721693499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765721694063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765721694063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 14 19:44:53 2025 " "Processing started: Sun Dec 14 19:44:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765721694063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1765721694063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera_lite/25.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim half_adsub half_adsub " "Command: quartus_sh -t c:/altera_lite/25.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim half_adsub half_adsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1765721694063 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim half_adsub half_adsub " "Quartus(args): --rtl_sim half_adsub half_adsub" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1765721694063 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1765721694255 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1765721694368 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Altera FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Altera FPGA software" 0 0 "Shell" 0 0 1765721694374 ""}
{ "Warning" "0" "" "Warning: File half_adsub_run_msim_rtl_verilog.do already exists - backing up current file as half_adsub_run_msim_rtl_verilog.do.bak7" {  } {  } 0 0 "Warning: File half_adsub_run_msim_rtl_verilog.do already exists - backing up current file as half_adsub_run_msim_rtl_verilog.do.bak7" 0 0 "Shell" 0 0 1765721694718 ""}
{ "Info" "0" "" "Info: Generated Questa Altera FPGA script file D:/Digi lab/half_adsub/simulation/questa/half_adsub_run_msim_rtl_verilog.do" {  } { { "D:/Digi lab/half_adsub/simulation/questa/half_adsub_run_msim_rtl_verilog.do" "0" { Text "D:/Digi lab/half_adsub/simulation/questa/half_adsub_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Altera FPGA script file D:/Digi lab/half_adsub/simulation/questa/half_adsub_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1765721694726 ""}
{ "Info" "0" "" "Info: Spawning Questa Altera FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Altera FPGA Simulation software " 0 0 "Shell" 0 0 1765721694726 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Altera FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Altera FPGA Simulation software" 0 0 "Shell" 0 0 1765721694731 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1765721694731 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Digi lab/half_adsub/half_adsub_nativelink_simulation.rpt" {  } { { "D:/Digi lab/half_adsub/half_adsub_nativelink_simulation.rpt" "0" { Text "D:/Digi lab/half_adsub/half_adsub_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Digi lab/half_adsub/half_adsub_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1765721694731 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera_lite/25.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/altera_lite/25.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1765721694732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765721694732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 14 19:44:54 2025 " "Processing ended: Sun Dec 14 19:44:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765721694732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765721694732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765721694732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1765721694732 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1765721695693 ""}
