<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>PCI Express Gen2 cores &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="PCI Express Gen3 cores" href="pcie3.html" />
    <link rel="prev" title="Clock management tile" href="cmt.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 7</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="cmt.html">Clock management tile</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">PCI Express Gen2 cores</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pcie-l"><code class="docutils literal notranslate"><span class="pre">PCIE_L</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pcie-r"><code class="docutils literal notranslate"><span class="pre">PCIE_R</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="pcie3.html">PCI Express Gen3 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtp.html">GTP transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtx.html">GTX transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gth.html">GTH transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 7</a></li>
      <li class="breadcrumb-item active">PCI Express Gen2 cores</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex7/pcie.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="pci-express-gen2-cores">
<h1>PCI Express Gen2 cores<a class="headerlink" href="#pci-express-gen2-cores" title="Link to this heading"></a></h1>
<section id="pcie-l">
<h2><code class="docutils literal notranslate"><span class="pre">PCIE_L</span></code><a class="headerlink" href="#pcie-l" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 4</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 5</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 6</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 7</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 8</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 9</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 10</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 11</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 12</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 13</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 14</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 15</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 16</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 17</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 18</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 19</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 20</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 21</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 22</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 23</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">PCIE_L bittile 24</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 25</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ECRC_CHECK_CAPABLE" title="PCIE:AER_CAP_ECRC_CHECK_CAPABLE">PCIE:AER_CAP_ECRC_CHECK_CAPABLE</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ECRC_GEN_CAPABLE" title="PCIE:AER_CAP_ECRC_GEN_CAPABLE">PCIE:AER_CAP_ECRC_GEN_CAPABLE</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[0]">PCIE:AER_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[1]">PCIE:AER_CAP_ID[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[2]">PCIE:AER_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[3]">PCIE:AER_CAP_ID[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[4]">PCIE:AER_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[5]">PCIE:AER_CAP_ID[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[6]">PCIE:AER_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[7]">PCIE:AER_CAP_ID[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[8]">PCIE:AER_CAP_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[9]">PCIE:AER_CAP_ID[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[10]">PCIE:AER_CAP_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[11]">PCIE:AER_CAP_ID[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[12]">PCIE:AER_CAP_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[13]">PCIE:AER_CAP_ID[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[14]">PCIE:AER_CAP_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[15]">PCIE:AER_CAP_ID[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE" title="PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE">PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[0]">PCIE:AER_CAP_VERSION[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[1]">PCIE:AER_CAP_VERSION[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[2]">PCIE:AER_CAP_VERSION[2]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[3]">PCIE:AER_CAP_VERSION[3]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[0]">PCIE:AER_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[1]">PCIE:AER_BASE_PTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[2]">PCIE:AER_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[3]">PCIE:AER_BASE_PTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[4]">PCIE:AER_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[5]">PCIE:AER_BASE_PTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[6]">PCIE:AER_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[7]">PCIE:AER_BASE_PTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[8]">PCIE:AER_BASE_PTR[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[9]">PCIE:AER_BASE_PTR[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[10]">PCIE:AER_BASE_PTR[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[11]">PCIE:AER_BASE_PTR[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[0]">PCIE:AER_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[1]">PCIE:AER_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[2]">PCIE:AER_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[3]">PCIE:AER_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[4]">PCIE:AER_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[5]">PCIE:AER_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[6]">PCIE:AER_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[7]">PCIE:AER_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[8]">PCIE:AER_CAP_NEXTPTR[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[9]">PCIE:AER_CAP_NEXTPTR[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[10]">PCIE:AER_CAP_NEXTPTR[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[11]">PCIE:AER_CAP_NEXTPTR[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_ON" title="PCIE:AER_CAP_ON">PCIE:AER_CAP_ON</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[0]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[1]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[2]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[3]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[4]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[5]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[6]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[7]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[8]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[9]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[10]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[11]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[12]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[13]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[14]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[15]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 26</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[16]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[17]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[17]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[18]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[19]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[19]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[20]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[21]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[21]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[22]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[23]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[23]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:AER_CAP_MULTIHEADER" title="PCIE:AER_CAP_MULTIHEADER">PCIE:AER_CAP_MULTIHEADER</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[0]">PCIE:BAR0[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[1]">PCIE:BAR0[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[2]">PCIE:BAR0[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[3]">PCIE:BAR0[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[4]">PCIE:BAR0[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[5]">PCIE:BAR0[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[6]">PCIE:BAR0[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[7]">PCIE:BAR0[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[8]">PCIE:BAR0[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[9]">PCIE:BAR0[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[10]">PCIE:BAR0[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[11]">PCIE:BAR0[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[12]">PCIE:BAR0[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[13]">PCIE:BAR0[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[14]">PCIE:BAR0[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[15]">PCIE:BAR0[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[16]">PCIE:BAR0[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[17]">PCIE:BAR0[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[18]">PCIE:BAR0[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[19]">PCIE:BAR0[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[20]">PCIE:BAR0[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[21]">PCIE:BAR0[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[22]">PCIE:BAR0[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[23]">PCIE:BAR0[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[24]">PCIE:BAR0[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[25]">PCIE:BAR0[25]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[26]">PCIE:BAR0[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[27]">PCIE:BAR0[27]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[28]">PCIE:BAR0[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[29]">PCIE:BAR0[29]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[30]">PCIE:BAR0[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR0" title="PCIE:BAR0[31]">PCIE:BAR0[31]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[0]">PCIE:BAR1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[1]">PCIE:BAR1[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[2]">PCIE:BAR1[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[3]">PCIE:BAR1[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[4]">PCIE:BAR1[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[5]">PCIE:BAR1[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[6]">PCIE:BAR1[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[7]">PCIE:BAR1[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[8]">PCIE:BAR1[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[9]">PCIE:BAR1[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[10]">PCIE:BAR1[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[11]">PCIE:BAR1[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[12]">PCIE:BAR1[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[13]">PCIE:BAR1[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[14]">PCIE:BAR1[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[15]">PCIE:BAR1[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[16]">PCIE:BAR1[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[17]">PCIE:BAR1[17]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[18]">PCIE:BAR1[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[19]">PCIE:BAR1[19]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[20]">PCIE:BAR1[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[21]">PCIE:BAR1[21]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[22]">PCIE:BAR1[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[23]">PCIE:BAR1[23]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[24]">PCIE:BAR1[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[25]">PCIE:BAR1[25]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[26]">PCIE:BAR1[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[27]">PCIE:BAR1[27]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[28]">PCIE:BAR1[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[29]">PCIE:BAR1[29]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[30]">PCIE:BAR1[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR1" title="PCIE:BAR1[31]">PCIE:BAR1[31]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[0]">PCIE:BAR2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[1]">PCIE:BAR2[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[2]">PCIE:BAR2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[3]">PCIE:BAR2[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[4]">PCIE:BAR2[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[5]">PCIE:BAR2[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[6]">PCIE:BAR2[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[7]">PCIE:BAR2[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[8]">PCIE:BAR2[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[9]">PCIE:BAR2[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[10]">PCIE:BAR2[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[11]">PCIE:BAR2[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[12]">PCIE:BAR2[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[13]">PCIE:BAR2[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[14]">PCIE:BAR2[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[15]">PCIE:BAR2[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 27</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[16]">PCIE:BAR2[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[17]">PCIE:BAR2[17]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[18]">PCIE:BAR2[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[19]">PCIE:BAR2[19]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[20]">PCIE:BAR2[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[21]">PCIE:BAR2[21]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[22]">PCIE:BAR2[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[23]">PCIE:BAR2[23]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[24]">PCIE:BAR2[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[25]">PCIE:BAR2[25]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[26]">PCIE:BAR2[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[27]">PCIE:BAR2[27]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[28]">PCIE:BAR2[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[29]">PCIE:BAR2[29]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[30]">PCIE:BAR2[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR2" title="PCIE:BAR2[31]">PCIE:BAR2[31]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[0]">PCIE:BAR3[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[1]">PCIE:BAR3[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[2]">PCIE:BAR3[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[3]">PCIE:BAR3[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[4]">PCIE:BAR3[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[5]">PCIE:BAR3[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[6]">PCIE:BAR3[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[7]">PCIE:BAR3[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[8]">PCIE:BAR3[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[9]">PCIE:BAR3[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[10]">PCIE:BAR3[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[11]">PCIE:BAR3[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[12]">PCIE:BAR3[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[13]">PCIE:BAR3[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[14]">PCIE:BAR3[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[15]">PCIE:BAR3[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[16]">PCIE:BAR3[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[17]">PCIE:BAR3[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[18]">PCIE:BAR3[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[19]">PCIE:BAR3[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[20]">PCIE:BAR3[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[21]">PCIE:BAR3[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[22]">PCIE:BAR3[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[23]">PCIE:BAR3[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[24]">PCIE:BAR3[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[25]">PCIE:BAR3[25]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[26]">PCIE:BAR3[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[27]">PCIE:BAR3[27]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[28]">PCIE:BAR3[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[29]">PCIE:BAR3[29]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[30]">PCIE:BAR3[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR3" title="PCIE:BAR3[31]">PCIE:BAR3[31]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[0]">PCIE:BAR4[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[1]">PCIE:BAR4[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[2]">PCIE:BAR4[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[3]">PCIE:BAR4[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[4]">PCIE:BAR4[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[5]">PCIE:BAR4[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[6]">PCIE:BAR4[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[7]">PCIE:BAR4[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[8]">PCIE:BAR4[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[9]">PCIE:BAR4[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[10]">PCIE:BAR4[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[11]">PCIE:BAR4[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[12]">PCIE:BAR4[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[13]">PCIE:BAR4[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[14]">PCIE:BAR4[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[15]">PCIE:BAR4[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[16]">PCIE:BAR4[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[17]">PCIE:BAR4[17]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[18]">PCIE:BAR4[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[19]">PCIE:BAR4[19]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[20]">PCIE:BAR4[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[21]">PCIE:BAR4[21]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[22]">PCIE:BAR4[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[23]">PCIE:BAR4[23]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[24]">PCIE:BAR4[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[25]">PCIE:BAR4[25]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[26]">PCIE:BAR4[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[27]">PCIE:BAR4[27]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[28]">PCIE:BAR4[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[29]">PCIE:BAR4[29]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[30]">PCIE:BAR4[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR4" title="PCIE:BAR4[31]">PCIE:BAR4[31]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[0]">PCIE:BAR5[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[1]">PCIE:BAR5[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[2]">PCIE:BAR5[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[3]">PCIE:BAR5[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[4]">PCIE:BAR5[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[5]">PCIE:BAR5[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[6]">PCIE:BAR5[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[7]">PCIE:BAR5[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[8]">PCIE:BAR5[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[9]">PCIE:BAR5[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[10]">PCIE:BAR5[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[11]">PCIE:BAR5[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[12]">PCIE:BAR5[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[13]">PCIE:BAR5[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[14]">PCIE:BAR5[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[15]">PCIE:BAR5[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 28</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[16]">PCIE:BAR5[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[17]">PCIE:BAR5[17]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[18]">PCIE:BAR5[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[19]">PCIE:BAR5[19]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[20]">PCIE:BAR5[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[21]">PCIE:BAR5[21]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[22]">PCIE:BAR5[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[23]">PCIE:BAR5[23]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[24]">PCIE:BAR5[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[25]">PCIE:BAR5[25]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[26]">PCIE:BAR5[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[27]">PCIE:BAR5[27]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[28]">PCIE:BAR5[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[29]">PCIE:BAR5[29]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[30]">PCIE:BAR5[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:BAR5" title="PCIE:BAR5[31]">PCIE:BAR5[31]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[0]">PCIE:EXPANSION_ROM[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[1]">PCIE:EXPANSION_ROM[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[2]">PCIE:EXPANSION_ROM[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[3]">PCIE:EXPANSION_ROM[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[4]">PCIE:EXPANSION_ROM[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[5]">PCIE:EXPANSION_ROM[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[6]">PCIE:EXPANSION_ROM[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[7]">PCIE:EXPANSION_ROM[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[8]">PCIE:EXPANSION_ROM[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[9]">PCIE:EXPANSION_ROM[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[10]">PCIE:EXPANSION_ROM[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[11]">PCIE:EXPANSION_ROM[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[12]">PCIE:EXPANSION_ROM[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[13]">PCIE:EXPANSION_ROM[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[14]">PCIE:EXPANSION_ROM[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[15]">PCIE:EXPANSION_ROM[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[16]">PCIE:EXPANSION_ROM[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[17]">PCIE:EXPANSION_ROM[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[18]">PCIE:EXPANSION_ROM[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[19]">PCIE:EXPANSION_ROM[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[20]">PCIE:EXPANSION_ROM[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[21]">PCIE:EXPANSION_ROM[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[22]">PCIE:EXPANSION_ROM[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[23]">PCIE:EXPANSION_ROM[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[24]">PCIE:EXPANSION_ROM[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[25]">PCIE:EXPANSION_ROM[25]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[26]">PCIE:EXPANSION_ROM[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[27]">PCIE:EXPANSION_ROM[27]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[28]">PCIE:EXPANSION_ROM[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[29]">PCIE:EXPANSION_ROM[29]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[30]">PCIE:EXPANSION_ROM[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[31]">PCIE:EXPANSION_ROM[31]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[0]">PCIE:CAPABILITIES_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[1]">PCIE:CAPABILITIES_PTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[2]">PCIE:CAPABILITIES_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[3]">PCIE:CAPABILITIES_PTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[4]">PCIE:CAPABILITIES_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[5]">PCIE:CAPABILITIES_PTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[6]">PCIE:CAPABILITIES_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[7]">PCIE:CAPABILITIES_PTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[0]">PCIE:CARDBUS_CIS_POINTER[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[1]">PCIE:CARDBUS_CIS_POINTER[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[2]">PCIE:CARDBUS_CIS_POINTER[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[3]">PCIE:CARDBUS_CIS_POINTER[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[4]">PCIE:CARDBUS_CIS_POINTER[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[5]">PCIE:CARDBUS_CIS_POINTER[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[6]">PCIE:CARDBUS_CIS_POINTER[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[7]">PCIE:CARDBUS_CIS_POINTER[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[8]">PCIE:CARDBUS_CIS_POINTER[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[9]">PCIE:CARDBUS_CIS_POINTER[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[10]">PCIE:CARDBUS_CIS_POINTER[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[11]">PCIE:CARDBUS_CIS_POINTER[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[12]">PCIE:CARDBUS_CIS_POINTER[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[13]">PCIE:CARDBUS_CIS_POINTER[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[14]">PCIE:CARDBUS_CIS_POINTER[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[15]">PCIE:CARDBUS_CIS_POINTER[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[16]">PCIE:CARDBUS_CIS_POINTER[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[17]">PCIE:CARDBUS_CIS_POINTER[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[18]">PCIE:CARDBUS_CIS_POINTER[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[19]">PCIE:CARDBUS_CIS_POINTER[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[20]">PCIE:CARDBUS_CIS_POINTER[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[21]">PCIE:CARDBUS_CIS_POINTER[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[22]">PCIE:CARDBUS_CIS_POINTER[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[23]">PCIE:CARDBUS_CIS_POINTER[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[24]">PCIE:CARDBUS_CIS_POINTER[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[25]">PCIE:CARDBUS_CIS_POINTER[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[26]">PCIE:CARDBUS_CIS_POINTER[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[27]">PCIE:CARDBUS_CIS_POINTER[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[28]">PCIE:CARDBUS_CIS_POINTER[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[29]">PCIE:CARDBUS_CIS_POINTER[29]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[30]">PCIE:CARDBUS_CIS_POINTER[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[31]">PCIE:CARDBUS_CIS_POINTER[31]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 29</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[0]">PCIE:CLASS_CODE[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[1]">PCIE:CLASS_CODE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[2]">PCIE:CLASS_CODE[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[3]">PCIE:CLASS_CODE[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[4]">PCIE:CLASS_CODE[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[5]">PCIE:CLASS_CODE[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[6]">PCIE:CLASS_CODE[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[7]">PCIE:CLASS_CODE[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[8]">PCIE:CLASS_CODE[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[9]">PCIE:CLASS_CODE[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[10]">PCIE:CLASS_CODE[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[11]">PCIE:CLASS_CODE[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[12]">PCIE:CLASS_CODE[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[13]">PCIE:CLASS_CODE[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[14]">PCIE:CLASS_CODE[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[15]">PCIE:CLASS_CODE[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[16]">PCIE:CLASS_CODE[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[17]">PCIE:CLASS_CODE[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[18]">PCIE:CLASS_CODE[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[19]">PCIE:CLASS_CODE[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[20]">PCIE:CLASS_CODE[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[21]">PCIE:CLASS_CODE[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[22]">PCIE:CLASS_CODE[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[23]">PCIE:CLASS_CODE[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CMD_INTX_IMPLEMENTED" title="PCIE:CMD_INTX_IMPLEMENTED">PCIE:CMD_INTX_IMPLEMENTED</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED" title="PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED">PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[0]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[1]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[2]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[3]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[3]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_ARI_FORWARDING_SUPPORTED" title="PCIE:DEV_CAP2_ARI_FORWARDING_SUPPORTED">PCIE:DEV_CAP2_ARI_FORWARDING_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED" title="PCIE:DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED">PCIE:DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED" title="PCIE:DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED">PCIE:DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED" title="PCIE:DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED">PCIE:DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_CAS128_COMPLETER_SUPPORTED" title="PCIE:DEV_CAP2_CAS128_COMPLETER_SUPPORTED">PCIE:DEV_CAP2_CAS128_COMPLETER_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING" title="PCIE:DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING">PCIE:DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_LTR_MECHANISM_SUPPORTED" title="PCIE:DEV_CAP2_LTR_MECHANISM_SUPPORTED">PCIE:DEV_CAP2_LTR_MECHANISM_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED" title="PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED[0]">PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED[0]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED" title="PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED[1]">PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED" title="PCIE:DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED">PCIE:DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED" title="PCIE:DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED">PCIE:DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES" title="PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[0]">PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES" title="PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[1]">PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED" title="PCIE:ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED">PCIE:ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE" title="PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE">PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE" title="PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE">PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[0]">PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[1]">PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[2]">PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[0]">PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[0]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[1]">PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[2]">PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[2]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_EXT_TAG_SUPPORTED" title="PCIE:DEV_CAP_EXT_TAG_SUPPORTED">PCIE:DEV_CAP_EXT_TAG_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE" title="PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE">PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED" title="PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[0]">PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED" title="PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[1]">PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED" title="PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[2]">PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT" title="PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[0]">PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT" title="PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[1]">PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_ROLE_BASED_ERROR" title="PCIE:DEV_CAP_ROLE_BASED_ERROR">PCIE:DEV_CAP_ROLE_BASED_ERROR</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_14_12" title="PCIE:DEV_CAP_RSVD_14_12[0]">PCIE:DEV_CAP_RSVD_14_12[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_14_12" title="PCIE:DEV_CAP_RSVD_14_12[1]">PCIE:DEV_CAP_RSVD_14_12[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_14_12" title="PCIE:DEV_CAP_RSVD_14_12[2]">PCIE:DEV_CAP_RSVD_14_12[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_17_16" title="PCIE:DEV_CAP_RSVD_17_16[0]">PCIE:DEV_CAP_RSVD_17_16[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_17_16" title="PCIE:DEV_CAP_RSVD_17_16[1]">PCIE:DEV_CAP_RSVD_17_16[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_31_29" title="PCIE:DEV_CAP_RSVD_31_29[0]">PCIE:DEV_CAP_RSVD_31_29[0]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_31_29" title="PCIE:DEV_CAP_RSVD_31_29[1]">PCIE:DEV_CAP_RSVD_31_29[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_31_29" title="PCIE:DEV_CAP_RSVD_31_29[2]">PCIE:DEV_CAP_RSVD_31_29[2]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED" title="PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED">PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DEV_CONTROL_EXT_TAG_DEFAULT" title="PCIE:DEV_CONTROL_EXT_TAG_DEFAULT">PCIE:DEV_CONTROL_EXT_TAG_DEFAULT</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[0]">PCIE:DSN_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[1]">PCIE:DSN_BASE_PTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[2]">PCIE:DSN_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[3]">PCIE:DSN_BASE_PTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[4]">PCIE:DSN_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[5]">PCIE:DSN_BASE_PTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[6]">PCIE:DSN_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[7]">PCIE:DSN_BASE_PTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[8]">PCIE:DSN_BASE_PTR[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[9]">PCIE:DSN_BASE_PTR[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[10]">PCIE:DSN_BASE_PTR[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[11]">PCIE:DSN_BASE_PTR[11]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 30</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[0]">PCIE:DSN_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[1]">PCIE:DSN_CAP_ID[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[2]">PCIE:DSN_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[3]">PCIE:DSN_CAP_ID[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[4]">PCIE:DSN_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[5]">PCIE:DSN_CAP_ID[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[6]">PCIE:DSN_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[7]">PCIE:DSN_CAP_ID[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[8]">PCIE:DSN_CAP_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[9]">PCIE:DSN_CAP_ID[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[10]">PCIE:DSN_CAP_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[11]">PCIE:DSN_CAP_ID[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[12]">PCIE:DSN_CAP_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[13]">PCIE:DSN_CAP_ID[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[14]">PCIE:DSN_CAP_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[15]">PCIE:DSN_CAP_ID[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[0]">PCIE:DSN_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[1]">PCIE:DSN_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[2]">PCIE:DSN_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[3]">PCIE:DSN_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[4]">PCIE:DSN_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[5]">PCIE:DSN_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[6]">PCIE:DSN_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[7]">PCIE:DSN_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[8]">PCIE:DSN_CAP_NEXTPTR[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[9]">PCIE:DSN_CAP_NEXTPTR[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[10]">PCIE:DSN_CAP_NEXTPTR[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[11]">PCIE:DSN_CAP_NEXTPTR[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_ON" title="PCIE:DSN_CAP_ON">PCIE:DSN_CAP_ON</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[0]">PCIE:DSN_CAP_VERSION[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[1]">PCIE:DSN_CAP_VERSION[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[2]">PCIE:DSN_CAP_VERSION[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[3]">PCIE:DSN_CAP_VERSION[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[0]">PCIE:EXT_CFG_CAP_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[1]">PCIE:EXT_CFG_CAP_PTR[1]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[2]">PCIE:EXT_CFG_CAP_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[3]">PCIE:EXT_CFG_CAP_PTR[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[4]">PCIE:EXT_CFG_CAP_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[5]">PCIE:EXT_CFG_CAP_PTR[5]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[0]">PCIE:EXT_CFG_XP_CAP_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[1]">PCIE:EXT_CFG_XP_CAP_PTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[2]">PCIE:EXT_CFG_XP_CAP_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[3]">PCIE:EXT_CFG_XP_CAP_PTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[4]">PCIE:EXT_CFG_XP_CAP_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[5]">PCIE:EXT_CFG_XP_CAP_PTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[6]">PCIE:EXT_CFG_XP_CAP_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[7]">PCIE:EXT_CFG_XP_CAP_PTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[8]">PCIE:EXT_CFG_XP_CAP_PTR[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[9]">PCIE:EXT_CFG_XP_CAP_PTR[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[0]">PCIE:HEADER_TYPE[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[1]">PCIE:HEADER_TYPE[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[2]">PCIE:HEADER_TYPE[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[3]">PCIE:HEADER_TYPE[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[4]">PCIE:HEADER_TYPE[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[5]">PCIE:HEADER_TYPE[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[6]">PCIE:HEADER_TYPE[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[7]">PCIE:HEADER_TYPE[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[0]">PCIE:INTERRUPT_PIN[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[1]">PCIE:INTERRUPT_PIN[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[2]">PCIE:INTERRUPT_PIN[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[3]">PCIE:INTERRUPT_PIN[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[4]">PCIE:INTERRUPT_PIN[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[5]">PCIE:INTERRUPT_PIN[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[6]">PCIE:INTERRUPT_PIN[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[7]">PCIE:INTERRUPT_PIN[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:INTERRUPT_STAT_AUTO" title="PCIE:INTERRUPT_STAT_AUTO">PCIE:INTERRUPT_STAT_AUTO</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:IS_SWITCH" title="PCIE:IS_SWITCH">PCIE:IS_SWITCH</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[0]">PCIE:LAST_CONFIG_DWORD[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[1]">PCIE:LAST_CONFIG_DWORD[1]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[2]">PCIE:LAST_CONFIG_DWORD[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[3]">PCIE:LAST_CONFIG_DWORD[3]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[4]">PCIE:LAST_CONFIG_DWORD[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[5]">PCIE:LAST_CONFIG_DWORD[5]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[6]">PCIE:LAST_CONFIG_DWORD[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[7]">PCIE:LAST_CONFIG_DWORD[7]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[8]">PCIE:LAST_CONFIG_DWORD[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[9]">PCIE:LAST_CONFIG_DWORD[9]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_ASPM_SUPPORT" title="PCIE:LINK_CAP_ASPM_SUPPORT[0]">PCIE:LINK_CAP_ASPM_SUPPORT[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_ASPM_SUPPORT" title="PCIE:LINK_CAP_ASPM_SUPPORT[1]">PCIE:LINK_CAP_ASPM_SUPPORT[1]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT" title="PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT">PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP" title="PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP">PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 31</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[0]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[2]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[1]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[2]</a></td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[0]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[2]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP" title="PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP">PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[0]">PCIE:LINK_CAP_MAX_LINK_SPEED[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[1]">PCIE:LINK_CAP_MAX_LINK_SPEED[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[2]">PCIE:LINK_CAP_MAX_LINK_SPEED[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[3]">PCIE:LINK_CAP_MAX_LINK_SPEED[3]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_ASPM_OPTIONALITY" title="PCIE:LINK_CAP_ASPM_OPTIONALITY">PCIE:LINK_CAP_ASPM_OPTIONALITY</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_RSVD_23" title="PCIE:LINK_CAP_RSVD_23">PCIE:LINK_CAP_RSVD_23</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE" title="PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE">PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CONTROL_RCB" title="PCIE:LINK_CONTROL_RCB">PCIE:LINK_CONTROL_RCB</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CTRL2_DEEMPHASIS" title="PCIE:LINK_CTRL2_DEEMPHASIS">PCIE:LINK_CTRL2_DEEMPHASIS</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE" title="PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE">PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[0]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[1]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[1]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[2]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[3]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG" title="PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG">PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MPS_FORCE" title="PCIE:MPS_FORCE">PCIE:MPS_FORCE</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[0]">PCIE:MSI_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[1]">PCIE:MSI_BASE_PTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[2]">PCIE:MSI_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[3]">PCIE:MSI_BASE_PTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[4]">PCIE:MSI_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[5]">PCIE:MSI_BASE_PTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[6]">PCIE:MSI_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[7]">PCIE:MSI_BASE_PTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE" title="PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE">PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[0]">PCIE:MSI_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[1]">PCIE:MSI_CAP_ID[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[2]">PCIE:MSI_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[3]">PCIE:MSI_CAP_ID[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[4]">PCIE:MSI_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[5]">PCIE:MSI_CAP_ID[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[6]">PCIE:MSI_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[7]">PCIE:MSI_CAP_ID[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_MULTIMSG_EXTENSION" title="PCIE:MSI_CAP_MULTIMSG_EXTENSION">PCIE:MSI_CAP_MULTIMSG_EXTENSION</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_MULTIMSGCAP" title="PCIE:MSI_CAP_MULTIMSGCAP[0]">PCIE:MSI_CAP_MULTIMSGCAP[0]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_MULTIMSGCAP" title="PCIE:MSI_CAP_MULTIMSGCAP[1]">PCIE:MSI_CAP_MULTIMSGCAP[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_MULTIMSGCAP" title="PCIE:MSI_CAP_MULTIMSGCAP[2]">PCIE:MSI_CAP_MULTIMSGCAP[2]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[0]">PCIE:MSI_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[1]">PCIE:MSI_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[2]">PCIE:MSI_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[3]">PCIE:MSI_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[4]">PCIE:MSI_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[5]">PCIE:MSI_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[6]">PCIE:MSI_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[7]">PCIE:MSI_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_ON" title="PCIE:MSI_CAP_ON">PCIE:MSI_CAP_ON</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE" title="PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE">PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 32</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[0]">PCIE:MSIX_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[1]">PCIE:MSIX_BASE_PTR[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[2]">PCIE:MSIX_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[3]">PCIE:MSIX_BASE_PTR[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[4]">PCIE:MSIX_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[5]">PCIE:MSIX_BASE_PTR[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[6]">PCIE:MSIX_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[7]">PCIE:MSIX_BASE_PTR[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[0]">PCIE:MSIX_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[1]">PCIE:MSIX_CAP_ID[1]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[2]">PCIE:MSIX_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[3]">PCIE:MSIX_CAP_ID[3]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[4]">PCIE:MSIX_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[5]">PCIE:MSIX_CAP_ID[5]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[6]">PCIE:MSIX_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[7]">PCIE:MSIX_CAP_ID[7]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[0]">PCIE:MSIX_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[1]">PCIE:MSIX_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[2]">PCIE:MSIX_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[3]">PCIE:MSIX_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[4]">PCIE:MSIX_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[5]">PCIE:MSIX_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[6]">PCIE:MSIX_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[7]">PCIE:MSIX_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ON" title="PCIE:MSIX_CAP_ON">PCIE:MSIX_CAP_ON</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_BIR" title="PCIE:MSIX_CAP_PBA_BIR[0]">PCIE:MSIX_CAP_PBA_BIR[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_BIR" title="PCIE:MSIX_CAP_PBA_BIR[1]">PCIE:MSIX_CAP_PBA_BIR[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_BIR" title="PCIE:MSIX_CAP_PBA_BIR[2]">PCIE:MSIX_CAP_PBA_BIR[2]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[0]">PCIE:MSIX_CAP_PBA_OFFSET[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[1]">PCIE:MSIX_CAP_PBA_OFFSET[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[2]">PCIE:MSIX_CAP_PBA_OFFSET[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[3]">PCIE:MSIX_CAP_PBA_OFFSET[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[4]">PCIE:MSIX_CAP_PBA_OFFSET[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[5]">PCIE:MSIX_CAP_PBA_OFFSET[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[6]">PCIE:MSIX_CAP_PBA_OFFSET[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[7]">PCIE:MSIX_CAP_PBA_OFFSET[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[8]">PCIE:MSIX_CAP_PBA_OFFSET[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[9]">PCIE:MSIX_CAP_PBA_OFFSET[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[10]">PCIE:MSIX_CAP_PBA_OFFSET[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[11]">PCIE:MSIX_CAP_PBA_OFFSET[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[12]">PCIE:MSIX_CAP_PBA_OFFSET[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[13]">PCIE:MSIX_CAP_PBA_OFFSET[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[14]">PCIE:MSIX_CAP_PBA_OFFSET[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[15]">PCIE:MSIX_CAP_PBA_OFFSET[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[16]">PCIE:MSIX_CAP_PBA_OFFSET[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[17]">PCIE:MSIX_CAP_PBA_OFFSET[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[18]">PCIE:MSIX_CAP_PBA_OFFSET[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[19]">PCIE:MSIX_CAP_PBA_OFFSET[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[20]">PCIE:MSIX_CAP_PBA_OFFSET[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[21]">PCIE:MSIX_CAP_PBA_OFFSET[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[22]">PCIE:MSIX_CAP_PBA_OFFSET[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[23]">PCIE:MSIX_CAP_PBA_OFFSET[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[24]">PCIE:MSIX_CAP_PBA_OFFSET[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[25]">PCIE:MSIX_CAP_PBA_OFFSET[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[26]">PCIE:MSIX_CAP_PBA_OFFSET[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[27]">PCIE:MSIX_CAP_PBA_OFFSET[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[28]">PCIE:MSIX_CAP_PBA_OFFSET[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_BIR" title="PCIE:MSIX_CAP_TABLE_BIR[0]">PCIE:MSIX_CAP_TABLE_BIR[0]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_BIR" title="PCIE:MSIX_CAP_TABLE_BIR[1]">PCIE:MSIX_CAP_TABLE_BIR[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_BIR" title="PCIE:MSIX_CAP_TABLE_BIR[2]">PCIE:MSIX_CAP_TABLE_BIR[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[0]">PCIE:MSIX_CAP_TABLE_OFFSET[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[1]">PCIE:MSIX_CAP_TABLE_OFFSET[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[2]">PCIE:MSIX_CAP_TABLE_OFFSET[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[3]">PCIE:MSIX_CAP_TABLE_OFFSET[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[4]">PCIE:MSIX_CAP_TABLE_OFFSET[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[5]">PCIE:MSIX_CAP_TABLE_OFFSET[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[6]">PCIE:MSIX_CAP_TABLE_OFFSET[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[7]">PCIE:MSIX_CAP_TABLE_OFFSET[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[8]">PCIE:MSIX_CAP_TABLE_OFFSET[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[9]">PCIE:MSIX_CAP_TABLE_OFFSET[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[10]">PCIE:MSIX_CAP_TABLE_OFFSET[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[11]">PCIE:MSIX_CAP_TABLE_OFFSET[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[12]">PCIE:MSIX_CAP_TABLE_OFFSET[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[13]">PCIE:MSIX_CAP_TABLE_OFFSET[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[14]">PCIE:MSIX_CAP_TABLE_OFFSET[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[15]">PCIE:MSIX_CAP_TABLE_OFFSET[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[16]">PCIE:MSIX_CAP_TABLE_OFFSET[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[17]">PCIE:MSIX_CAP_TABLE_OFFSET[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[18]">PCIE:MSIX_CAP_TABLE_OFFSET[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[19]">PCIE:MSIX_CAP_TABLE_OFFSET[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[20]">PCIE:MSIX_CAP_TABLE_OFFSET[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[21]">PCIE:MSIX_CAP_TABLE_OFFSET[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[22]">PCIE:MSIX_CAP_TABLE_OFFSET[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[23]">PCIE:MSIX_CAP_TABLE_OFFSET[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[24]">PCIE:MSIX_CAP_TABLE_OFFSET[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[25]">PCIE:MSIX_CAP_TABLE_OFFSET[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[26]">PCIE:MSIX_CAP_TABLE_OFFSET[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[27]">PCIE:MSIX_CAP_TABLE_OFFSET[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[28]">PCIE:MSIX_CAP_TABLE_OFFSET[28]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 33</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[0]">PCIE:MSIX_CAP_TABLE_SIZE[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[1]">PCIE:MSIX_CAP_TABLE_SIZE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[2]">PCIE:MSIX_CAP_TABLE_SIZE[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[3]">PCIE:MSIX_CAP_TABLE_SIZE[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[4]">PCIE:MSIX_CAP_TABLE_SIZE[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[5]">PCIE:MSIX_CAP_TABLE_SIZE[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[6]">PCIE:MSIX_CAP_TABLE_SIZE[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[7]">PCIE:MSIX_CAP_TABLE_SIZE[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[8]">PCIE:MSIX_CAP_TABLE_SIZE[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[9]">PCIE:MSIX_CAP_TABLE_SIZE[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[10]">PCIE:MSIX_CAP_TABLE_SIZE[10]</a></td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[0]">PCIE:PCIE_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[1]">PCIE:PCIE_BASE_PTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[2]">PCIE:PCIE_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[3]">PCIE:PCIE_BASE_PTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[4]">PCIE:PCIE_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[5]">PCIE:PCIE_BASE_PTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[6]">PCIE:PCIE_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[7]">PCIE:PCIE_BASE_PTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[0]">PCIE:PCIE_CAP_CAPABILITY_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[1]">PCIE:PCIE_CAP_CAPABILITY_ID[1]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[2]">PCIE:PCIE_CAP_CAPABILITY_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[3]">PCIE:PCIE_CAP_CAPABILITY_ID[3]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[4]">PCIE:PCIE_CAP_CAPABILITY_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[5]">PCIE:PCIE_CAP_CAPABILITY_ID[5]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[6]">PCIE:PCIE_CAP_CAPABILITY_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[7]">PCIE:PCIE_CAP_CAPABILITY_ID[7]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[0]">PCIE:PCIE_CAP_CAPABILITY_VERSION[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[1]">PCIE:PCIE_CAP_CAPABILITY_VERSION[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[2]">PCIE:PCIE_CAP_CAPABILITY_VERSION[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[3]">PCIE:PCIE_CAP_CAPABILITY_VERSION[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[0]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[1]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[1]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[2]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[3]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[0]">PCIE:PCIE_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[1]">PCIE:PCIE_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[2]">PCIE:PCIE_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[3]">PCIE:PCIE_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[4]">PCIE:PCIE_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[5]">PCIE:PCIE_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[6]">PCIE:PCIE_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[7]">PCIE:PCIE_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_ON" title="PCIE:PCIE_CAP_ON">PCIE:PCIE_CAP_ON</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_RSVD_15_14" title="PCIE:PCIE_CAP_RSVD_15_14[0]">PCIE:PCIE_CAP_RSVD_15_14[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_RSVD_15_14" title="PCIE:PCIE_CAP_RSVD_15_14[1]">PCIE:PCIE_CAP_RSVD_15_14[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_CAP_SLOT_IMPLEMENTED" title="PCIE:PCIE_CAP_SLOT_IMPLEMENTED">PCIE:PCIE_CAP_SLOT_IMPLEMENTED</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[0]">PCIE:PCIE_REVISION[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[1]">PCIE:PCIE_REVISION[1]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[2]">PCIE:PCIE_REVISION[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[3]">PCIE:PCIE_REVISION[3]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[0]">PCIE:PM_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[1]">PCIE:PM_BASE_PTR[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[2]">PCIE:PM_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[3]">PCIE:PM_BASE_PTR[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[4]">PCIE:PM_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[5]">PCIE:PM_BASE_PTR[5]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[6]">PCIE:PM_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[7]">PCIE:PM_BASE_PTR[7]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_AUXCURRENT" title="PCIE:PM_CAP_AUXCURRENT[0]">PCIE:PM_CAP_AUXCURRENT[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_AUXCURRENT" title="PCIE:PM_CAP_AUXCURRENT[1]">PCIE:PM_CAP_AUXCURRENT[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_AUXCURRENT" title="PCIE:PM_CAP_AUXCURRENT[2]">PCIE:PM_CAP_AUXCURRENT[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_D1SUPPORT" title="PCIE:PM_CAP_D1SUPPORT">PCIE:PM_CAP_D1SUPPORT</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_D2SUPPORT" title="PCIE:PM_CAP_D2SUPPORT">PCIE:PM_CAP_D2SUPPORT</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_DSI" title="PCIE:PM_CAP_DSI">PCIE:PM_CAP_DSI</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[0]">PCIE:PM_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[1]">PCIE:PM_CAP_ID[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[2]">PCIE:PM_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[3]">PCIE:PM_CAP_ID[3]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[4]">PCIE:PM_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[5]">PCIE:PM_CAP_ID[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[6]">PCIE:PM_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[7]">PCIE:PM_CAP_ID[7]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[0]">PCIE:PM_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[1]">PCIE:PM_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[2]">PCIE:PM_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[3]">PCIE:PM_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[4]">PCIE:PM_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[5]">PCIE:PM_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[6]">PCIE:PM_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[7]">PCIE:PM_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_ON" title="PCIE:PM_CAP_ON">PCIE:PM_CAP_ON</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_PME_CLOCK" title="PCIE:PM_CAP_PME_CLOCK">PCIE:PM_CAP_PME_CLOCK</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[0]">PCIE:PM_CAP_PMESUPPORT[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[1]">PCIE:PM_CAP_PMESUPPORT[1]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[2]">PCIE:PM_CAP_PMESUPPORT[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[3]">PCIE:PM_CAP_PMESUPPORT[3]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[4]">PCIE:PM_CAP_PMESUPPORT[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_RSVD_04" title="PCIE:PM_CAP_RSVD_04">PCIE:PM_CAP_RSVD_04</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 34</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_VERSION" title="PCIE:PM_CAP_VERSION[0]">PCIE:PM_CAP_VERSION[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_VERSION" title="PCIE:PM_CAP_VERSION[1]">PCIE:PM_CAP_VERSION[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CAP_VERSION" title="PCIE:PM_CAP_VERSION[2]">PCIE:PM_CAP_VERSION[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CSR_B2B3" title="PCIE:PM_CSR_B2B3">PCIE:PM_CSR_B2B3</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CSR_BPCCEN" title="PCIE:PM_CSR_BPCCEN">PCIE:PM_CSR_BPCCEN</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_CSR_NOSOFTRST" title="PCIE:PM_CSR_NOSOFTRST">PCIE:PM_CSR_NOSOFTRST</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE0" title="PCIE:PM_DATA_SCALE0[0]">PCIE:PM_DATA_SCALE0[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE0" title="PCIE:PM_DATA_SCALE0[1]">PCIE:PM_DATA_SCALE0[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE1" title="PCIE:PM_DATA_SCALE1[0]">PCIE:PM_DATA_SCALE1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE1" title="PCIE:PM_DATA_SCALE1[1]">PCIE:PM_DATA_SCALE1[1]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE2" title="PCIE:PM_DATA_SCALE2[0]">PCIE:PM_DATA_SCALE2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE2" title="PCIE:PM_DATA_SCALE2[1]">PCIE:PM_DATA_SCALE2[1]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE3" title="PCIE:PM_DATA_SCALE3[0]">PCIE:PM_DATA_SCALE3[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE3" title="PCIE:PM_DATA_SCALE3[1]">PCIE:PM_DATA_SCALE3[1]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE4" title="PCIE:PM_DATA_SCALE4[0]">PCIE:PM_DATA_SCALE4[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE4" title="PCIE:PM_DATA_SCALE4[1]">PCIE:PM_DATA_SCALE4[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE5" title="PCIE:PM_DATA_SCALE5[0]">PCIE:PM_DATA_SCALE5[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE5" title="PCIE:PM_DATA_SCALE5[1]">PCIE:PM_DATA_SCALE5[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE6" title="PCIE:PM_DATA_SCALE6[0]">PCIE:PM_DATA_SCALE6[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE6" title="PCIE:PM_DATA_SCALE6[1]">PCIE:PM_DATA_SCALE6[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE7" title="PCIE:PM_DATA_SCALE7[0]">PCIE:PM_DATA_SCALE7[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE7" title="PCIE:PM_DATA_SCALE7[1]">PCIE:PM_DATA_SCALE7[1]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA0" title="PCIE:PM_DATA0[0]">PCIE:PM_DATA0[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA0" title="PCIE:PM_DATA0[1]">PCIE:PM_DATA0[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA0" title="PCIE:PM_DATA0[2]">PCIE:PM_DATA0[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA0" title="PCIE:PM_DATA0[3]">PCIE:PM_DATA0[3]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA0" title="PCIE:PM_DATA0[4]">PCIE:PM_DATA0[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA0" title="PCIE:PM_DATA0[5]">PCIE:PM_DATA0[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA0" title="PCIE:PM_DATA0[6]">PCIE:PM_DATA0[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA0" title="PCIE:PM_DATA0[7]">PCIE:PM_DATA0[7]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA1" title="PCIE:PM_DATA1[0]">PCIE:PM_DATA1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA1" title="PCIE:PM_DATA1[1]">PCIE:PM_DATA1[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA1" title="PCIE:PM_DATA1[2]">PCIE:PM_DATA1[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA1" title="PCIE:PM_DATA1[3]">PCIE:PM_DATA1[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA1" title="PCIE:PM_DATA1[4]">PCIE:PM_DATA1[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA1" title="PCIE:PM_DATA1[5]">PCIE:PM_DATA1[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA1" title="PCIE:PM_DATA1[6]">PCIE:PM_DATA1[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA1" title="PCIE:PM_DATA1[7]">PCIE:PM_DATA1[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA2" title="PCIE:PM_DATA2[0]">PCIE:PM_DATA2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA2" title="PCIE:PM_DATA2[1]">PCIE:PM_DATA2[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA2" title="PCIE:PM_DATA2[2]">PCIE:PM_DATA2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA2" title="PCIE:PM_DATA2[3]">PCIE:PM_DATA2[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA2" title="PCIE:PM_DATA2[4]">PCIE:PM_DATA2[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA2" title="PCIE:PM_DATA2[5]">PCIE:PM_DATA2[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA2" title="PCIE:PM_DATA2[6]">PCIE:PM_DATA2[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA2" title="PCIE:PM_DATA2[7]">PCIE:PM_DATA2[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA3" title="PCIE:PM_DATA3[0]">PCIE:PM_DATA3[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA3" title="PCIE:PM_DATA3[1]">PCIE:PM_DATA3[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA3" title="PCIE:PM_DATA3[2]">PCIE:PM_DATA3[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA3" title="PCIE:PM_DATA3[3]">PCIE:PM_DATA3[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA3" title="PCIE:PM_DATA3[4]">PCIE:PM_DATA3[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA3" title="PCIE:PM_DATA3[5]">PCIE:PM_DATA3[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA3" title="PCIE:PM_DATA3[6]">PCIE:PM_DATA3[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA3" title="PCIE:PM_DATA3[7]">PCIE:PM_DATA3[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA4" title="PCIE:PM_DATA4[0]">PCIE:PM_DATA4[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA4" title="PCIE:PM_DATA4[1]">PCIE:PM_DATA4[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA4" title="PCIE:PM_DATA4[2]">PCIE:PM_DATA4[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA4" title="PCIE:PM_DATA4[3]">PCIE:PM_DATA4[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA4" title="PCIE:PM_DATA4[4]">PCIE:PM_DATA4[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA4" title="PCIE:PM_DATA4[5]">PCIE:PM_DATA4[5]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA4" title="PCIE:PM_DATA4[6]">PCIE:PM_DATA4[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA4" title="PCIE:PM_DATA4[7]">PCIE:PM_DATA4[7]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA5" title="PCIE:PM_DATA5[0]">PCIE:PM_DATA5[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA5" title="PCIE:PM_DATA5[1]">PCIE:PM_DATA5[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA5" title="PCIE:PM_DATA5[2]">PCIE:PM_DATA5[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA5" title="PCIE:PM_DATA5[3]">PCIE:PM_DATA5[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA5" title="PCIE:PM_DATA5[4]">PCIE:PM_DATA5[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA5" title="PCIE:PM_DATA5[5]">PCIE:PM_DATA5[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA5" title="PCIE:PM_DATA5[6]">PCIE:PM_DATA5[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA5" title="PCIE:PM_DATA5[7]">PCIE:PM_DATA5[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA6" title="PCIE:PM_DATA6[0]">PCIE:PM_DATA6[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA6" title="PCIE:PM_DATA6[1]">PCIE:PM_DATA6[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA6" title="PCIE:PM_DATA6[2]">PCIE:PM_DATA6[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA6" title="PCIE:PM_DATA6[3]">PCIE:PM_DATA6[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA6" title="PCIE:PM_DATA6[4]">PCIE:PM_DATA6[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA6" title="PCIE:PM_DATA6[5]">PCIE:PM_DATA6[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA6" title="PCIE:PM_DATA6[6]">PCIE:PM_DATA6[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA6" title="PCIE:PM_DATA6[7]">PCIE:PM_DATA6[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA7" title="PCIE:PM_DATA7[0]">PCIE:PM_DATA7[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA7" title="PCIE:PM_DATA7[1]">PCIE:PM_DATA7[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA7" title="PCIE:PM_DATA7[2]">PCIE:PM_DATA7[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA7" title="PCIE:PM_DATA7[3]">PCIE:PM_DATA7[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA7" title="PCIE:PM_DATA7[4]">PCIE:PM_DATA7[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA7" title="PCIE:PM_DATA7[5]">PCIE:PM_DATA7[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA7" title="PCIE:PM_DATA7[6]">PCIE:PM_DATA7[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_DATA7" title="PCIE:PM_DATA7[7]">PCIE:PM_DATA7[7]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 35</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[0]">PCIE:RBAR_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[1]">PCIE:RBAR_BASE_PTR[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[2]">PCIE:RBAR_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[3]">PCIE:RBAR_BASE_PTR[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[4]">PCIE:RBAR_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[5]">PCIE:RBAR_BASE_PTR[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[6]">PCIE:RBAR_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[7]">PCIE:RBAR_BASE_PTR[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[8]">PCIE:RBAR_BASE_PTR[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[9]">PCIE:RBAR_BASE_PTR[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[10]">PCIE:RBAR_BASE_PTR[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[11]">PCIE:RBAR_BASE_PTR[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[0]">PCIE:RBAR_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[1]">PCIE:RBAR_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[2]">PCIE:RBAR_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[3]">PCIE:RBAR_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[4]">PCIE:RBAR_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[5]">PCIE:RBAR_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[6]">PCIE:RBAR_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[7]">PCIE:RBAR_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[8]">PCIE:RBAR_CAP_NEXTPTR[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[9]">PCIE:RBAR_CAP_NEXTPTR[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[10]">PCIE:RBAR_CAP_NEXTPTR[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[11]">PCIE:RBAR_CAP_NEXTPTR[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ON" title="PCIE:RBAR_CAP_ON">PCIE:RBAR_CAP_ON</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[0]">PCIE:RBAR_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[1]">PCIE:RBAR_CAP_ID[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[2]">PCIE:RBAR_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[3]">PCIE:RBAR_CAP_ID[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[4]">PCIE:RBAR_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[5]">PCIE:RBAR_CAP_ID[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[6]">PCIE:RBAR_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[7]">PCIE:RBAR_CAP_ID[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[8]">PCIE:RBAR_CAP_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[9]">PCIE:RBAR_CAP_ID[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[10]">PCIE:RBAR_CAP_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[11]">PCIE:RBAR_CAP_ID[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[12]">PCIE:RBAR_CAP_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[13]">PCIE:RBAR_CAP_ID[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[14]">PCIE:RBAR_CAP_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[15]">PCIE:RBAR_CAP_ID[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_VERSION" title="PCIE:RBAR_CAP_VERSION[0]">PCIE:RBAR_CAP_VERSION[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_VERSION" title="PCIE:RBAR_CAP_VERSION[1]">PCIE:RBAR_CAP_VERSION[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_VERSION" title="PCIE:RBAR_CAP_VERSION[2]">PCIE:RBAR_CAP_VERSION[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_VERSION" title="PCIE:RBAR_CAP_VERSION[3]">PCIE:RBAR_CAP_VERSION[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_NUM" title="PCIE:RBAR_NUM[0]">PCIE:RBAR_NUM[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_NUM" title="PCIE:RBAR_NUM[1]">PCIE:RBAR_NUM[1]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_NUM" title="PCIE:RBAR_NUM[2]">PCIE:RBAR_NUM[2]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[0]">PCIE:RBAR_CAP_SUP0[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[1]">PCIE:RBAR_CAP_SUP0[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[2]">PCIE:RBAR_CAP_SUP0[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[3]">PCIE:RBAR_CAP_SUP0[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[4]">PCIE:RBAR_CAP_SUP0[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[5]">PCIE:RBAR_CAP_SUP0[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[6]">PCIE:RBAR_CAP_SUP0[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[7]">PCIE:RBAR_CAP_SUP0[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[8]">PCIE:RBAR_CAP_SUP0[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[9]">PCIE:RBAR_CAP_SUP0[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[10]">PCIE:RBAR_CAP_SUP0[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[11]">PCIE:RBAR_CAP_SUP0[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[12]">PCIE:RBAR_CAP_SUP0[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[13]">PCIE:RBAR_CAP_SUP0[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[14]">PCIE:RBAR_CAP_SUP0[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[15]">PCIE:RBAR_CAP_SUP0[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[16]">PCIE:RBAR_CAP_SUP0[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[17]">PCIE:RBAR_CAP_SUP0[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[18]">PCIE:RBAR_CAP_SUP0[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[19]">PCIE:RBAR_CAP_SUP0[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[20]">PCIE:RBAR_CAP_SUP0[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[21]">PCIE:RBAR_CAP_SUP0[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[22]">PCIE:RBAR_CAP_SUP0[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[23]">PCIE:RBAR_CAP_SUP0[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[24]">PCIE:RBAR_CAP_SUP0[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[25]">PCIE:RBAR_CAP_SUP0[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[26]">PCIE:RBAR_CAP_SUP0[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[27]">PCIE:RBAR_CAP_SUP0[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[28]">PCIE:RBAR_CAP_SUP0[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[29]">PCIE:RBAR_CAP_SUP0[29]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[30]">PCIE:RBAR_CAP_SUP0[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[31]">PCIE:RBAR_CAP_SUP0[31]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 36</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[0]">PCIE:RBAR_CAP_SUP1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[1]">PCIE:RBAR_CAP_SUP1[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[2]">PCIE:RBAR_CAP_SUP1[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[3]">PCIE:RBAR_CAP_SUP1[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[4]">PCIE:RBAR_CAP_SUP1[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[5]">PCIE:RBAR_CAP_SUP1[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[6]">PCIE:RBAR_CAP_SUP1[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[7]">PCIE:RBAR_CAP_SUP1[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[8]">PCIE:RBAR_CAP_SUP1[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[9]">PCIE:RBAR_CAP_SUP1[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[10]">PCIE:RBAR_CAP_SUP1[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[11]">PCIE:RBAR_CAP_SUP1[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[12]">PCIE:RBAR_CAP_SUP1[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[13]">PCIE:RBAR_CAP_SUP1[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[14]">PCIE:RBAR_CAP_SUP1[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[15]">PCIE:RBAR_CAP_SUP1[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[16]">PCIE:RBAR_CAP_SUP1[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[17]">PCIE:RBAR_CAP_SUP1[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[18]">PCIE:RBAR_CAP_SUP1[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[19]">PCIE:RBAR_CAP_SUP1[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[20]">PCIE:RBAR_CAP_SUP1[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[21]">PCIE:RBAR_CAP_SUP1[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[22]">PCIE:RBAR_CAP_SUP1[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[23]">PCIE:RBAR_CAP_SUP1[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[24]">PCIE:RBAR_CAP_SUP1[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[25]">PCIE:RBAR_CAP_SUP1[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[26]">PCIE:RBAR_CAP_SUP1[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[27]">PCIE:RBAR_CAP_SUP1[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[28]">PCIE:RBAR_CAP_SUP1[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[29]">PCIE:RBAR_CAP_SUP1[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[30]">PCIE:RBAR_CAP_SUP1[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[31]">PCIE:RBAR_CAP_SUP1[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[0]">PCIE:RBAR_CAP_SUP2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[1]">PCIE:RBAR_CAP_SUP2[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[2]">PCIE:RBAR_CAP_SUP2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[3]">PCIE:RBAR_CAP_SUP2[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[4]">PCIE:RBAR_CAP_SUP2[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[5]">PCIE:RBAR_CAP_SUP2[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[6]">PCIE:RBAR_CAP_SUP2[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[7]">PCIE:RBAR_CAP_SUP2[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[8]">PCIE:RBAR_CAP_SUP2[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[9]">PCIE:RBAR_CAP_SUP2[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[10]">PCIE:RBAR_CAP_SUP2[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[11]">PCIE:RBAR_CAP_SUP2[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[12]">PCIE:RBAR_CAP_SUP2[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[13]">PCIE:RBAR_CAP_SUP2[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[14]">PCIE:RBAR_CAP_SUP2[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[15]">PCIE:RBAR_CAP_SUP2[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[16]">PCIE:RBAR_CAP_SUP2[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[17]">PCIE:RBAR_CAP_SUP2[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[18]">PCIE:RBAR_CAP_SUP2[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[19]">PCIE:RBAR_CAP_SUP2[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[20]">PCIE:RBAR_CAP_SUP2[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[21]">PCIE:RBAR_CAP_SUP2[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[22]">PCIE:RBAR_CAP_SUP2[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[23]">PCIE:RBAR_CAP_SUP2[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[24]">PCIE:RBAR_CAP_SUP2[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[25]">PCIE:RBAR_CAP_SUP2[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[26]">PCIE:RBAR_CAP_SUP2[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[27]">PCIE:RBAR_CAP_SUP2[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[28]">PCIE:RBAR_CAP_SUP2[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[29]">PCIE:RBAR_CAP_SUP2[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[30]">PCIE:RBAR_CAP_SUP2[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[31]">PCIE:RBAR_CAP_SUP2[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[0]">PCIE:RBAR_CAP_SUP3[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[1]">PCIE:RBAR_CAP_SUP3[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[2]">PCIE:RBAR_CAP_SUP3[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[3]">PCIE:RBAR_CAP_SUP3[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[4]">PCIE:RBAR_CAP_SUP3[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[5]">PCIE:RBAR_CAP_SUP3[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[6]">PCIE:RBAR_CAP_SUP3[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[7]">PCIE:RBAR_CAP_SUP3[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[8]">PCIE:RBAR_CAP_SUP3[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[9]">PCIE:RBAR_CAP_SUP3[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[10]">PCIE:RBAR_CAP_SUP3[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[11]">PCIE:RBAR_CAP_SUP3[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[12]">PCIE:RBAR_CAP_SUP3[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[13]">PCIE:RBAR_CAP_SUP3[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[14]">PCIE:RBAR_CAP_SUP3[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[15]">PCIE:RBAR_CAP_SUP3[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[16]">PCIE:RBAR_CAP_SUP3[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[17]">PCIE:RBAR_CAP_SUP3[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[18]">PCIE:RBAR_CAP_SUP3[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[19]">PCIE:RBAR_CAP_SUP3[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[20]">PCIE:RBAR_CAP_SUP3[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[21]">PCIE:RBAR_CAP_SUP3[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[22]">PCIE:RBAR_CAP_SUP3[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[23]">PCIE:RBAR_CAP_SUP3[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[24]">PCIE:RBAR_CAP_SUP3[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[25]">PCIE:RBAR_CAP_SUP3[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[26]">PCIE:RBAR_CAP_SUP3[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[27]">PCIE:RBAR_CAP_SUP3[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[28]">PCIE:RBAR_CAP_SUP3[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[29]">PCIE:RBAR_CAP_SUP3[29]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[30]">PCIE:RBAR_CAP_SUP3[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[31]">PCIE:RBAR_CAP_SUP3[31]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 37</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[0]">PCIE:RBAR_CAP_SUP4[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[1]">PCIE:RBAR_CAP_SUP4[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[2]">PCIE:RBAR_CAP_SUP4[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[3]">PCIE:RBAR_CAP_SUP4[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[4]">PCIE:RBAR_CAP_SUP4[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[5]">PCIE:RBAR_CAP_SUP4[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[6]">PCIE:RBAR_CAP_SUP4[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[7]">PCIE:RBAR_CAP_SUP4[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[8]">PCIE:RBAR_CAP_SUP4[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[9]">PCIE:RBAR_CAP_SUP4[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[10]">PCIE:RBAR_CAP_SUP4[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[11]">PCIE:RBAR_CAP_SUP4[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[12]">PCIE:RBAR_CAP_SUP4[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[13]">PCIE:RBAR_CAP_SUP4[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[14]">PCIE:RBAR_CAP_SUP4[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[15]">PCIE:RBAR_CAP_SUP4[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[16]">PCIE:RBAR_CAP_SUP4[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[17]">PCIE:RBAR_CAP_SUP4[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[18]">PCIE:RBAR_CAP_SUP4[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[19]">PCIE:RBAR_CAP_SUP4[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[20]">PCIE:RBAR_CAP_SUP4[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[21]">PCIE:RBAR_CAP_SUP4[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[22]">PCIE:RBAR_CAP_SUP4[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[23]">PCIE:RBAR_CAP_SUP4[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[24]">PCIE:RBAR_CAP_SUP4[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[25]">PCIE:RBAR_CAP_SUP4[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[26]">PCIE:RBAR_CAP_SUP4[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[27]">PCIE:RBAR_CAP_SUP4[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[28]">PCIE:RBAR_CAP_SUP4[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[29]">PCIE:RBAR_CAP_SUP4[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[30]">PCIE:RBAR_CAP_SUP4[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[31]">PCIE:RBAR_CAP_SUP4[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[0]">PCIE:RBAR_CAP_SUP5[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[1]">PCIE:RBAR_CAP_SUP5[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[2]">PCIE:RBAR_CAP_SUP5[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[3]">PCIE:RBAR_CAP_SUP5[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[4]">PCIE:RBAR_CAP_SUP5[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[5]">PCIE:RBAR_CAP_SUP5[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[6]">PCIE:RBAR_CAP_SUP5[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[7]">PCIE:RBAR_CAP_SUP5[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[8]">PCIE:RBAR_CAP_SUP5[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[9]">PCIE:RBAR_CAP_SUP5[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[10]">PCIE:RBAR_CAP_SUP5[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[11]">PCIE:RBAR_CAP_SUP5[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[12]">PCIE:RBAR_CAP_SUP5[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[13]">PCIE:RBAR_CAP_SUP5[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[14]">PCIE:RBAR_CAP_SUP5[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[15]">PCIE:RBAR_CAP_SUP5[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[16]">PCIE:RBAR_CAP_SUP5[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[17]">PCIE:RBAR_CAP_SUP5[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[18]">PCIE:RBAR_CAP_SUP5[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[19]">PCIE:RBAR_CAP_SUP5[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[20]">PCIE:RBAR_CAP_SUP5[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[21]">PCIE:RBAR_CAP_SUP5[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[22]">PCIE:RBAR_CAP_SUP5[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[23]">PCIE:RBAR_CAP_SUP5[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[24]">PCIE:RBAR_CAP_SUP5[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[25]">PCIE:RBAR_CAP_SUP5[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[26]">PCIE:RBAR_CAP_SUP5[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[27]">PCIE:RBAR_CAP_SUP5[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[28]">PCIE:RBAR_CAP_SUP5[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[29]">PCIE:RBAR_CAP_SUP5[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[30]">PCIE:RBAR_CAP_SUP5[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[31]">PCIE:RBAR_CAP_SUP5[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX0" title="PCIE:RBAR_CAP_INDEX0[0]">PCIE:RBAR_CAP_INDEX0[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX0" title="PCIE:RBAR_CAP_INDEX0[1]">PCIE:RBAR_CAP_INDEX0[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX0" title="PCIE:RBAR_CAP_INDEX0[2]">PCIE:RBAR_CAP_INDEX0[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX1" title="PCIE:RBAR_CAP_INDEX1[0]">PCIE:RBAR_CAP_INDEX1[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX1" title="PCIE:RBAR_CAP_INDEX1[1]">PCIE:RBAR_CAP_INDEX1[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX1" title="PCIE:RBAR_CAP_INDEX1[2]">PCIE:RBAR_CAP_INDEX1[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX2" title="PCIE:RBAR_CAP_INDEX2[0]">PCIE:RBAR_CAP_INDEX2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX2" title="PCIE:RBAR_CAP_INDEX2[1]">PCIE:RBAR_CAP_INDEX2[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX2" title="PCIE:RBAR_CAP_INDEX2[2]">PCIE:RBAR_CAP_INDEX2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX3" title="PCIE:RBAR_CAP_INDEX3[0]">PCIE:RBAR_CAP_INDEX3[0]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX3" title="PCIE:RBAR_CAP_INDEX3[1]">PCIE:RBAR_CAP_INDEX3[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX3" title="PCIE:RBAR_CAP_INDEX3[2]">PCIE:RBAR_CAP_INDEX3[2]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX4" title="PCIE:RBAR_CAP_INDEX4[0]">PCIE:RBAR_CAP_INDEX4[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX4" title="PCIE:RBAR_CAP_INDEX4[1]">PCIE:RBAR_CAP_INDEX4[1]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX4" title="PCIE:RBAR_CAP_INDEX4[2]">PCIE:RBAR_CAP_INDEX4[2]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX5" title="PCIE:RBAR_CAP_INDEX5[0]">PCIE:RBAR_CAP_INDEX5[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX5" title="PCIE:RBAR_CAP_INDEX5[1]">PCIE:RBAR_CAP_INDEX5[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX5" title="PCIE:RBAR_CAP_INDEX5[2]">PCIE:RBAR_CAP_INDEX5[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[0]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[2]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[3]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[4]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[4]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 38</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[0]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[2]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[3]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[1]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[3]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[4]</a></td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:ROOT_CAP_CRS_SW_VISIBILITY" title="PCIE:ROOT_CAP_CRS_SW_VISIBILITY">PCIE:ROOT_CAP_CRS_SW_VISIBILITY</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SELECT_DLL_IF" title="PCIE:SELECT_DLL_IF">PCIE:SELECT_DLL_IF</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_ATT_BUTTON_PRESENT" title="PCIE:SLOT_CAP_ATT_BUTTON_PRESENT">PCIE:SLOT_CAP_ATT_BUTTON_PRESENT</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT" title="PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT">PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT" title="PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT">PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_HOTPLUG_CAPABLE" title="PCIE:SLOT_CAP_HOTPLUG_CAPABLE">PCIE:SLOT_CAP_HOTPLUG_CAPABLE</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_HOTPLUG_SURPRISE" title="PCIE:SLOT_CAP_HOTPLUG_SURPRISE">PCIE:SLOT_CAP_HOTPLUG_SURPRISE</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_MRL_SENSOR_PRESENT" title="PCIE:SLOT_CAP_MRL_SENSOR_PRESENT">PCIE:SLOT_CAP_MRL_SENSOR_PRESENT</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT" title="PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT">PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[0]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[1]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[2]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[3]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[4]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[5]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[6]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[7]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[8]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[9]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[10]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[11]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[12]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT" title="PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT">PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT" title="PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT">PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[0]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[1]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[0]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[1]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[1]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[2]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[3]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[3]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[4]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[5]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[5]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[6]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[7]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[7]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SSL_MESSAGE_AUTO" title="PCIE:SSL_MESSAGE_AUTO">PCIE:SSL_MESSAGE_AUTO</a></td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[0]">PCIE:VC_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[1]">PCIE:VC_BASE_PTR[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[2]">PCIE:VC_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[3]">PCIE:VC_BASE_PTR[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[4]">PCIE:VC_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[5]">PCIE:VC_BASE_PTR[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[6]">PCIE:VC_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[7]">PCIE:VC_BASE_PTR[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[8]">PCIE:VC_BASE_PTR[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[9]">PCIE:VC_BASE_PTR[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[10]">PCIE:VC_BASE_PTR[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[11]">PCIE:VC_BASE_PTR[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[0]">PCIE:VC_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[1]">PCIE:VC_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[2]">PCIE:VC_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[3]">PCIE:VC_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[4]">PCIE:VC_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[5]">PCIE:VC_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[6]">PCIE:VC_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[7]">PCIE:VC_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[8]">PCIE:VC_CAP_NEXTPTR[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[9]">PCIE:VC_CAP_NEXTPTR[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[10]">PCIE:VC_CAP_NEXTPTR[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[11]">PCIE:VC_CAP_NEXTPTR[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ON" title="PCIE:VC_CAP_ON">PCIE:VC_CAP_ON</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 39</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[0]">PCIE:VC_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[1]">PCIE:VC_CAP_ID[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[2]">PCIE:VC_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[3]">PCIE:VC_CAP_ID[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[4]">PCIE:VC_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[5]">PCIE:VC_CAP_ID[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[6]">PCIE:VC_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[7]">PCIE:VC_CAP_ID[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[8]">PCIE:VC_CAP_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[9]">PCIE:VC_CAP_ID[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[10]">PCIE:VC_CAP_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[11]">PCIE:VC_CAP_ID[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[12]">PCIE:VC_CAP_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[13]">PCIE:VC_CAP_ID[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[14]">PCIE:VC_CAP_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[15]">PCIE:VC_CAP_ID[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS" title="PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS">PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[0]">PCIE:VSEC_BASE_PTR[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[1]">PCIE:VSEC_BASE_PTR[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[2]">PCIE:VSEC_BASE_PTR[2]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[3]">PCIE:VSEC_BASE_PTR[3]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[4]">PCIE:VSEC_BASE_PTR[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[5]">PCIE:VSEC_BASE_PTR[5]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[6]">PCIE:VSEC_BASE_PTR[6]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[7]">PCIE:VSEC_BASE_PTR[7]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[8]">PCIE:VSEC_BASE_PTR[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[9]">PCIE:VSEC_BASE_PTR[9]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[10]">PCIE:VSEC_BASE_PTR[10]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[11]">PCIE:VSEC_BASE_PTR[11]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[0]">PCIE:VSEC_CAP_HDR_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[1]">PCIE:VSEC_CAP_HDR_ID[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[2]">PCIE:VSEC_CAP_HDR_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[3]">PCIE:VSEC_CAP_HDR_ID[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[4]">PCIE:VSEC_CAP_HDR_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[5]">PCIE:VSEC_CAP_HDR_ID[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[6]">PCIE:VSEC_CAP_HDR_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[7]">PCIE:VSEC_CAP_HDR_ID[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[8]">PCIE:VSEC_CAP_HDR_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[9]">PCIE:VSEC_CAP_HDR_ID[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[10]">PCIE:VSEC_CAP_HDR_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[11]">PCIE:VSEC_CAP_HDR_ID[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[12]">PCIE:VSEC_CAP_HDR_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[13]">PCIE:VSEC_CAP_HDR_ID[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[14]">PCIE:VSEC_CAP_HDR_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[15]">PCIE:VSEC_CAP_HDR_ID[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[0]">PCIE:VSEC_CAP_HDR_LENGTH[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[1]">PCIE:VSEC_CAP_HDR_LENGTH[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[2]">PCIE:VSEC_CAP_HDR_LENGTH[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[3]">PCIE:VSEC_CAP_HDR_LENGTH[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[4]">PCIE:VSEC_CAP_HDR_LENGTH[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[5]">PCIE:VSEC_CAP_HDR_LENGTH[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[6]">PCIE:VSEC_CAP_HDR_LENGTH[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[7]">PCIE:VSEC_CAP_HDR_LENGTH[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[8]">PCIE:VSEC_CAP_HDR_LENGTH[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[9]">PCIE:VSEC_CAP_HDR_LENGTH[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[10]">PCIE:VSEC_CAP_HDR_LENGTH[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[11]">PCIE:VSEC_CAP_HDR_LENGTH[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[0]">PCIE:VSEC_CAP_HDR_REVISION[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[1]">PCIE:VSEC_CAP_HDR_REVISION[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[2]">PCIE:VSEC_CAP_HDR_REVISION[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[3]">PCIE:VSEC_CAP_HDR_REVISION[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[0]">PCIE:VSEC_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[1]">PCIE:VSEC_CAP_ID[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[2]">PCIE:VSEC_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[3]">PCIE:VSEC_CAP_ID[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[4]">PCIE:VSEC_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[5]">PCIE:VSEC_CAP_ID[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[6]">PCIE:VSEC_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[7]">PCIE:VSEC_CAP_ID[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[8]">PCIE:VSEC_CAP_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[9]">PCIE:VSEC_CAP_ID[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[10]">PCIE:VSEC_CAP_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[11]">PCIE:VSEC_CAP_ID[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[12]">PCIE:VSEC_CAP_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[13]">PCIE:VSEC_CAP_ID[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[14]">PCIE:VSEC_CAP_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[15]">PCIE:VSEC_CAP_ID[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_IS_LINK_VISIBLE" title="PCIE:VSEC_CAP_IS_LINK_VISIBLE">PCIE:VSEC_CAP_IS_LINK_VISIBLE</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[0]">PCIE:VSEC_CAP_NEXTPTR[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[1]">PCIE:VSEC_CAP_NEXTPTR[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[2]">PCIE:VSEC_CAP_NEXTPTR[2]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[3]">PCIE:VSEC_CAP_NEXTPTR[3]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[4]">PCIE:VSEC_CAP_NEXTPTR[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[5]">PCIE:VSEC_CAP_NEXTPTR[5]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[6]">PCIE:VSEC_CAP_NEXTPTR[6]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[7]">PCIE:VSEC_CAP_NEXTPTR[7]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[8]">PCIE:VSEC_CAP_NEXTPTR[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[9]">PCIE:VSEC_CAP_NEXTPTR[9]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[10]">PCIE:VSEC_CAP_NEXTPTR[10]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[11]">PCIE:VSEC_CAP_NEXTPTR[11]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ON" title="PCIE:VSEC_CAP_ON">PCIE:VSEC_CAP_ON</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 40</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[0]">PCIE:VSEC_CAP_VERSION[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[1]">PCIE:VSEC_CAP_VERSION[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[2]">PCIE:VSEC_CAP_VERSION[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[3]">PCIE:VSEC_CAP_VERSION[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:USER_CLK_FREQ" title="PCIE:USER_CLK_FREQ[0]">PCIE:USER_CLK_FREQ[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:USER_CLK_FREQ" title="PCIE:USER_CLK_FREQ[1]">PCIE:USER_CLK_FREQ[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:USER_CLK_FREQ" title="PCIE:USER_CLK_FREQ[2]">PCIE:USER_CLK_FREQ[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[0]">PCIE:CRM_MODULE_RSTS[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[1]">PCIE:CRM_MODULE_RSTS[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[2]">PCIE:CRM_MODULE_RSTS[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[3]">PCIE:CRM_MODULE_RSTS[3]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[4]">PCIE:CRM_MODULE_RSTS[4]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[5]">PCIE:CRM_MODULE_RSTS[5]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[6]">PCIE:CRM_MODULE_RSTS[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[0]">PCIE:LL_ACK_TIMEOUT[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[1]">PCIE:LL_ACK_TIMEOUT[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[2]">PCIE:LL_ACK_TIMEOUT[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[3]">PCIE:LL_ACK_TIMEOUT[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[4]">PCIE:LL_ACK_TIMEOUT[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[5]">PCIE:LL_ACK_TIMEOUT[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[6]">PCIE:LL_ACK_TIMEOUT[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[7]">PCIE:LL_ACK_TIMEOUT[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[8]">PCIE:LL_ACK_TIMEOUT[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[9]">PCIE:LL_ACK_TIMEOUT[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[10]">PCIE:LL_ACK_TIMEOUT[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[11]">PCIE:LL_ACK_TIMEOUT[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[12]">PCIE:LL_ACK_TIMEOUT[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[13]">PCIE:LL_ACK_TIMEOUT[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[14]">PCIE:LL_ACK_TIMEOUT[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT_EN" title="PCIE:LL_ACK_TIMEOUT_EN">PCIE:LL_ACK_TIMEOUT_EN</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT_FUNC" title="PCIE:LL_ACK_TIMEOUT_FUNC[0]">PCIE:LL_ACK_TIMEOUT_FUNC[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT_FUNC" title="PCIE:LL_ACK_TIMEOUT_FUNC[1]">PCIE:LL_ACK_TIMEOUT_FUNC[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[0]">PCIE:LL_REPLAY_TIMEOUT[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[1]">PCIE:LL_REPLAY_TIMEOUT[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[2]">PCIE:LL_REPLAY_TIMEOUT[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[3]">PCIE:LL_REPLAY_TIMEOUT[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[4]">PCIE:LL_REPLAY_TIMEOUT[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[5]">PCIE:LL_REPLAY_TIMEOUT[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[6]">PCIE:LL_REPLAY_TIMEOUT[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[7]">PCIE:LL_REPLAY_TIMEOUT[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[8]">PCIE:LL_REPLAY_TIMEOUT[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[9]">PCIE:LL_REPLAY_TIMEOUT[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[10]">PCIE:LL_REPLAY_TIMEOUT[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[11]">PCIE:LL_REPLAY_TIMEOUT[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[12]">PCIE:LL_REPLAY_TIMEOUT[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[13]">PCIE:LL_REPLAY_TIMEOUT[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[14]">PCIE:LL_REPLAY_TIMEOUT[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT_EN" title="PCIE:LL_REPLAY_TIMEOUT_EN">PCIE:LL_REPLAY_TIMEOUT_EN</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT_FUNC" title="PCIE:LL_REPLAY_TIMEOUT_FUNC[0]">PCIE:LL_REPLAY_TIMEOUT_FUNC[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT_FUNC" title="PCIE:LL_REPLAY_TIMEOUT_FUNC[1]">PCIE:LL_REPLAY_TIMEOUT_FUNC[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[0]">PCIE:PM_ASPML0S_TIMEOUT[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[1]">PCIE:PM_ASPML0S_TIMEOUT[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[2]">PCIE:PM_ASPML0S_TIMEOUT[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[3]">PCIE:PM_ASPML0S_TIMEOUT[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[4]">PCIE:PM_ASPML0S_TIMEOUT[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[5]">PCIE:PM_ASPML0S_TIMEOUT[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[6]">PCIE:PM_ASPML0S_TIMEOUT[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[7]">PCIE:PM_ASPML0S_TIMEOUT[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[8]">PCIE:PM_ASPML0S_TIMEOUT[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[9]">PCIE:PM_ASPML0S_TIMEOUT[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[10]">PCIE:PM_ASPML0S_TIMEOUT[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[11]">PCIE:PM_ASPML0S_TIMEOUT[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[12]">PCIE:PM_ASPML0S_TIMEOUT[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[13]">PCIE:PM_ASPML0S_TIMEOUT[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[14]">PCIE:PM_ASPML0S_TIMEOUT[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT_EN" title="PCIE:PM_ASPML0S_TIMEOUT_EN">PCIE:PM_ASPML0S_TIMEOUT_EN</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 41</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT_FUNC" title="PCIE:PM_ASPML0S_TIMEOUT_FUNC[0]">PCIE:PM_ASPML0S_TIMEOUT_FUNC[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT_FUNC" title="PCIE:PM_ASPML0S_TIMEOUT_FUNC[1]">PCIE:PM_ASPML0S_TIMEOUT_FUNC[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_ASPM_FASTEXIT" title="PCIE:PM_ASPM_FASTEXIT">PCIE:PM_ASPM_FASTEXIT</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DISABLE_LANE_REVERSAL" title="PCIE:DISABLE_LANE_REVERSAL">PCIE:DISABLE_LANE_REVERSAL</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DISABLE_SCRAMBLING" title="PCIE:DISABLE_SCRAMBLING">PCIE:DISABLE_SCRAMBLING</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENTER_RVRY_EI_L0" title="PCIE:ENTER_RVRY_EI_L0">PCIE:ENTER_RVRY_EI_L0</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:INFER_EI" title="PCIE:INFER_EI[0]">PCIE:INFER_EI[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:INFER_EI" title="PCIE:INFER_EI[1]">PCIE:INFER_EI[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:INFER_EI" title="PCIE:INFER_EI[2]">PCIE:INFER_EI[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:INFER_EI" title="PCIE:INFER_EI[3]">PCIE:INFER_EI[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:INFER_EI" title="PCIE:INFER_EI[4]">PCIE:INFER_EI[4]</a></td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[0]">PCIE:LINK_CAP_MAX_LINK_WIDTH[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[1]">PCIE:LINK_CAP_MAX_LINK_WIDTH[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[2]">PCIE:LINK_CAP_MAX_LINK_WIDTH[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[3]">PCIE:LINK_CAP_MAX_LINK_WIDTH[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[4]">PCIE:LINK_CAP_MAX_LINK_WIDTH[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[5]">PCIE:LINK_CAP_MAX_LINK_WIDTH[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[0]">PCIE:LTSSM_MAX_LINK_WIDTH[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[1]">PCIE:LTSSM_MAX_LINK_WIDTH[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[2]">PCIE:LTSSM_MAX_LINK_WIDTH[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[3]">PCIE:LTSSM_MAX_LINK_WIDTH[3]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[4]">PCIE:LTSSM_MAX_LINK_WIDTH[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[5]">PCIE:LTSSM_MAX_LINK_WIDTH[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[0]">PCIE:N_FTS_COMCLK_GEN1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[1]">PCIE:N_FTS_COMCLK_GEN1[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[2]">PCIE:N_FTS_COMCLK_GEN1[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[3]">PCIE:N_FTS_COMCLK_GEN1[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[4]">PCIE:N_FTS_COMCLK_GEN1[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[5]">PCIE:N_FTS_COMCLK_GEN1[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[6]">PCIE:N_FTS_COMCLK_GEN1[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[7]">PCIE:N_FTS_COMCLK_GEN1[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[0]">PCIE:N_FTS_COMCLK_GEN2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[1]">PCIE:N_FTS_COMCLK_GEN2[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[2]">PCIE:N_FTS_COMCLK_GEN2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[3]">PCIE:N_FTS_COMCLK_GEN2[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[4]">PCIE:N_FTS_COMCLK_GEN2[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[5]">PCIE:N_FTS_COMCLK_GEN2[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[6]">PCIE:N_FTS_COMCLK_GEN2[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[7]">PCIE:N_FTS_COMCLK_GEN2[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[0]">PCIE:N_FTS_GEN1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[1]">PCIE:N_FTS_GEN1[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[2]">PCIE:N_FTS_GEN1[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[3]">PCIE:N_FTS_GEN1[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[4]">PCIE:N_FTS_GEN1[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[5]">PCIE:N_FTS_GEN1[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[6]">PCIE:N_FTS_GEN1[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[7]">PCIE:N_FTS_GEN1[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[0]">PCIE:N_FTS_GEN2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[1]">PCIE:N_FTS_GEN2[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[2]">PCIE:N_FTS_GEN2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[3]">PCIE:N_FTS_GEN2[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[4]">PCIE:N_FTS_GEN2[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[5]">PCIE:N_FTS_GEN2[5]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[6]">PCIE:N_FTS_GEN2[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[7]">PCIE:N_FTS_GEN2[7]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:ALLOW_X8_GEN2" title="PCIE:ALLOW_X8_GEN2">PCIE:ALLOW_X8_GEN2</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PL_AUTO_CONFIG" title="PCIE:PL_AUTO_CONFIG[0]">PCIE:PL_AUTO_CONFIG[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PL_AUTO_CONFIG" title="PCIE:PL_AUTO_CONFIG[1]">PCIE:PL_AUTO_CONFIG[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:PL_AUTO_CONFIG" title="PCIE:PL_AUTO_CONFIG[2]">PCIE:PL_AUTO_CONFIG[2]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PL_FAST_TRAIN" title="PCIE:PL_FAST_TRAIN">PCIE:PL_FAST_TRAIN</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:UPCONFIG_CAPABLE" title="PCIE:UPCONFIG_CAPABLE">PCIE:UPCONFIG_CAPABLE</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:UPSTREAM_FACING" title="PCIE:UPSTREAM_FACING">PCIE:UPSTREAM_FACING</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:EXIT_LOOPBACK_ON_EI" title="PCIE:EXIT_LOOPBACK_ON_EI">PCIE:EXIT_LOOPBACK_ON_EI</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[0]">PCIE:DNSTREAM_LINK_NUM[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[1]">PCIE:DNSTREAM_LINK_NUM[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[2]">PCIE:DNSTREAM_LINK_NUM[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[3]">PCIE:DNSTREAM_LINK_NUM[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[4]">PCIE:DNSTREAM_LINK_NUM[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[5]">PCIE:DNSTREAM_LINK_NUM[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[6]">PCIE:DNSTREAM_LINK_NUM[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[7]">PCIE:DNSTREAM_LINK_NUM[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DISABLE_ASPM_L1_TIMER" title="PCIE:DISABLE_ASPM_L1_TIMER">PCIE:DISABLE_ASPM_L1_TIMER</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DISABLE_BAR_FILTERING" title="PCIE:DISABLE_BAR_FILTERING">PCIE:DISABLE_BAR_FILTERING</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DISABLE_ID_CHECK" title="PCIE:DISABLE_ID_CHECK">PCIE:DISABLE_ID_CHECK</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DISABLE_RX_TC_FILTER" title="PCIE:DISABLE_RX_TC_FILTER">PCIE:DISABLE_RX_TC_FILTER</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DISABLE_RX_POISONED_RESP" title="PCIE:DISABLE_RX_POISONED_RESP">PCIE:DISABLE_RX_POISONED_RESP</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[0]">PCIE:ENABLE_MSG_ROUTE[0]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[1]">PCIE:ENABLE_MSG_ROUTE[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[2]">PCIE:ENABLE_MSG_ROUTE[2]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[3]">PCIE:ENABLE_MSG_ROUTE[3]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[4]">PCIE:ENABLE_MSG_ROUTE[4]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[5]">PCIE:ENABLE_MSG_ROUTE[5]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[6]">PCIE:ENABLE_MSG_ROUTE[6]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[7]">PCIE:ENABLE_MSG_ROUTE[7]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[8]">PCIE:ENABLE_MSG_ROUTE[8]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[9]">PCIE:ENABLE_MSG_ROUTE[9]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[10]">PCIE:ENABLE_MSG_ROUTE[10]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 42</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:ENABLE_RX_TD_ECRC_TRIM" title="PCIE:ENABLE_RX_TD_ECRC_TRIM">PCIE:ENABLE_RX_TD_ECRC_TRIM</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_RX_RAM_RADDR_LATENCY" title="PCIE:TL_RX_RAM_RADDR_LATENCY">PCIE:TL_RX_RAM_RADDR_LATENCY</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_RX_RAM_RDATA_LATENCY" title="PCIE:TL_RX_RAM_RDATA_LATENCY[0]">PCIE:TL_RX_RAM_RDATA_LATENCY[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_RX_RAM_RDATA_LATENCY" title="PCIE:TL_RX_RAM_RDATA_LATENCY[1]">PCIE:TL_RX_RAM_RDATA_LATENCY[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_RX_RAM_WRITE_LATENCY" title="PCIE:TL_RX_RAM_WRITE_LATENCY">PCIE:TL_RX_RAM_WRITE_LATENCY</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_TFC_DISABLE" title="PCIE:TL_TFC_DISABLE">PCIE:TL_TFC_DISABLE</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_TX_CHECKS_DISABLE" title="PCIE:TL_TX_CHECKS_DISABLE">PCIE:TL_TX_CHECKS_DISABLE</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_RBYPASS" title="PCIE:TL_RBYPASS">PCIE:TL_RBYPASS</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:DISABLE_PPM_FILTER" title="PCIE:DISABLE_PPM_FILTER">PCIE:DISABLE_PPM_FILTER</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DISABLE_LOCKED_FILTER" title="PCIE:DISABLE_LOCKED_FILTER">PCIE:DISABLE_LOCKED_FILTER</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:USE_RID_PINS" title="PCIE:USE_RID_PINS">PCIE:USE_RID_PINS</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:DISABLE_ERR_MSG" title="PCIE:DISABLE_ERR_MSG">PCIE:DISABLE_ERR_MSG</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:PM_MF" title="PCIE:PM_MF">PCIE:PM_MF</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_TX_RAM_RADDR_LATENCY" title="PCIE:TL_TX_RAM_RADDR_LATENCY">PCIE:TL_TX_RAM_RADDR_LATENCY</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_TX_RAM_RDATA_LATENCY" title="PCIE:TL_TX_RAM_RDATA_LATENCY[0]">PCIE:TL_TX_RAM_RDATA_LATENCY[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_TX_RAM_RDATA_LATENCY" title="PCIE:TL_TX_RAM_RDATA_LATENCY[1]">PCIE:TL_TX_RAM_RDATA_LATENCY[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:TL_TX_RAM_WRITE_LATENCY" title="PCIE:TL_TX_RAM_WRITE_LATENCY">PCIE:TL_TX_RAM_WRITE_LATENCY</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[0]">PCIE:VC_CAP_VERSION[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[1]">PCIE:VC_CAP_VERSION[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[2]">PCIE:VC_CAP_VERSION[2]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[3]">PCIE:VC_CAP_VERSION[3]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_CPL_INFINITE" title="PCIE:VC0_CPL_INFINITE">PCIE:VC0_CPL_INFINITE</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[0]">PCIE:VC0_RX_RAM_LIMIT[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[1]">PCIE:VC0_RX_RAM_LIMIT[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[2]">PCIE:VC0_RX_RAM_LIMIT[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[3]">PCIE:VC0_RX_RAM_LIMIT[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[4]">PCIE:VC0_RX_RAM_LIMIT[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[5]">PCIE:VC0_RX_RAM_LIMIT[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[6]">PCIE:VC0_RX_RAM_LIMIT[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[7]">PCIE:VC0_RX_RAM_LIMIT[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[8]">PCIE:VC0_RX_RAM_LIMIT[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[9]">PCIE:VC0_RX_RAM_LIMIT[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[10]">PCIE:VC0_RX_RAM_LIMIT[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[11]">PCIE:VC0_RX_RAM_LIMIT[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[12]">PCIE:VC0_RX_RAM_LIMIT[12]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[0]">PCIE:VC0_TOTAL_CREDITS_CD[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[1]">PCIE:VC0_TOTAL_CREDITS_CD[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[2]">PCIE:VC0_TOTAL_CREDITS_CD[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[3]">PCIE:VC0_TOTAL_CREDITS_CD[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[4]">PCIE:VC0_TOTAL_CREDITS_CD[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[5]">PCIE:VC0_TOTAL_CREDITS_CD[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[6]">PCIE:VC0_TOTAL_CREDITS_CD[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[7]">PCIE:VC0_TOTAL_CREDITS_CD[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[8]">PCIE:VC0_TOTAL_CREDITS_CD[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[9]">PCIE:VC0_TOTAL_CREDITS_CD[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[10]">PCIE:VC0_TOTAL_CREDITS_CD[10]</a></td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[0]">PCIE:VC0_TOTAL_CREDITS_CH[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[1]">PCIE:VC0_TOTAL_CREDITS_CH[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[2]">PCIE:VC0_TOTAL_CREDITS_CH[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[3]">PCIE:VC0_TOTAL_CREDITS_CH[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[4]">PCIE:VC0_TOTAL_CREDITS_CH[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[5]">PCIE:VC0_TOTAL_CREDITS_CH[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[6]">PCIE:VC0_TOTAL_CREDITS_CH[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[0]">PCIE:VC0_TOTAL_CREDITS_NPH[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[1]">PCIE:VC0_TOTAL_CREDITS_NPH[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[2]">PCIE:VC0_TOTAL_CREDITS_NPH[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[3]">PCIE:VC0_TOTAL_CREDITS_NPH[3]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[4]">PCIE:VC0_TOTAL_CREDITS_NPH[4]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[5]">PCIE:VC0_TOTAL_CREDITS_NPH[5]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[6]">PCIE:VC0_TOTAL_CREDITS_NPH[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[0]">PCIE:VC0_TOTAL_CREDITS_NPD[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[1]">PCIE:VC0_TOTAL_CREDITS_NPD[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[2]">PCIE:VC0_TOTAL_CREDITS_NPD[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[3]">PCIE:VC0_TOTAL_CREDITS_NPD[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[4]">PCIE:VC0_TOTAL_CREDITS_NPD[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[5]">PCIE:VC0_TOTAL_CREDITS_NPD[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[6]">PCIE:VC0_TOTAL_CREDITS_NPD[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[7]">PCIE:VC0_TOTAL_CREDITS_NPD[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[8]">PCIE:VC0_TOTAL_CREDITS_NPD[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[9]">PCIE:VC0_TOTAL_CREDITS_NPD[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[10]">PCIE:VC0_TOTAL_CREDITS_NPD[10]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 43</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[0]">PCIE:VC0_TOTAL_CREDITS_PD[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[1]">PCIE:VC0_TOTAL_CREDITS_PD[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[2]">PCIE:VC0_TOTAL_CREDITS_PD[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[3]">PCIE:VC0_TOTAL_CREDITS_PD[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[4]">PCIE:VC0_TOTAL_CREDITS_PD[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[5]">PCIE:VC0_TOTAL_CREDITS_PD[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[6]">PCIE:VC0_TOTAL_CREDITS_PD[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[7]">PCIE:VC0_TOTAL_CREDITS_PD[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[8]">PCIE:VC0_TOTAL_CREDITS_PD[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[9]">PCIE:VC0_TOTAL_CREDITS_PD[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[10]">PCIE:VC0_TOTAL_CREDITS_PD[10]</a></td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[0]">PCIE:VC0_TOTAL_CREDITS_PH[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[1]">PCIE:VC0_TOTAL_CREDITS_PH[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[2]">PCIE:VC0_TOTAL_CREDITS_PH[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[3]">PCIE:VC0_TOTAL_CREDITS_PH[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[4]">PCIE:VC0_TOTAL_CREDITS_PH[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[5]">PCIE:VC0_TOTAL_CREDITS_PH[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[6]">PCIE:VC0_TOTAL_CREDITS_PH[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[0]">PCIE:VC0_TX_LASTPACKET[0]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[1]">PCIE:VC0_TX_LASTPACKET[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[2]">PCIE:VC0_TX_LASTPACKET[2]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[3]">PCIE:VC0_TX_LASTPACKET[3]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[4]">PCIE:VC0_TX_LASTPACKET[4]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RECRC_CHK" title="PCIE:RECRC_CHK[0]">PCIE:RECRC_CHK[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RECRC_CHK" title="PCIE:RECRC_CHK[1]">PCIE:RECRC_CHK[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RECRC_CHK_TRIM" title="PCIE:RECRC_CHK_TRIM">PCIE:RECRC_CHK_TRIM</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:TECRC_EP_INV" title="PCIE:TECRC_EP_INV">PCIE:TECRC_EP_INV</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:CFG_ECRC_ERR_CPLSTAT" title="PCIE:CFG_ECRC_ERR_CPLSTAT[0]">PCIE:CFG_ECRC_ERR_CPLSTAT[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:CFG_ECRC_ERR_CPLSTAT" title="PCIE:CFG_ECRC_ERR_CPLSTAT[1]">PCIE:CFG_ECRC_ERR_CPLSTAT[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:UR_INV_REQ" title="PCIE:UR_INV_REQ">PCIE:UR_INV_REQ</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:UR_PRS_RESPONSE" title="PCIE:UR_PRS_RESPONSE">PCIE:UR_PRS_RESPONSE</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:UR_ATOMIC" title="PCIE:UR_ATOMIC">PCIE:UR_ATOMIC</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:UR_CFG1" title="PCIE:UR_CFG1">PCIE:UR_CFG1</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:TRN_DW" title="PCIE:TRN_DW">PCIE:TRN_DW</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:TRN_NP_FC" title="PCIE:TRN_NP_FC">PCIE:TRN_NP_FC</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:USER_CLK2_DIV2" title="PCIE:USER_CLK2_DIV2">PCIE:USER_CLK2_DIV2</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RP_AUTO_SPD" title="PCIE:RP_AUTO_SPD[0]">PCIE:RP_AUTO_SPD[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RP_AUTO_SPD" title="PCIE:RP_AUTO_SPD[1]">PCIE:RP_AUTO_SPD[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RP_AUTO_SPD_LOOPCNT" title="PCIE:RP_AUTO_SPD_LOOPCNT[0]">PCIE:RP_AUTO_SPD_LOOPCNT[0]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RP_AUTO_SPD_LOOPCNT" title="PCIE:RP_AUTO_SPD_LOOPCNT[1]">PCIE:RP_AUTO_SPD_LOOPCNT[1]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RP_AUTO_SPD_LOOPCNT" title="PCIE:RP_AUTO_SPD_LOOPCNT[2]">PCIE:RP_AUTO_SPD_LOOPCNT[2]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:RP_AUTO_SPD_LOOPCNT" title="PCIE:RP_AUTO_SPD_LOOPCNT[3]">PCIE:RP_AUTO_SPD_LOOPCNT[3]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:RP_AUTO_SPD_LOOPCNT" title="PCIE:RP_AUTO_SPD_LOOPCNT[4]">PCIE:RP_AUTO_SPD_LOOPCNT[4]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:TEST_MODE_PIN_CHAR" title="PCIE:TEST_MODE_PIN_CHAR">PCIE:TEST_MODE_PIN_CHAR</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BIT0" title="PCIE:SPARE_BIT0">PCIE:SPARE_BIT0</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BIT1" title="PCIE:SPARE_BIT1">PCIE:SPARE_BIT1</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BIT2" title="PCIE:SPARE_BIT2">PCIE:SPARE_BIT2</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BIT3" title="PCIE:SPARE_BIT3">PCIE:SPARE_BIT3</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BIT4" title="PCIE:SPARE_BIT4">PCIE:SPARE_BIT4</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BIT5" title="PCIE:SPARE_BIT5">PCIE:SPARE_BIT5</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BIT6" title="PCIE:SPARE_BIT6">PCIE:SPARE_BIT6</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BIT7" title="PCIE:SPARE_BIT7">PCIE:SPARE_BIT7</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BIT8" title="PCIE:SPARE_BIT8">PCIE:SPARE_BIT8</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[0]">PCIE:SPARE_BYTE0[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[1]">PCIE:SPARE_BYTE0[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[2]">PCIE:SPARE_BYTE0[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[3]">PCIE:SPARE_BYTE0[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[4]">PCIE:SPARE_BYTE0[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[5]">PCIE:SPARE_BYTE0[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[6]">PCIE:SPARE_BYTE0[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[7]">PCIE:SPARE_BYTE0[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[0]">PCIE:SPARE_BYTE1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[1]">PCIE:SPARE_BYTE1[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[2]">PCIE:SPARE_BYTE1[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[3]">PCIE:SPARE_BYTE1[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[4]">PCIE:SPARE_BYTE1[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[5]">PCIE:SPARE_BYTE1[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[6]">PCIE:SPARE_BYTE1[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[7]">PCIE:SPARE_BYTE1[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[0]">PCIE:SPARE_BYTE2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[1]">PCIE:SPARE_BYTE2[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[2]">PCIE:SPARE_BYTE2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[3]">PCIE:SPARE_BYTE2[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[4]">PCIE:SPARE_BYTE2[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[5]">PCIE:SPARE_BYTE2[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[6]">PCIE:SPARE_BYTE2[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[7]">PCIE:SPARE_BYTE2[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[0]">PCIE:SPARE_BYTE3[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[1]">PCIE:SPARE_BYTE3[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[2]">PCIE:SPARE_BYTE3[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[3]">PCIE:SPARE_BYTE3[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[4]">PCIE:SPARE_BYTE3[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[5]">PCIE:SPARE_BYTE3[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[6]">PCIE:SPARE_BYTE3[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[7]">PCIE:SPARE_BYTE3[7]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 44</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[0]">PCIE:SPARE_WORD0[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[1]">PCIE:SPARE_WORD0[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[2]">PCIE:SPARE_WORD0[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[3]">PCIE:SPARE_WORD0[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[4]">PCIE:SPARE_WORD0[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[5]">PCIE:SPARE_WORD0[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[6]">PCIE:SPARE_WORD0[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[7]">PCIE:SPARE_WORD0[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[8]">PCIE:SPARE_WORD0[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[9]">PCIE:SPARE_WORD0[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[10]">PCIE:SPARE_WORD0[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[11]">PCIE:SPARE_WORD0[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[12]">PCIE:SPARE_WORD0[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[13]">PCIE:SPARE_WORD0[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[14]">PCIE:SPARE_WORD0[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[15]">PCIE:SPARE_WORD0[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[16]">PCIE:SPARE_WORD0[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[17]">PCIE:SPARE_WORD0[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[18]">PCIE:SPARE_WORD0[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[19]">PCIE:SPARE_WORD0[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[20]">PCIE:SPARE_WORD0[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[21]">PCIE:SPARE_WORD0[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[22]">PCIE:SPARE_WORD0[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[23]">PCIE:SPARE_WORD0[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[24]">PCIE:SPARE_WORD0[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[25]">PCIE:SPARE_WORD0[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[26]">PCIE:SPARE_WORD0[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[27]">PCIE:SPARE_WORD0[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[28]">PCIE:SPARE_WORD0[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[29]">PCIE:SPARE_WORD0[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[30]">PCIE:SPARE_WORD0[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[31]">PCIE:SPARE_WORD0[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[0]">PCIE:SPARE_WORD1[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[1]">PCIE:SPARE_WORD1[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[2]">PCIE:SPARE_WORD1[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[3]">PCIE:SPARE_WORD1[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[4]">PCIE:SPARE_WORD1[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[5]">PCIE:SPARE_WORD1[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[6]">PCIE:SPARE_WORD1[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[7]">PCIE:SPARE_WORD1[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[8]">PCIE:SPARE_WORD1[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[9]">PCIE:SPARE_WORD1[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[10]">PCIE:SPARE_WORD1[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[11]">PCIE:SPARE_WORD1[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[12]">PCIE:SPARE_WORD1[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[13]">PCIE:SPARE_WORD1[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[14]">PCIE:SPARE_WORD1[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[15]">PCIE:SPARE_WORD1[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[16]">PCIE:SPARE_WORD1[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[17]">PCIE:SPARE_WORD1[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[18]">PCIE:SPARE_WORD1[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[19]">PCIE:SPARE_WORD1[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[20]">PCIE:SPARE_WORD1[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[21]">PCIE:SPARE_WORD1[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[22]">PCIE:SPARE_WORD1[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[23]">PCIE:SPARE_WORD1[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[24]">PCIE:SPARE_WORD1[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[25]">PCIE:SPARE_WORD1[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[26]">PCIE:SPARE_WORD1[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[27]">PCIE:SPARE_WORD1[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[28]">PCIE:SPARE_WORD1[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[29]">PCIE:SPARE_WORD1[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[30]">PCIE:SPARE_WORD1[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[31]">PCIE:SPARE_WORD1[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[0]">PCIE:SPARE_WORD2[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[1]">PCIE:SPARE_WORD2[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[2]">PCIE:SPARE_WORD2[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[3]">PCIE:SPARE_WORD2[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[4]">PCIE:SPARE_WORD2[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[5]">PCIE:SPARE_WORD2[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[6]">PCIE:SPARE_WORD2[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[7]">PCIE:SPARE_WORD2[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[8]">PCIE:SPARE_WORD2[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[9]">PCIE:SPARE_WORD2[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[10]">PCIE:SPARE_WORD2[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[11]">PCIE:SPARE_WORD2[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[12]">PCIE:SPARE_WORD2[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[13]">PCIE:SPARE_WORD2[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[14]">PCIE:SPARE_WORD2[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[15]">PCIE:SPARE_WORD2[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[16]">PCIE:SPARE_WORD2[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[17]">PCIE:SPARE_WORD2[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[18]">PCIE:SPARE_WORD2[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[19]">PCIE:SPARE_WORD2[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[20]">PCIE:SPARE_WORD2[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[21]">PCIE:SPARE_WORD2[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[22]">PCIE:SPARE_WORD2[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[23]">PCIE:SPARE_WORD2[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[24]">PCIE:SPARE_WORD2[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[25]">PCIE:SPARE_WORD2[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[26]">PCIE:SPARE_WORD2[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[27]">PCIE:SPARE_WORD2[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[28]">PCIE:SPARE_WORD2[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[29]">PCIE:SPARE_WORD2[29]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[30]">PCIE:SPARE_WORD2[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[31]">PCIE:SPARE_WORD2[31]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_L bittile 45</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[0]">PCIE:SPARE_WORD3[0]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[1]">PCIE:SPARE_WORD3[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[2]">PCIE:SPARE_WORD3[2]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[3]">PCIE:SPARE_WORD3[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[4]">PCIE:SPARE_WORD3[4]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[5]">PCIE:SPARE_WORD3[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[6]">PCIE:SPARE_WORD3[6]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[7]">PCIE:SPARE_WORD3[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[8]">PCIE:SPARE_WORD3[8]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[9]">PCIE:SPARE_WORD3[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[10]">PCIE:SPARE_WORD3[10]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[11]">PCIE:SPARE_WORD3[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[12]">PCIE:SPARE_WORD3[12]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[13]">PCIE:SPARE_WORD3[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[14]">PCIE:SPARE_WORD3[14]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[15]">PCIE:SPARE_WORD3[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[16]">PCIE:SPARE_WORD3[16]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[17]">PCIE:SPARE_WORD3[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[18]">PCIE:SPARE_WORD3[18]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[19]">PCIE:SPARE_WORD3[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[20]">PCIE:SPARE_WORD3[20]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[21]">PCIE:SPARE_WORD3[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[22]">PCIE:SPARE_WORD3[22]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[23]">PCIE:SPARE_WORD3[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[24]">PCIE:SPARE_WORD3[24]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[25]">PCIE:SPARE_WORD3[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[26]">PCIE:SPARE_WORD3[26]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[27]">PCIE:SPARE_WORD3[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[28]">PCIE:SPARE_WORD3[28]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[29]">PCIE:SPARE_WORD3[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[30]">PCIE:SPARE_WORD3[30]</a></td><td><a href="#bits-xc7v-PCIE_L-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[31]">PCIE:SPARE_WORD3[31]</a></td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:AER_CAP_ECRC_CHECK_CAPABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:AER_CAP_ECRC_GEN_CAPABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:AER_CAP_MULTIHEADER"></div>
<div id="bits-xc7v-PCIE_L-PCIE:AER_CAP_ON"></div>
<div id="bits-xc7v-PCIE_L-PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:ALLOW_X8_GEN2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:CMD_INTX_IMPLEMENTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_ARI_FORWARDING_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_CAS128_COMPLETER_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_LTR_MECHANISM_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_EXT_TAG_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_ROLE_BASED_ERROR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CONTROL_EXT_TAG_DEFAULT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DISABLE_ASPM_L1_TIMER"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DISABLE_BAR_FILTERING"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DISABLE_ERR_MSG"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DISABLE_ID_CHECK"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DISABLE_LANE_REVERSAL"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DISABLE_LOCKED_FILTER"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DISABLE_PPM_FILTER"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DISABLE_RX_POISONED_RESP"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DISABLE_RX_TC_FILTER"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DISABLE_SCRAMBLING"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DSN_CAP_ON"></div>
<div id="bits-xc7v-PCIE_L-PCIE:ENABLE_RX_TD_ECRC_TRIM"></div>
<div id="bits-xc7v-PCIE_L-PCIE:ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:ENTER_RVRY_EI_L0"></div>
<div id="bits-xc7v-PCIE_L-PCIE:EXIT_LOOPBACK_ON_EI"></div>
<div id="bits-xc7v-PCIE_L-PCIE:INTERRUPT_STAT_AUTO"></div>
<div id="bits-xc7v-PCIE_L-PCIE:IS_SWITCH"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_ASPM_OPTIONALITY"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_RSVD_23"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CONTROL_RCB"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CTRL2_DEEMPHASIS"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT_EN"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT_EN"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MPS_FORCE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ON"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSI_CAP_MULTIMSG_EXTENSION"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSI_CAP_ON"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PCIE_CAP_ON"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PCIE_CAP_SLOT_IMPLEMENTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PL_FAST_TRAIN"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT_EN"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_ASPM_FASTEXIT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_D1SUPPORT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_D2SUPPORT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_DSI"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_ON"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_PME_CLOCK"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_RSVD_04"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CSR_B2B3"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CSR_BPCCEN"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CSR_NOSOFTRST"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_MF"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ON"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RECRC_CHK_TRIM"></div>
<div id="bits-xc7v-PCIE_L-PCIE:ROOT_CAP_CRS_SW_VISIBILITY"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SELECT_DLL_IF"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_ATT_BUTTON_PRESENT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_HOTPLUG_CAPABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_HOTPLUG_SURPRISE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_MRL_SENSOR_PRESENT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BIT0"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BIT1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BIT2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BIT3"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BIT4"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BIT5"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BIT6"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BIT7"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BIT8"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SSL_MESSAGE_AUTO"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TECRC_EP_INV"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TEST_MODE_PIN_CHAR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TL_RBYPASS"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TL_RX_RAM_RADDR_LATENCY"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TL_RX_RAM_WRITE_LATENCY"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TL_TFC_DISABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TL_TX_CHECKS_DISABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TL_TX_RAM_RADDR_LATENCY"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TL_TX_RAM_WRITE_LATENCY"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TRN_DW"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TRN_NP_FC"></div>
<div id="bits-xc7v-PCIE_L-PCIE:UPCONFIG_CAPABLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:UPSTREAM_FACING"></div>
<div id="bits-xc7v-PCIE_L-PCIE:UR_ATOMIC"></div>
<div id="bits-xc7v-PCIE_L-PCIE:UR_CFG1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:UR_INV_REQ"></div>
<div id="bits-xc7v-PCIE_L-PCIE:UR_PRS_RESPONSE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:USER_CLK2_DIV2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:USE_RID_PINS"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC0_CPL_INFINITE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC_CAP_ON"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VSEC_CAP_IS_LINK_VISIBLE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ON"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_ECRC_CHECK_CAPABLE</th><th>[25, 28, 0]</th></tr>
<tr><th>PCIE:AER_CAP_ECRC_GEN_CAPABLE</th><th>[25, 29, 0]</th></tr>
<tr><th>PCIE:AER_CAP_MULTIHEADER</th><th>[26, 28, 4]</th></tr>
<tr><th>PCIE:AER_CAP_ON</th><th>[25, 28, 38]</th></tr>
<tr><th>PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE</th><th>[25, 28, 16]</th></tr>
<tr><th>PCIE:ALLOW_X8_GEN2</th><th>[41, 28, 32]</th></tr>
<tr><th>PCIE:CMD_INTX_IMPLEMENTED</th><th>[29, 28, 12]</th></tr>
<tr><th>PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED</th><th>[29, 29, 12]</th></tr>
<tr><th>PCIE:DEV_CAP2_ARI_FORWARDING_SUPPORTED</th><th>[29, 28, 15]</th></tr>
<tr><th>PCIE:DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED</th><th>[29, 28, 16]</th></tr>
<tr><th>PCIE:DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED</th><th>[29, 29, 16]</th></tr>
<tr><th>PCIE:DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED</th><th>[29, 29, 15]</th></tr>
<tr><th>PCIE:DEV_CAP2_CAS128_COMPLETER_SUPPORTED</th><th>[29, 28, 17]</th></tr>
<tr><th>PCIE:DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED</th><th>[29, 28, 20]</th></tr>
<tr><th>PCIE:DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED</th><th>[29, 29, 19]</th></tr>
<tr><th>PCIE:DEV_CAP2_LTR_MECHANISM_SUPPORTED</th><th>[29, 28, 18]</th></tr>
<tr><th>PCIE:DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING</th><th>[29, 29, 17]</th></tr>
<tr><th>PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE</th><th>[29, 28, 22]</th></tr>
<tr><th>PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE</th><th>[29, 29, 22]</th></tr>
<tr><th>PCIE:DEV_CAP_EXT_TAG_SUPPORTED</th><th>[29, 28, 27]</th></tr>
<tr><th>PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</th><th>[29, 29, 27]</th></tr>
<tr><th>PCIE:DEV_CAP_ROLE_BASED_ERROR</th><th>[29, 29, 30]</th></tr>
<tr><th>PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED</th><th>[29, 28, 36]</th></tr>
<tr><th>PCIE:DEV_CONTROL_EXT_TAG_DEFAULT</th><th>[29, 29, 36]</th></tr>
<tr><th>PCIE:DISABLE_ASPM_L1_TIMER</th><th>[41, 28, 40]</th></tr>
<tr><th>PCIE:DISABLE_BAR_FILTERING</th><th>[41, 29, 40]</th></tr>
<tr><th>PCIE:DISABLE_ERR_MSG</th><th>[42, 29, 5]</th></tr>
<tr><th>PCIE:DISABLE_ID_CHECK</th><th>[41, 28, 41]</th></tr>
<tr><th>PCIE:DISABLE_LANE_REVERSAL</th><th>[41, 29, 1]</th></tr>
<tr><th>PCIE:DISABLE_LOCKED_FILTER</th><th>[42, 29, 4]</th></tr>
<tr><th>PCIE:DISABLE_PPM_FILTER</th><th>[42, 28, 4]</th></tr>
<tr><th>PCIE:DISABLE_RX_POISONED_RESP</th><th>[41, 28, 42]</th></tr>
<tr><th>PCIE:DISABLE_RX_TC_FILTER</th><th>[41, 29, 41]</th></tr>
<tr><th>PCIE:DISABLE_SCRAMBLING</th><th>[41, 28, 2]</th></tr>
<tr><th>PCIE:DSN_CAP_ON</th><th>[30, 28, 14]</th></tr>
<tr><th>PCIE:ENABLE_RX_TD_ECRC_TRIM</th><th>[42, 28, 0]</th></tr>
<tr><th>PCIE:ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED</th><th>[29, 29, 21]</th></tr>
<tr><th>PCIE:ENTER_RVRY_EI_L0</th><th>[41, 29, 2]</th></tr>
<tr><th>PCIE:EXIT_LOOPBACK_ON_EI</th><th>[41, 29, 35]</th></tr>
<tr><th>PCIE:INTERRUPT_STAT_AUTO</th><th>[30, 28, 40]</th></tr>
<tr><th>PCIE:IS_SWITCH</th><th>[30, 29, 40]</th></tr>
<tr><th>PCIE:LINK_CAP_ASPM_OPTIONALITY</th><th>[31, 28, 15]</th></tr>
<tr><th>PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT</th><th>[30, 28, 47]</th></tr>
<tr><th>PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP</th><th>[30, 29, 47]</th></tr>
<tr><th>PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP</th><th>[31, 29, 12]</th></tr>
<tr><th>PCIE:LINK_CAP_RSVD_23</th><th>[31, 29, 15]</th></tr>
<tr><th>PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE</th><th>[31, 28, 16]</th></tr>
<tr><th>PCIE:LINK_CONTROL_RCB</th><th>[31, 29, 16]</th></tr>
<tr><th>PCIE:LINK_CTRL2_DEEMPHASIS</th><th>[31, 28, 17]</th></tr>
<tr><th>PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE</th><th>[31, 29, 17]</th></tr>
<tr><th>PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG</th><th>[31, 28, 20]</th></tr>
<tr><th>PCIE:LL_ACK_TIMEOUT_EN</th><th>[40, 29, 15]</th></tr>
<tr><th>PCIE:LL_REPLAY_TIMEOUT_EN</th><th>[40, 29, 31]</th></tr>
<tr><th>PCIE:MPS_FORCE</th><th>[31, 29, 20]</th></tr>
<tr><th>PCIE:MSIX_CAP_ON</th><th>[32, 28, 12]</th></tr>
<tr><th>PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE</th><th>[31, 28, 28]</th></tr>
<tr><th>PCIE:MSI_CAP_MULTIMSG_EXTENSION</th><th>[31, 28, 36]</th></tr>
<tr><th>PCIE:MSI_CAP_ON</th><th>[31, 28, 44]</th></tr>
<tr><th>PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE</th><th>[31, 29, 44]</th></tr>
<tr><th>PCIE:PCIE_CAP_ON</th><th>[33, 28, 24]</th></tr>
<tr><th>PCIE:PCIE_CAP_SLOT_IMPLEMENTED</th><th>[33, 29, 25]</th></tr>
<tr><th>PCIE:PL_FAST_TRAIN</th><th>[41, 28, 34]</th></tr>
<tr><th>PCIE:PM_ASPML0S_TIMEOUT_EN</th><th>[40, 29, 47]</th></tr>
<tr><th>PCIE:PM_ASPM_FASTEXIT</th><th>[41, 28, 1]</th></tr>
<tr><th>PCIE:PM_CAP_D1SUPPORT</th><th>[33, 29, 33]</th></tr>
<tr><th>PCIE:PM_CAP_D2SUPPORT</th><th>[33, 28, 34]</th></tr>
<tr><th>PCIE:PM_CAP_DSI</th><th>[33, 29, 34]</th></tr>
<tr><th>PCIE:PM_CAP_ON</th><th>[33, 28, 44]</th></tr>
<tr><th>PCIE:PM_CAP_PME_CLOCK</th><th>[33, 29, 44]</th></tr>
<tr><th>PCIE:PM_CAP_RSVD_04</th><th>[33, 29, 47]</th></tr>
<tr><th>PCIE:PM_CSR_B2B3</th><th>[34, 29, 1]</th></tr>
<tr><th>PCIE:PM_CSR_BPCCEN</th><th>[34, 28, 2]</th></tr>
<tr><th>PCIE:PM_CSR_NOSOFTRST</th><th>[34, 29, 2]</th></tr>
<tr><th>PCIE:PM_MF</th><th>[42, 28, 6]</th></tr>
<tr><th>PCIE:RBAR_CAP_ON</th><th>[35, 28, 14]</th></tr>
<tr><th>PCIE:RECRC_CHK_TRIM</th><th>[43, 28, 15]</th></tr>
<tr><th>PCIE:ROOT_CAP_CRS_SW_VISIBILITY</th><th>[38, 29, 10]</th></tr>
<tr><th>PCIE:SELECT_DLL_IF</th><th>[38, 28, 11]</th></tr>
<tr><th>PCIE:SLOT_CAP_ATT_BUTTON_PRESENT</th><th>[38, 29, 11]</th></tr>
<tr><th>PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT</th><th>[38, 28, 12]</th></tr>
<tr><th>PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT</th><th>[38, 29, 12]</th></tr>
<tr><th>PCIE:SLOT_CAP_HOTPLUG_CAPABLE</th><th>[38, 28, 13]</th></tr>
<tr><th>PCIE:SLOT_CAP_HOTPLUG_SURPRISE</th><th>[38, 29, 13]</th></tr>
<tr><th>PCIE:SLOT_CAP_MRL_SENSOR_PRESENT</th><th>[38, 28, 14]</th></tr>
<tr><th>PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT</th><th>[38, 29, 14]</th></tr>
<tr><th>PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT</th><th>[38, 29, 22]</th></tr>
<tr><th>PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT</th><th>[38, 28, 23]</th></tr>
<tr><th>PCIE:SPARE_BIT0</th><th>[43, 29, 24]</th></tr>
<tr><th>PCIE:SPARE_BIT1</th><th>[43, 28, 25]</th></tr>
<tr><th>PCIE:SPARE_BIT2</th><th>[43, 29, 25]</th></tr>
<tr><th>PCIE:SPARE_BIT3</th><th>[43, 28, 26]</th></tr>
<tr><th>PCIE:SPARE_BIT4</th><th>[43, 29, 26]</th></tr>
<tr><th>PCIE:SPARE_BIT5</th><th>[43, 28, 27]</th></tr>
<tr><th>PCIE:SPARE_BIT6</th><th>[43, 29, 27]</th></tr>
<tr><th>PCIE:SPARE_BIT7</th><th>[43, 28, 28]</th></tr>
<tr><th>PCIE:SPARE_BIT8</th><th>[43, 29, 28]</th></tr>
<tr><th>PCIE:SSL_MESSAGE_AUTO</th><th>[38, 28, 29]</th></tr>
<tr><th>PCIE:TECRC_EP_INV</th><th>[43, 29, 15]</th></tr>
<tr><th>PCIE:TEST_MODE_PIN_CHAR</th><th>[43, 28, 24]</th></tr>
<tr><th>PCIE:TL_RBYPASS</th><th>[42, 29, 3]</th></tr>
<tr><th>PCIE:TL_RX_RAM_RADDR_LATENCY</th><th>[42, 29, 0]</th></tr>
<tr><th>PCIE:TL_RX_RAM_WRITE_LATENCY</th><th>[42, 28, 2]</th></tr>
<tr><th>PCIE:TL_TFC_DISABLE</th><th>[42, 29, 2]</th></tr>
<tr><th>PCIE:TL_TX_CHECKS_DISABLE</th><th>[42, 28, 3]</th></tr>
<tr><th>PCIE:TL_TX_RAM_RADDR_LATENCY</th><th>[42, 29, 6]</th></tr>
<tr><th>PCIE:TL_TX_RAM_WRITE_LATENCY</th><th>[42, 28, 8]</th></tr>
<tr><th>PCIE:TRN_DW</th><th>[43, 28, 19]</th></tr>
<tr><th>PCIE:TRN_NP_FC</th><th>[43, 29, 19]</th></tr>
<tr><th>PCIE:UPCONFIG_CAPABLE</th><th>[41, 29, 34]</th></tr>
<tr><th>PCIE:UPSTREAM_FACING</th><th>[41, 28, 35]</th></tr>
<tr><th>PCIE:UR_ATOMIC</th><th>[43, 28, 18]</th></tr>
<tr><th>PCIE:UR_CFG1</th><th>[43, 29, 18]</th></tr>
<tr><th>PCIE:UR_INV_REQ</th><th>[43, 28, 17]</th></tr>
<tr><th>PCIE:UR_PRS_RESPONSE</th><th>[43, 29, 17]</th></tr>
<tr><th>PCIE:USER_CLK2_DIV2</th><th>[43, 28, 20]</th></tr>
<tr><th>PCIE:USE_RID_PINS</th><th>[42, 28, 5]</th></tr>
<tr><th>PCIE:VC0_CPL_INFINITE</th><th>[42, 29, 10]</th></tr>
<tr><th>PCIE:VC_CAP_ON</th><th>[38, 28, 46]</th></tr>
<tr><th>PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS</th><th>[39, 28, 8]</th></tr>
<tr><th>PCIE:VSEC_CAP_IS_LINK_VISIBLE</th><th>[39, 28, 40]</th></tr>
<tr><th>PCIE:VSEC_CAP_ON</th><th>[39, 29, 46]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:AER_CAP_ID"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DSN_CAP_ID"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_ID"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC_CAP_ID"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_ID"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VSEC_CAP_ID"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_ID</th><th>[25, 29, 15]</th><th>[25, 28, 15]</th><th>[25, 29, 14]</th><th>[25, 28, 14]</th><th>[25, 29, 13]</th><th>[25, 28, 13]</th><th>[25, 29, 12]</th><th>[25, 28, 12]</th><th>[25, 29, 11]</th><th>[25, 28, 11]</th><th>[25, 29, 10]</th><th>[25, 28, 10]</th><th>[25, 29, 9]</th><th>[25, 28, 9]</th><th>[25, 29, 8]</th><th>[25, 28, 8]</th></tr>
<tr><th>PCIE:DSN_CAP_ID</th><th>[30, 29, 7]</th><th>[30, 28, 7]</th><th>[30, 29, 6]</th><th>[30, 28, 6]</th><th>[30, 29, 5]</th><th>[30, 28, 5]</th><th>[30, 29, 4]</th><th>[30, 28, 4]</th><th>[30, 29, 3]</th><th>[30, 28, 3]</th><th>[30, 29, 2]</th><th>[30, 28, 2]</th><th>[30, 29, 1]</th><th>[30, 28, 1]</th><th>[30, 29, 0]</th><th>[30, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_ID</th><th>[35, 29, 23]</th><th>[35, 28, 23]</th><th>[35, 29, 22]</th><th>[35, 28, 22]</th><th>[35, 29, 21]</th><th>[35, 28, 21]</th><th>[35, 29, 20]</th><th>[35, 28, 20]</th><th>[35, 29, 19]</th><th>[35, 28, 19]</th><th>[35, 29, 18]</th><th>[35, 28, 18]</th><th>[35, 29, 17]</th><th>[35, 28, 17]</th><th>[35, 29, 16]</th><th>[35, 28, 16]</th></tr>
<tr><th>PCIE:VC_CAP_ID</th><th>[39, 29, 7]</th><th>[39, 28, 7]</th><th>[39, 29, 6]</th><th>[39, 28, 6]</th><th>[39, 29, 5]</th><th>[39, 28, 5]</th><th>[39, 29, 4]</th><th>[39, 28, 4]</th><th>[39, 29, 3]</th><th>[39, 28, 3]</th><th>[39, 29, 2]</th><th>[39, 28, 2]</th><th>[39, 29, 1]</th><th>[39, 28, 1]</th><th>[39, 29, 0]</th><th>[39, 28, 0]</th></tr>
<tr><th>PCIE:VSEC_CAP_HDR_ID</th><th>[39, 29, 23]</th><th>[39, 28, 23]</th><th>[39, 29, 22]</th><th>[39, 28, 22]</th><th>[39, 29, 21]</th><th>[39, 28, 21]</th><th>[39, 29, 20]</th><th>[39, 28, 20]</th><th>[39, 29, 19]</th><th>[39, 28, 19]</th><th>[39, 29, 18]</th><th>[39, 28, 18]</th><th>[39, 29, 17]</th><th>[39, 28, 17]</th><th>[39, 29, 16]</th><th>[39, 28, 16]</th></tr>
<tr><th>PCIE:VSEC_CAP_ID</th><th>[39, 29, 39]</th><th>[39, 28, 39]</th><th>[39, 29, 38]</th><th>[39, 28, 38]</th><th>[39, 29, 37]</th><th>[39, 28, 37]</th><th>[39, 29, 36]</th><th>[39, 28, 36]</th><th>[39, 29, 35]</th><th>[39, 28, 35]</th><th>[39, 29, 34]</th><th>[39, 28, 34]</th><th>[39, 29, 33]</th><th>[39, 28, 33]</th><th>[39, 29, 32]</th><th>[39, 28, 32]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:AER_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:AER_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DSN_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DSN_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VSEC_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_LENGTH"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VSEC_CAP_NEXTPTR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_BASE_PTR</th><th>[25, 29, 29]</th><th>[25, 28, 29]</th><th>[25, 29, 28]</th><th>[25, 28, 28]</th><th>[25, 29, 27]</th><th>[25, 28, 27]</th><th>[25, 29, 26]</th><th>[25, 28, 26]</th><th>[25, 29, 25]</th><th>[25, 28, 25]</th><th>[25, 29, 24]</th><th>[25, 28, 24]</th></tr>
<tr><th>PCIE:AER_CAP_NEXTPTR</th><th>[25, 29, 37]</th><th>[25, 28, 37]</th><th>[25, 29, 36]</th><th>[25, 28, 36]</th><th>[25, 29, 35]</th><th>[25, 28, 35]</th><th>[25, 29, 34]</th><th>[25, 28, 34]</th><th>[25, 29, 33]</th><th>[25, 28, 33]</th><th>[25, 29, 32]</th><th>[25, 28, 32]</th></tr>
<tr><th>PCIE:DSN_BASE_PTR</th><th>[29, 29, 45]</th><th>[29, 28, 45]</th><th>[29, 29, 44]</th><th>[29, 28, 44]</th><th>[29, 29, 43]</th><th>[29, 28, 43]</th><th>[29, 29, 42]</th><th>[29, 28, 42]</th><th>[29, 29, 41]</th><th>[29, 28, 41]</th><th>[29, 29, 40]</th><th>[29, 28, 40]</th></tr>
<tr><th>PCIE:DSN_CAP_NEXTPTR</th><th>[30, 29, 13]</th><th>[30, 28, 13]</th><th>[30, 29, 12]</th><th>[30, 28, 12]</th><th>[30, 29, 11]</th><th>[30, 28, 11]</th><th>[30, 29, 10]</th><th>[30, 28, 10]</th><th>[30, 29, 9]</th><th>[30, 28, 9]</th><th>[30, 29, 8]</th><th>[30, 28, 8]</th></tr>
<tr><th>PCIE:RBAR_BASE_PTR</th><th>[35, 29, 5]</th><th>[35, 28, 5]</th><th>[35, 29, 4]</th><th>[35, 28, 4]</th><th>[35, 29, 3]</th><th>[35, 28, 3]</th><th>[35, 29, 2]</th><th>[35, 28, 2]</th><th>[35, 29, 1]</th><th>[35, 28, 1]</th><th>[35, 29, 0]</th><th>[35, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_NEXTPTR</th><th>[35, 29, 13]</th><th>[35, 28, 13]</th><th>[35, 29, 12]</th><th>[35, 28, 12]</th><th>[35, 29, 11]</th><th>[35, 28, 11]</th><th>[35, 29, 10]</th><th>[35, 28, 10]</th><th>[35, 29, 9]</th><th>[35, 28, 9]</th><th>[35, 29, 8]</th><th>[35, 28, 8]</th></tr>
<tr><th>PCIE:VC_BASE_PTR</th><th>[38, 29, 37]</th><th>[38, 28, 37]</th><th>[38, 29, 36]</th><th>[38, 28, 36]</th><th>[38, 29, 35]</th><th>[38, 28, 35]</th><th>[38, 29, 34]</th><th>[38, 28, 34]</th><th>[38, 29, 33]</th><th>[38, 28, 33]</th><th>[38, 29, 32]</th><th>[38, 28, 32]</th></tr>
<tr><th>PCIE:VC_CAP_NEXTPTR</th><th>[38, 29, 45]</th><th>[38, 28, 45]</th><th>[38, 29, 44]</th><th>[38, 28, 44]</th><th>[38, 29, 43]</th><th>[38, 28, 43]</th><th>[38, 29, 42]</th><th>[38, 28, 42]</th><th>[38, 29, 41]</th><th>[38, 28, 41]</th><th>[38, 29, 40]</th><th>[38, 28, 40]</th></tr>
<tr><th>PCIE:VSEC_BASE_PTR</th><th>[39, 28, 14]</th><th>[39, 29, 13]</th><th>[39, 28, 13]</th><th>[39, 29, 12]</th><th>[39, 28, 12]</th><th>[39, 29, 11]</th><th>[39, 28, 11]</th><th>[39, 29, 10]</th><th>[39, 28, 10]</th><th>[39, 29, 9]</th><th>[39, 28, 9]</th><th>[39, 29, 8]</th></tr>
<tr><th>PCIE:VSEC_CAP_HDR_LENGTH</th><th>[39, 29, 29]</th><th>[39, 28, 29]</th><th>[39, 29, 28]</th><th>[39, 28, 28]</th><th>[39, 29, 27]</th><th>[39, 28, 27]</th><th>[39, 29, 26]</th><th>[39, 28, 26]</th><th>[39, 29, 25]</th><th>[39, 28, 25]</th><th>[39, 29, 24]</th><th>[39, 28, 24]</th></tr>
<tr><th>PCIE:VSEC_CAP_NEXTPTR</th><th>[39, 28, 46]</th><th>[39, 29, 45]</th><th>[39, 28, 45]</th><th>[39, 29, 44]</th><th>[39, 28, 44]</th><th>[39, 29, 43]</th><th>[39, 28, 43]</th><th>[39, 29, 42]</th><th>[39, 28, 42]</th><th>[39, 29, 41]</th><th>[39, 28, 41]</th><th>[39, 29, 40]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:CLASS_CODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT</th><th>[26, 29, 3]</th><th>[26, 28, 3]</th><th>[26, 29, 2]</th><th>[26, 28, 2]</th><th>[26, 29, 1]</th><th>[26, 28, 1]</th><th>[26, 29, 0]</th><th>[26, 28, 0]</th><th>[25, 29, 47]</th><th>[25, 28, 47]</th><th>[25, 29, 46]</th><th>[25, 28, 46]</th><th>[25, 29, 45]</th><th>[25, 28, 45]</th><th>[25, 29, 44]</th><th>[25, 28, 44]</th><th>[25, 29, 43]</th><th>[25, 28, 43]</th><th>[25, 29, 42]</th><th>[25, 28, 42]</th><th>[25, 29, 41]</th><th>[25, 28, 41]</th><th>[25, 29, 40]</th><th>[25, 28, 40]</th></tr>
<tr><th>PCIE:CLASS_CODE</th><th>[29, 29, 11]</th><th>[29, 28, 11]</th><th>[29, 29, 10]</th><th>[29, 28, 10]</th><th>[29, 29, 9]</th><th>[29, 28, 9]</th><th>[29, 29, 8]</th><th>[29, 28, 8]</th><th>[29, 29, 7]</th><th>[29, 28, 7]</th><th>[29, 29, 6]</th><th>[29, 28, 6]</th><th>[29, 29, 5]</th><th>[29, 28, 5]</th><th>[29, 29, 4]</th><th>[29, 28, 4]</th><th>[29, 29, 3]</th><th>[29, 28, 3]</th><th>[29, 29, 2]</th><th>[29, 28, 2]</th><th>[29, 29, 1]</th><th>[29, 28, 1]</th><th>[29, 29, 0]</th><th>[29, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:AER_CAP_VERSION"></div>
<div id="bits-xc7v-PCIE_L-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DSN_CAP_VERSION"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_SPEED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CTRL2_TARGET_LINK_SPEED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_VERSION"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PCIE_CAP_DEVICE_PORT_TYPE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PCIE_REVISION"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_VERSION"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC_CAP_VERSION"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VSEC_CAP_HDR_REVISION"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VSEC_CAP_VERSION"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_VERSION</th><th>[25, 28, 18]</th><th>[25, 29, 17]</th><th>[25, 28, 17]</th><th>[25, 29, 16]</th></tr>
<tr><th>PCIE:CPL_TIMEOUT_RANGES_SUPPORTED</th><th>[29, 29, 14]</th><th>[29, 28, 14]</th><th>[29, 29, 13]</th><th>[29, 28, 13]</th></tr>
<tr><th>PCIE:DSN_CAP_VERSION</th><th>[30, 29, 17]</th><th>[30, 28, 17]</th><th>[30, 29, 16]</th><th>[30, 28, 16]</th></tr>
<tr><th>PCIE:LINK_CAP_MAX_LINK_SPEED</th><th>[31, 29, 14]</th><th>[31, 28, 14]</th><th>[31, 29, 13]</th><th>[31, 28, 13]</th></tr>
<tr><th>PCIE:LINK_CTRL2_TARGET_LINK_SPEED</th><th>[31, 29, 19]</th><th>[31, 28, 19]</th><th>[31, 29, 18]</th><th>[31, 28, 18]</th></tr>
<tr><th>PCIE:PCIE_CAP_CAPABILITY_VERSION</th><th>[33, 29, 17]</th><th>[33, 28, 17]</th><th>[33, 29, 16]</th><th>[33, 28, 16]</th></tr>
<tr><th>PCIE:PCIE_CAP_DEVICE_PORT_TYPE</th><th>[33, 29, 19]</th><th>[33, 28, 19]</th><th>[33, 29, 18]</th><th>[33, 28, 18]</th></tr>
<tr><th>PCIE:PCIE_REVISION</th><th>[33, 29, 27]</th><th>[33, 28, 27]</th><th>[33, 29, 26]</th><th>[33, 28, 26]</th></tr>
<tr><th>PCIE:RBAR_CAP_VERSION</th><th>[35, 29, 25]</th><th>[35, 28, 25]</th><th>[35, 29, 24]</th><th>[35, 28, 24]</th></tr>
<tr><th>PCIE:VC_CAP_VERSION</th><th>[42, 28, 10]</th><th>[42, 29, 9]</th><th>[42, 28, 9]</th><th>[42, 29, 8]</th></tr>
<tr><th>PCIE:VSEC_CAP_HDR_REVISION</th><th>[39, 29, 31]</th><th>[39, 28, 31]</th><th>[39, 29, 30]</th><th>[39, 28, 30]</th></tr>
<tr><th>PCIE:VSEC_CAP_VERSION</th><th>[40, 29, 1]</th><th>[40, 28, 1]</th><th>[40, 29, 0]</th><th>[40, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:BAR0"></div>
<div id="bits-xc7v-PCIE_L-PCIE:BAR1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:BAR2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:BAR3"></div>
<div id="bits-xc7v-PCIE_L-PCIE:BAR4"></div>
<div id="bits-xc7v-PCIE_L-PCIE:BAR5"></div>
<div id="bits-xc7v-PCIE_L-PCIE:CARDBUS_CIS_POINTER"></div>
<div id="bits-xc7v-PCIE_L-PCIE:EXPANSION_ROM"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP0"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP3"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP4"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_SUP5"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_WORD0"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_WORD1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_WORD2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_WORD3"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:BAR0</th><th>[26, 29, 23]</th><th>[26, 28, 23]</th><th>[26, 29, 22]</th><th>[26, 28, 22]</th><th>[26, 29, 21]</th><th>[26, 28, 21]</th><th>[26, 29, 20]</th><th>[26, 28, 20]</th><th>[26, 29, 19]</th><th>[26, 28, 19]</th><th>[26, 29, 18]</th><th>[26, 28, 18]</th><th>[26, 29, 17]</th><th>[26, 28, 17]</th><th>[26, 29, 16]</th><th>[26, 28, 16]</th><th>[26, 29, 15]</th><th>[26, 28, 15]</th><th>[26, 29, 14]</th><th>[26, 28, 14]</th><th>[26, 29, 13]</th><th>[26, 28, 13]</th><th>[26, 29, 12]</th><th>[26, 28, 12]</th><th>[26, 29, 11]</th><th>[26, 28, 11]</th><th>[26, 29, 10]</th><th>[26, 28, 10]</th><th>[26, 29, 9]</th><th>[26, 28, 9]</th><th>[26, 29, 8]</th><th>[26, 28, 8]</th></tr>
<tr><th>PCIE:BAR1</th><th>[26, 29, 39]</th><th>[26, 28, 39]</th><th>[26, 29, 38]</th><th>[26, 28, 38]</th><th>[26, 29, 37]</th><th>[26, 28, 37]</th><th>[26, 29, 36]</th><th>[26, 28, 36]</th><th>[26, 29, 35]</th><th>[26, 28, 35]</th><th>[26, 29, 34]</th><th>[26, 28, 34]</th><th>[26, 29, 33]</th><th>[26, 28, 33]</th><th>[26, 29, 32]</th><th>[26, 28, 32]</th><th>[26, 29, 31]</th><th>[26, 28, 31]</th><th>[26, 29, 30]</th><th>[26, 28, 30]</th><th>[26, 29, 29]</th><th>[26, 28, 29]</th><th>[26, 29, 28]</th><th>[26, 28, 28]</th><th>[26, 29, 27]</th><th>[26, 28, 27]</th><th>[26, 29, 26]</th><th>[26, 28, 26]</th><th>[26, 29, 25]</th><th>[26, 28, 25]</th><th>[26, 29, 24]</th><th>[26, 28, 24]</th></tr>
<tr><th>PCIE:BAR2</th><th>[27, 29, 7]</th><th>[27, 28, 7]</th><th>[27, 29, 6]</th><th>[27, 28, 6]</th><th>[27, 29, 5]</th><th>[27, 28, 5]</th><th>[27, 29, 4]</th><th>[27, 28, 4]</th><th>[27, 29, 3]</th><th>[27, 28, 3]</th><th>[27, 29, 2]</th><th>[27, 28, 2]</th><th>[27, 29, 1]</th><th>[27, 28, 1]</th><th>[27, 29, 0]</th><th>[27, 28, 0]</th><th>[26, 29, 47]</th><th>[26, 28, 47]</th><th>[26, 29, 46]</th><th>[26, 28, 46]</th><th>[26, 29, 45]</th><th>[26, 28, 45]</th><th>[26, 29, 44]</th><th>[26, 28, 44]</th><th>[26, 29, 43]</th><th>[26, 28, 43]</th><th>[26, 29, 42]</th><th>[26, 28, 42]</th><th>[26, 29, 41]</th><th>[26, 28, 41]</th><th>[26, 29, 40]</th><th>[26, 28, 40]</th></tr>
<tr><th>PCIE:BAR3</th><th>[27, 29, 23]</th><th>[27, 28, 23]</th><th>[27, 29, 22]</th><th>[27, 28, 22]</th><th>[27, 29, 21]</th><th>[27, 28, 21]</th><th>[27, 29, 20]</th><th>[27, 28, 20]</th><th>[27, 29, 19]</th><th>[27, 28, 19]</th><th>[27, 29, 18]</th><th>[27, 28, 18]</th><th>[27, 29, 17]</th><th>[27, 28, 17]</th><th>[27, 29, 16]</th><th>[27, 28, 16]</th><th>[27, 29, 15]</th><th>[27, 28, 15]</th><th>[27, 29, 14]</th><th>[27, 28, 14]</th><th>[27, 29, 13]</th><th>[27, 28, 13]</th><th>[27, 29, 12]</th><th>[27, 28, 12]</th><th>[27, 29, 11]</th><th>[27, 28, 11]</th><th>[27, 29, 10]</th><th>[27, 28, 10]</th><th>[27, 29, 9]</th><th>[27, 28, 9]</th><th>[27, 29, 8]</th><th>[27, 28, 8]</th></tr>
<tr><th>PCIE:BAR4</th><th>[27, 29, 39]</th><th>[27, 28, 39]</th><th>[27, 29, 38]</th><th>[27, 28, 38]</th><th>[27, 29, 37]</th><th>[27, 28, 37]</th><th>[27, 29, 36]</th><th>[27, 28, 36]</th><th>[27, 29, 35]</th><th>[27, 28, 35]</th><th>[27, 29, 34]</th><th>[27, 28, 34]</th><th>[27, 29, 33]</th><th>[27, 28, 33]</th><th>[27, 29, 32]</th><th>[27, 28, 32]</th><th>[27, 29, 31]</th><th>[27, 28, 31]</th><th>[27, 29, 30]</th><th>[27, 28, 30]</th><th>[27, 29, 29]</th><th>[27, 28, 29]</th><th>[27, 29, 28]</th><th>[27, 28, 28]</th><th>[27, 29, 27]</th><th>[27, 28, 27]</th><th>[27, 29, 26]</th><th>[27, 28, 26]</th><th>[27, 29, 25]</th><th>[27, 28, 25]</th><th>[27, 29, 24]</th><th>[27, 28, 24]</th></tr>
<tr><th>PCIE:BAR5</th><th>[28, 29, 7]</th><th>[28, 28, 7]</th><th>[28, 29, 6]</th><th>[28, 28, 6]</th><th>[28, 29, 5]</th><th>[28, 28, 5]</th><th>[28, 29, 4]</th><th>[28, 28, 4]</th><th>[28, 29, 3]</th><th>[28, 28, 3]</th><th>[28, 29, 2]</th><th>[28, 28, 2]</th><th>[28, 29, 1]</th><th>[28, 28, 1]</th><th>[28, 29, 0]</th><th>[28, 28, 0]</th><th>[27, 29, 47]</th><th>[27, 28, 47]</th><th>[27, 29, 46]</th><th>[27, 28, 46]</th><th>[27, 29, 45]</th><th>[27, 28, 45]</th><th>[27, 29, 44]</th><th>[27, 28, 44]</th><th>[27, 29, 43]</th><th>[27, 28, 43]</th><th>[27, 29, 42]</th><th>[27, 28, 42]</th><th>[27, 29, 41]</th><th>[27, 28, 41]</th><th>[27, 29, 40]</th><th>[27, 28, 40]</th></tr>
<tr><th>PCIE:CARDBUS_CIS_POINTER</th><th>[28, 29, 47]</th><th>[28, 28, 47]</th><th>[28, 29, 46]</th><th>[28, 28, 46]</th><th>[28, 29, 45]</th><th>[28, 28, 45]</th><th>[28, 29, 44]</th><th>[28, 28, 44]</th><th>[28, 29, 43]</th><th>[28, 28, 43]</th><th>[28, 29, 42]</th><th>[28, 28, 42]</th><th>[28, 29, 41]</th><th>[28, 28, 41]</th><th>[28, 29, 40]</th><th>[28, 28, 40]</th><th>[28, 29, 39]</th><th>[28, 28, 39]</th><th>[28, 29, 38]</th><th>[28, 28, 38]</th><th>[28, 29, 37]</th><th>[28, 28, 37]</th><th>[28, 29, 36]</th><th>[28, 28, 36]</th><th>[28, 29, 35]</th><th>[28, 28, 35]</th><th>[28, 29, 34]</th><th>[28, 28, 34]</th><th>[28, 29, 33]</th><th>[28, 28, 33]</th><th>[28, 29, 32]</th><th>[28, 28, 32]</th></tr>
<tr><th>PCIE:EXPANSION_ROM</th><th>[28, 29, 23]</th><th>[28, 28, 23]</th><th>[28, 29, 22]</th><th>[28, 28, 22]</th><th>[28, 29, 21]</th><th>[28, 28, 21]</th><th>[28, 29, 20]</th><th>[28, 28, 20]</th><th>[28, 29, 19]</th><th>[28, 28, 19]</th><th>[28, 29, 18]</th><th>[28, 28, 18]</th><th>[28, 29, 17]</th><th>[28, 28, 17]</th><th>[28, 29, 16]</th><th>[28, 28, 16]</th><th>[28, 29, 15]</th><th>[28, 28, 15]</th><th>[28, 29, 14]</th><th>[28, 28, 14]</th><th>[28, 29, 13]</th><th>[28, 28, 13]</th><th>[28, 29, 12]</th><th>[28, 28, 12]</th><th>[28, 29, 11]</th><th>[28, 28, 11]</th><th>[28, 29, 10]</th><th>[28, 28, 10]</th><th>[28, 29, 9]</th><th>[28, 28, 9]</th><th>[28, 29, 8]</th><th>[28, 28, 8]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP0</th><th>[35, 29, 47]</th><th>[35, 28, 47]</th><th>[35, 29, 46]</th><th>[35, 28, 46]</th><th>[35, 29, 45]</th><th>[35, 28, 45]</th><th>[35, 29, 44]</th><th>[35, 28, 44]</th><th>[35, 29, 43]</th><th>[35, 28, 43]</th><th>[35, 29, 42]</th><th>[35, 28, 42]</th><th>[35, 29, 41]</th><th>[35, 28, 41]</th><th>[35, 29, 40]</th><th>[35, 28, 40]</th><th>[35, 29, 39]</th><th>[35, 28, 39]</th><th>[35, 29, 38]</th><th>[35, 28, 38]</th><th>[35, 29, 37]</th><th>[35, 28, 37]</th><th>[35, 29, 36]</th><th>[35, 28, 36]</th><th>[35, 29, 35]</th><th>[35, 28, 35]</th><th>[35, 29, 34]</th><th>[35, 28, 34]</th><th>[35, 29, 33]</th><th>[35, 28, 33]</th><th>[35, 29, 32]</th><th>[35, 28, 32]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP1</th><th>[36, 29, 15]</th><th>[36, 28, 15]</th><th>[36, 29, 14]</th><th>[36, 28, 14]</th><th>[36, 29, 13]</th><th>[36, 28, 13]</th><th>[36, 29, 12]</th><th>[36, 28, 12]</th><th>[36, 29, 11]</th><th>[36, 28, 11]</th><th>[36, 29, 10]</th><th>[36, 28, 10]</th><th>[36, 29, 9]</th><th>[36, 28, 9]</th><th>[36, 29, 8]</th><th>[36, 28, 8]</th><th>[36, 29, 7]</th><th>[36, 28, 7]</th><th>[36, 29, 6]</th><th>[36, 28, 6]</th><th>[36, 29, 5]</th><th>[36, 28, 5]</th><th>[36, 29, 4]</th><th>[36, 28, 4]</th><th>[36, 29, 3]</th><th>[36, 28, 3]</th><th>[36, 29, 2]</th><th>[36, 28, 2]</th><th>[36, 29, 1]</th><th>[36, 28, 1]</th><th>[36, 29, 0]</th><th>[36, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP2</th><th>[36, 29, 31]</th><th>[36, 28, 31]</th><th>[36, 29, 30]</th><th>[36, 28, 30]</th><th>[36, 29, 29]</th><th>[36, 28, 29]</th><th>[36, 29, 28]</th><th>[36, 28, 28]</th><th>[36, 29, 27]</th><th>[36, 28, 27]</th><th>[36, 29, 26]</th><th>[36, 28, 26]</th><th>[36, 29, 25]</th><th>[36, 28, 25]</th><th>[36, 29, 24]</th><th>[36, 28, 24]</th><th>[36, 29, 23]</th><th>[36, 28, 23]</th><th>[36, 29, 22]</th><th>[36, 28, 22]</th><th>[36, 29, 21]</th><th>[36, 28, 21]</th><th>[36, 29, 20]</th><th>[36, 28, 20]</th><th>[36, 29, 19]</th><th>[36, 28, 19]</th><th>[36, 29, 18]</th><th>[36, 28, 18]</th><th>[36, 29, 17]</th><th>[36, 28, 17]</th><th>[36, 29, 16]</th><th>[36, 28, 16]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP3</th><th>[36, 29, 47]</th><th>[36, 28, 47]</th><th>[36, 29, 46]</th><th>[36, 28, 46]</th><th>[36, 29, 45]</th><th>[36, 28, 45]</th><th>[36, 29, 44]</th><th>[36, 28, 44]</th><th>[36, 29, 43]</th><th>[36, 28, 43]</th><th>[36, 29, 42]</th><th>[36, 28, 42]</th><th>[36, 29, 41]</th><th>[36, 28, 41]</th><th>[36, 29, 40]</th><th>[36, 28, 40]</th><th>[36, 29, 39]</th><th>[36, 28, 39]</th><th>[36, 29, 38]</th><th>[36, 28, 38]</th><th>[36, 29, 37]</th><th>[36, 28, 37]</th><th>[36, 29, 36]</th><th>[36, 28, 36]</th><th>[36, 29, 35]</th><th>[36, 28, 35]</th><th>[36, 29, 34]</th><th>[36, 28, 34]</th><th>[36, 29, 33]</th><th>[36, 28, 33]</th><th>[36, 29, 32]</th><th>[36, 28, 32]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP4</th><th>[37, 29, 15]</th><th>[37, 28, 15]</th><th>[37, 29, 14]</th><th>[37, 28, 14]</th><th>[37, 29, 13]</th><th>[37, 28, 13]</th><th>[37, 29, 12]</th><th>[37, 28, 12]</th><th>[37, 29, 11]</th><th>[37, 28, 11]</th><th>[37, 29, 10]</th><th>[37, 28, 10]</th><th>[37, 29, 9]</th><th>[37, 28, 9]</th><th>[37, 29, 8]</th><th>[37, 28, 8]</th><th>[37, 29, 7]</th><th>[37, 28, 7]</th><th>[37, 29, 6]</th><th>[37, 28, 6]</th><th>[37, 29, 5]</th><th>[37, 28, 5]</th><th>[37, 29, 4]</th><th>[37, 28, 4]</th><th>[37, 29, 3]</th><th>[37, 28, 3]</th><th>[37, 29, 2]</th><th>[37, 28, 2]</th><th>[37, 29, 1]</th><th>[37, 28, 1]</th><th>[37, 29, 0]</th><th>[37, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP5</th><th>[37, 29, 31]</th><th>[37, 28, 31]</th><th>[37, 29, 30]</th><th>[37, 28, 30]</th><th>[37, 29, 29]</th><th>[37, 28, 29]</th><th>[37, 29, 28]</th><th>[37, 28, 28]</th><th>[37, 29, 27]</th><th>[37, 28, 27]</th><th>[37, 29, 26]</th><th>[37, 28, 26]</th><th>[37, 29, 25]</th><th>[37, 28, 25]</th><th>[37, 29, 24]</th><th>[37, 28, 24]</th><th>[37, 29, 23]</th><th>[37, 28, 23]</th><th>[37, 29, 22]</th><th>[37, 28, 22]</th><th>[37, 29, 21]</th><th>[37, 28, 21]</th><th>[37, 29, 20]</th><th>[37, 28, 20]</th><th>[37, 29, 19]</th><th>[37, 28, 19]</th><th>[37, 29, 18]</th><th>[37, 28, 18]</th><th>[37, 29, 17]</th><th>[37, 28, 17]</th><th>[37, 29, 16]</th><th>[37, 28, 16]</th></tr>
<tr><th>PCIE:SPARE_WORD0</th><th>[44, 29, 15]</th><th>[44, 28, 15]</th><th>[44, 29, 14]</th><th>[44, 28, 14]</th><th>[44, 29, 13]</th><th>[44, 28, 13]</th><th>[44, 29, 12]</th><th>[44, 28, 12]</th><th>[44, 29, 11]</th><th>[44, 28, 11]</th><th>[44, 29, 10]</th><th>[44, 28, 10]</th><th>[44, 29, 9]</th><th>[44, 28, 9]</th><th>[44, 29, 8]</th><th>[44, 28, 8]</th><th>[44, 29, 7]</th><th>[44, 28, 7]</th><th>[44, 29, 6]</th><th>[44, 28, 6]</th><th>[44, 29, 5]</th><th>[44, 28, 5]</th><th>[44, 29, 4]</th><th>[44, 28, 4]</th><th>[44, 29, 3]</th><th>[44, 28, 3]</th><th>[44, 29, 2]</th><th>[44, 28, 2]</th><th>[44, 29, 1]</th><th>[44, 28, 1]</th><th>[44, 29, 0]</th><th>[44, 28, 0]</th></tr>
<tr><th>PCIE:SPARE_WORD1</th><th>[44, 29, 31]</th><th>[44, 28, 31]</th><th>[44, 29, 30]</th><th>[44, 28, 30]</th><th>[44, 29, 29]</th><th>[44, 28, 29]</th><th>[44, 29, 28]</th><th>[44, 28, 28]</th><th>[44, 29, 27]</th><th>[44, 28, 27]</th><th>[44, 29, 26]</th><th>[44, 28, 26]</th><th>[44, 29, 25]</th><th>[44, 28, 25]</th><th>[44, 29, 24]</th><th>[44, 28, 24]</th><th>[44, 29, 23]</th><th>[44, 28, 23]</th><th>[44, 29, 22]</th><th>[44, 28, 22]</th><th>[44, 29, 21]</th><th>[44, 28, 21]</th><th>[44, 29, 20]</th><th>[44, 28, 20]</th><th>[44, 29, 19]</th><th>[44, 28, 19]</th><th>[44, 29, 18]</th><th>[44, 28, 18]</th><th>[44, 29, 17]</th><th>[44, 28, 17]</th><th>[44, 29, 16]</th><th>[44, 28, 16]</th></tr>
<tr><th>PCIE:SPARE_WORD2</th><th>[44, 29, 47]</th><th>[44, 28, 47]</th><th>[44, 29, 46]</th><th>[44, 28, 46]</th><th>[44, 29, 45]</th><th>[44, 28, 45]</th><th>[44, 29, 44]</th><th>[44, 28, 44]</th><th>[44, 29, 43]</th><th>[44, 28, 43]</th><th>[44, 29, 42]</th><th>[44, 28, 42]</th><th>[44, 29, 41]</th><th>[44, 28, 41]</th><th>[44, 29, 40]</th><th>[44, 28, 40]</th><th>[44, 29, 39]</th><th>[44, 28, 39]</th><th>[44, 29, 38]</th><th>[44, 28, 38]</th><th>[44, 29, 37]</th><th>[44, 28, 37]</th><th>[44, 29, 36]</th><th>[44, 28, 36]</th><th>[44, 29, 35]</th><th>[44, 28, 35]</th><th>[44, 29, 34]</th><th>[44, 28, 34]</th><th>[44, 29, 33]</th><th>[44, 28, 33]</th><th>[44, 29, 32]</th><th>[44, 28, 32]</th></tr>
<tr><th>PCIE:SPARE_WORD3</th><th>[45, 29, 15]</th><th>[45, 28, 15]</th><th>[45, 29, 14]</th><th>[45, 28, 14]</th><th>[45, 29, 13]</th><th>[45, 28, 13]</th><th>[45, 29, 12]</th><th>[45, 28, 12]</th><th>[45, 29, 11]</th><th>[45, 28, 11]</th><th>[45, 29, 10]</th><th>[45, 28, 10]</th><th>[45, 29, 9]</th><th>[45, 28, 9]</th><th>[45, 29, 8]</th><th>[45, 28, 8]</th><th>[45, 29, 7]</th><th>[45, 28, 7]</th><th>[45, 29, 6]</th><th>[45, 28, 6]</th><th>[45, 29, 5]</th><th>[45, 28, 5]</th><th>[45, 29, 4]</th><th>[45, 28, 4]</th><th>[45, 29, 3]</th><th>[45, 28, 3]</th><th>[45, 29, 2]</th><th>[45, 28, 2]</th><th>[45, 29, 1]</th><th>[45, 28, 1]</th><th>[45, 29, 0]</th><th>[45, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:CAPABILITIES_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DNSTREAM_LINK_NUM"></div>
<div id="bits-xc7v-PCIE_L-PCIE:HEADER_TYPE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:INTERRUPT_PIN"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSIX_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSIX_CAP_ID"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSIX_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSI_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSI_CAP_ID"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSI_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:N_FTS_COMCLK_GEN2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:N_FTS_GEN1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:N_FTS_GEN2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PCIE_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PCIE_CAP_CAPABILITY_ID"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PCIE_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_ID"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA0"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA3"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA4"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA5"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA6"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA7"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BYTE0"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BYTE1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BYTE2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SPARE_BYTE3"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:CAPABILITIES_PTR</th><th>[28, 29, 27]</th><th>[28, 28, 27]</th><th>[28, 29, 26]</th><th>[28, 28, 26]</th><th>[28, 29, 25]</th><th>[28, 28, 25]</th><th>[28, 29, 24]</th><th>[28, 28, 24]</th></tr>
<tr><th>PCIE:DNSTREAM_LINK_NUM</th><th>[41, 29, 39]</th><th>[41, 28, 39]</th><th>[41, 29, 38]</th><th>[41, 28, 38]</th><th>[41, 29, 37]</th><th>[41, 28, 37]</th><th>[41, 29, 36]</th><th>[41, 28, 36]</th></tr>
<tr><th>PCIE:HEADER_TYPE</th><th>[30, 29, 35]</th><th>[30, 28, 35]</th><th>[30, 29, 34]</th><th>[30, 28, 34]</th><th>[30, 29, 33]</th><th>[30, 28, 33]</th><th>[30, 29, 32]</th><th>[30, 28, 32]</th></tr>
<tr><th>PCIE:INTERRUPT_PIN</th><th>[30, 29, 39]</th><th>[30, 28, 39]</th><th>[30, 29, 38]</th><th>[30, 28, 38]</th><th>[30, 29, 37]</th><th>[30, 28, 37]</th><th>[30, 29, 36]</th><th>[30, 28, 36]</th></tr>
<tr><th>PCIE:MSIX_BASE_PTR</th><th>[32, 29, 3]</th><th>[32, 28, 3]</th><th>[32, 29, 2]</th><th>[32, 28, 2]</th><th>[32, 29, 1]</th><th>[32, 28, 1]</th><th>[32, 29, 0]</th><th>[32, 28, 0]</th></tr>
<tr><th>PCIE:MSIX_CAP_ID</th><th>[32, 29, 7]</th><th>[32, 28, 7]</th><th>[32, 29, 6]</th><th>[32, 28, 6]</th><th>[32, 29, 5]</th><th>[32, 28, 5]</th><th>[32, 29, 4]</th><th>[32, 28, 4]</th></tr>
<tr><th>PCIE:MSIX_CAP_NEXTPTR</th><th>[32, 29, 11]</th><th>[32, 28, 11]</th><th>[32, 29, 10]</th><th>[32, 28, 10]</th><th>[32, 29, 9]</th><th>[32, 28, 9]</th><th>[32, 29, 8]</th><th>[32, 28, 8]</th></tr>
<tr><th>PCIE:MSI_BASE_PTR</th><th>[31, 29, 27]</th><th>[31, 28, 27]</th><th>[31, 29, 26]</th><th>[31, 28, 26]</th><th>[31, 29, 25]</th><th>[31, 28, 25]</th><th>[31, 29, 24]</th><th>[31, 28, 24]</th></tr>
<tr><th>PCIE:MSI_CAP_ID</th><th>[31, 29, 35]</th><th>[31, 28, 35]</th><th>[31, 29, 34]</th><th>[31, 28, 34]</th><th>[31, 29, 33]</th><th>[31, 28, 33]</th><th>[31, 29, 32]</th><th>[31, 28, 32]</th></tr>
<tr><th>PCIE:MSI_CAP_NEXTPTR</th><th>[31, 29, 43]</th><th>[31, 28, 43]</th><th>[31, 29, 42]</th><th>[31, 28, 42]</th><th>[31, 29, 41]</th><th>[31, 28, 41]</th><th>[31, 29, 40]</th><th>[31, 28, 40]</th></tr>
<tr><th>PCIE:N_FTS_COMCLK_GEN1</th><th>[41, 29, 19]</th><th>[41, 28, 19]</th><th>[41, 29, 18]</th><th>[41, 28, 18]</th><th>[41, 29, 17]</th><th>[41, 28, 17]</th><th>[41, 29, 16]</th><th>[41, 28, 16]</th></tr>
<tr><th>PCIE:N_FTS_COMCLK_GEN2</th><th>[41, 29, 23]</th><th>[41, 28, 23]</th><th>[41, 29, 22]</th><th>[41, 28, 22]</th><th>[41, 29, 21]</th><th>[41, 28, 21]</th><th>[41, 29, 20]</th><th>[41, 28, 20]</th></tr>
<tr><th>PCIE:N_FTS_GEN1</th><th>[41, 29, 27]</th><th>[41, 28, 27]</th><th>[41, 29, 26]</th><th>[41, 28, 26]</th><th>[41, 29, 25]</th><th>[41, 28, 25]</th><th>[41, 29, 24]</th><th>[41, 28, 24]</th></tr>
<tr><th>PCIE:N_FTS_GEN2</th><th>[41, 29, 31]</th><th>[41, 28, 31]</th><th>[41, 29, 30]</th><th>[41, 28, 30]</th><th>[41, 29, 29]</th><th>[41, 28, 29]</th><th>[41, 29, 28]</th><th>[41, 28, 28]</th></tr>
<tr><th>PCIE:PCIE_BASE_PTR</th><th>[33, 29, 11]</th><th>[33, 28, 11]</th><th>[33, 29, 10]</th><th>[33, 28, 10]</th><th>[33, 29, 9]</th><th>[33, 28, 9]</th><th>[33, 29, 8]</th><th>[33, 28, 8]</th></tr>
<tr><th>PCIE:PCIE_CAP_CAPABILITY_ID</th><th>[33, 29, 15]</th><th>[33, 28, 15]</th><th>[33, 29, 14]</th><th>[33, 28, 14]</th><th>[33, 29, 13]</th><th>[33, 28, 13]</th><th>[33, 29, 12]</th><th>[33, 28, 12]</th></tr>
<tr><th>PCIE:PCIE_CAP_NEXTPTR</th><th>[33, 29, 23]</th><th>[33, 28, 23]</th><th>[33, 29, 22]</th><th>[33, 28, 22]</th><th>[33, 29, 21]</th><th>[33, 28, 21]</th><th>[33, 29, 20]</th><th>[33, 28, 20]</th></tr>
<tr><th>PCIE:PM_BASE_PTR</th><th>[33, 29, 31]</th><th>[33, 28, 31]</th><th>[33, 29, 30]</th><th>[33, 28, 30]</th><th>[33, 29, 29]</th><th>[33, 28, 29]</th><th>[33, 29, 28]</th><th>[33, 28, 28]</th></tr>
<tr><th>PCIE:PM_CAP_ID</th><th>[33, 29, 38]</th><th>[33, 28, 38]</th><th>[33, 29, 37]</th><th>[33, 28, 37]</th><th>[33, 29, 36]</th><th>[33, 28, 36]</th><th>[33, 29, 35]</th><th>[33, 28, 35]</th></tr>
<tr><th>PCIE:PM_CAP_NEXTPTR</th><th>[33, 29, 43]</th><th>[33, 28, 43]</th><th>[33, 29, 42]</th><th>[33, 28, 42]</th><th>[33, 29, 41]</th><th>[33, 28, 41]</th><th>[33, 29, 40]</th><th>[33, 28, 40]</th></tr>
<tr><th>PCIE:PM_DATA0</th><th>[34, 29, 14]</th><th>[34, 28, 14]</th><th>[34, 29, 13]</th><th>[34, 28, 13]</th><th>[34, 29, 12]</th><th>[34, 28, 12]</th><th>[34, 29, 11]</th><th>[34, 28, 11]</th></tr>
<tr><th>PCIE:PM_DATA1</th><th>[34, 29, 19]</th><th>[34, 28, 19]</th><th>[34, 29, 18]</th><th>[34, 28, 18]</th><th>[34, 29, 17]</th><th>[34, 28, 17]</th><th>[34, 29, 16]</th><th>[34, 28, 16]</th></tr>
<tr><th>PCIE:PM_DATA2</th><th>[34, 29, 23]</th><th>[34, 28, 23]</th><th>[34, 29, 22]</th><th>[34, 28, 22]</th><th>[34, 29, 21]</th><th>[34, 28, 21]</th><th>[34, 29, 20]</th><th>[34, 28, 20]</th></tr>
<tr><th>PCIE:PM_DATA3</th><th>[34, 29, 27]</th><th>[34, 28, 27]</th><th>[34, 29, 26]</th><th>[34, 28, 26]</th><th>[34, 29, 25]</th><th>[34, 28, 25]</th><th>[34, 29, 24]</th><th>[34, 28, 24]</th></tr>
<tr><th>PCIE:PM_DATA4</th><th>[34, 29, 31]</th><th>[34, 28, 31]</th><th>[34, 29, 30]</th><th>[34, 28, 30]</th><th>[34, 29, 29]</th><th>[34, 28, 29]</th><th>[34, 29, 28]</th><th>[34, 28, 28]</th></tr>
<tr><th>PCIE:PM_DATA5</th><th>[34, 29, 35]</th><th>[34, 28, 35]</th><th>[34, 29, 34]</th><th>[34, 28, 34]</th><th>[34, 29, 33]</th><th>[34, 28, 33]</th><th>[34, 29, 32]</th><th>[34, 28, 32]</th></tr>
<tr><th>PCIE:PM_DATA6</th><th>[34, 29, 39]</th><th>[34, 28, 39]</th><th>[34, 29, 38]</th><th>[34, 28, 38]</th><th>[34, 29, 37]</th><th>[34, 28, 37]</th><th>[34, 29, 36]</th><th>[34, 28, 36]</th></tr>
<tr><th>PCIE:PM_DATA7</th><th>[34, 29, 43]</th><th>[34, 28, 43]</th><th>[34, 29, 42]</th><th>[34, 28, 42]</th><th>[34, 29, 41]</th><th>[34, 28, 41]</th><th>[34, 29, 40]</th><th>[34, 28, 40]</th></tr>
<tr><th>PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE</th><th>[38, 29, 28]</th><th>[38, 28, 28]</th><th>[38, 29, 27]</th><th>[38, 28, 27]</th><th>[38, 29, 26]</th><th>[38, 28, 26]</th><th>[38, 29, 25]</th><th>[38, 28, 25]</th></tr>
<tr><th>PCIE:SPARE_BYTE0</th><th>[43, 29, 35]</th><th>[43, 28, 35]</th><th>[43, 29, 34]</th><th>[43, 28, 34]</th><th>[43, 29, 33]</th><th>[43, 28, 33]</th><th>[43, 29, 32]</th><th>[43, 28, 32]</th></tr>
<tr><th>PCIE:SPARE_BYTE1</th><th>[43, 29, 39]</th><th>[43, 28, 39]</th><th>[43, 29, 38]</th><th>[43, 28, 38]</th><th>[43, 29, 37]</th><th>[43, 28, 37]</th><th>[43, 29, 36]</th><th>[43, 28, 36]</th></tr>
<tr><th>PCIE:SPARE_BYTE2</th><th>[43, 29, 43]</th><th>[43, 28, 43]</th><th>[43, 29, 42]</th><th>[43, 28, 42]</th><th>[43, 29, 41]</th><th>[43, 28, 41]</th><th>[43, 29, 40]</th><th>[43, 28, 40]</th></tr>
<tr><th>PCIE:SPARE_BYTE3</th><th>[43, 29, 47]</th><th>[43, 28, 47]</th><th>[43, 29, 46]</th><th>[43, 28, 46]</th><th>[43, 29, 45]</th><th>[43, 28, 45]</th><th>[43, 29, 44]</th><th>[43, 28, 44]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_14_12"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_31_29"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_BIR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_BIR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSI_CAP_MULTIMSGCAP"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PL_AUTO_CONFIG"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_AUXCURRENT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_VERSION"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX0"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX3"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX4"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_INDEX5"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_NUM"></div>
<div id="bits-xc7v-PCIE_L-PCIE:USER_CLK_FREQ"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY</th><th>[29, 28, 25]</th><th>[29, 29, 24]</th><th>[29, 28, 24]</th></tr>
<tr><th>PCIE:DEV_CAP_ENDPOINT_L1_LATENCY</th><th>[29, 29, 26]</th><th>[29, 28, 26]</th><th>[29, 29, 25]</th></tr>
<tr><th>PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED</th><th>[29, 28, 29]</th><th>[29, 29, 28]</th><th>[29, 28, 28]</th></tr>
<tr><th>PCIE:DEV_CAP_RSVD_14_12</th><th>[29, 28, 33]</th><th>[29, 29, 32]</th><th>[29, 28, 32]</th></tr>
<tr><th>PCIE:DEV_CAP_RSVD_31_29</th><th>[29, 29, 35]</th><th>[29, 28, 35]</th><th>[29, 29, 34]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1</th><th>[31, 28, 1]</th><th>[31, 29, 0]</th><th>[31, 28, 0]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2</th><th>[31, 29, 2]</th><th>[31, 28, 2]</th><th>[31, 29, 1]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1</th><th>[31, 28, 4]</th><th>[31, 29, 3]</th><th>[31, 28, 3]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2</th><th>[31, 29, 5]</th><th>[31, 28, 5]</th><th>[31, 29, 4]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1</th><th>[31, 28, 7]</th><th>[31, 29, 6]</th><th>[31, 28, 6]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2</th><th>[31, 28, 9]</th><th>[31, 29, 8]</th><th>[31, 28, 8]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1</th><th>[31, 29, 10]</th><th>[31, 28, 10]</th><th>[31, 29, 9]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2</th><th>[31, 28, 12]</th><th>[31, 29, 11]</th><th>[31, 28, 11]</th></tr>
<tr><th>PCIE:MSIX_CAP_PBA_BIR</th><th>[32, 29, 13]</th><th>[32, 28, 13]</th><th>[32, 29, 12]</th></tr>
<tr><th>PCIE:MSIX_CAP_TABLE_BIR</th><th>[32, 29, 31]</th><th>[32, 28, 31]</th><th>[32, 29, 30]</th></tr>
<tr><th>PCIE:MSI_CAP_MULTIMSGCAP</th><th>[31, 29, 37]</th><th>[31, 28, 37]</th><th>[31, 29, 36]</th></tr>
<tr><th>PCIE:PL_AUTO_CONFIG</th><th>[41, 29, 33]</th><th>[41, 28, 33]</th><th>[41, 29, 32]</th></tr>
<tr><th>PCIE:PM_CAP_AUXCURRENT</th><th>[33, 28, 33]</th><th>[33, 29, 32]</th><th>[33, 28, 32]</th></tr>
<tr><th>PCIE:PM_CAP_VERSION</th><th>[34, 28, 1]</th><th>[34, 29, 0]</th><th>[34, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX0</th><th>[37, 28, 33]</th><th>[37, 29, 32]</th><th>[37, 28, 32]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX1</th><th>[37, 29, 34]</th><th>[37, 28, 34]</th><th>[37, 29, 33]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX2</th><th>[37, 28, 36]</th><th>[37, 29, 35]</th><th>[37, 28, 35]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX3</th><th>[37, 29, 37]</th><th>[37, 28, 37]</th><th>[37, 29, 36]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX4</th><th>[37, 28, 39]</th><th>[37, 29, 38]</th><th>[37, 28, 38]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX5</th><th>[37, 28, 41]</th><th>[37, 29, 40]</th><th>[37, 28, 40]</th></tr>
<tr><th>PCIE:RBAR_NUM</th><th>[35, 28, 27]</th><th>[35, 29, 26]</th><th>[35, 28, 26]</th></tr>
<tr><th>PCIE:USER_CLK_FREQ</th><th>[40, 28, 3]</th><th>[40, 29, 2]</th><th>[40, 28, 2]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:CFG_ECRC_ERR_CPLSTAT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:DEV_CAP_RSVD_17_16"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_ASPM_SUPPORT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT_FUNC"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT_FUNC"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PCIE_CAP_RSVD_15_14"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT_FUNC"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE0"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE3"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE4"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE5"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE6"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_DATA_SCALE7"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RECRC_CHK"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RP_AUTO_SPD"></div>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TL_RX_RAM_RDATA_LATENCY"></div>
<div id="bits-xc7v-PCIE_L-PCIE:TL_TX_RAM_RDATA_LATENCY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:CFG_ECRC_ERR_CPLSTAT</th><th>[43, 29, 16]</th><th>[43, 28, 16]</th></tr>
<tr><th>PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES</th><th>[29, 28, 21]</th><th>[29, 29, 20]</th></tr>
<tr><th>PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED</th><th>[29, 28, 19]</th><th>[29, 29, 18]</th></tr>
<tr><th>PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT</th><th>[29, 28, 30]</th><th>[29, 29, 29]</th></tr>
<tr><th>PCIE:DEV_CAP_RSVD_17_16</th><th>[29, 28, 34]</th><th>[29, 29, 33]</th></tr>
<tr><th>PCIE:LINK_CAP_ASPM_SUPPORT</th><th>[30, 29, 46]</th><th>[30, 28, 46]</th></tr>
<tr><th>PCIE:LL_ACK_TIMEOUT_FUNC</th><th>[40, 29, 16]</th><th>[40, 28, 16]</th></tr>
<tr><th>PCIE:LL_REPLAY_TIMEOUT_FUNC</th><th>[40, 29, 32]</th><th>[40, 28, 32]</th></tr>
<tr><th>PCIE:PCIE_CAP_RSVD_15_14</th><th>[33, 28, 25]</th><th>[33, 29, 24]</th></tr>
<tr><th>PCIE:PM_ASPML0S_TIMEOUT_FUNC</th><th>[41, 29, 0]</th><th>[41, 28, 0]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE0</th><th>[34, 29, 3]</th><th>[34, 28, 3]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE1</th><th>[34, 29, 4]</th><th>[34, 28, 4]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE2</th><th>[34, 29, 5]</th><th>[34, 28, 5]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE3</th><th>[34, 29, 6]</th><th>[34, 28, 6]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE4</th><th>[34, 29, 7]</th><th>[34, 28, 7]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE5</th><th>[34, 29, 8]</th><th>[34, 28, 8]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE6</th><th>[34, 29, 9]</th><th>[34, 28, 9]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE7</th><th>[34, 29, 10]</th><th>[34, 28, 10]</th></tr>
<tr><th>PCIE:RECRC_CHK</th><th>[43, 29, 14]</th><th>[43, 28, 14]</th></tr>
<tr><th>PCIE:RP_AUTO_SPD</th><th>[43, 28, 21]</th><th>[43, 29, 20]</th></tr>
<tr><th>PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE</th><th>[38, 29, 24]</th><th>[38, 28, 24]</th></tr>
<tr><th>PCIE:TL_RX_RAM_RDATA_LATENCY</th><th>[42, 29, 1]</th><th>[42, 28, 1]</th></tr>
<tr><th>PCIE:TL_TX_RAM_RDATA_LATENCY</th><th>[42, 29, 7]</th><th>[42, 28, 7]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:EXT_CFG_CAP_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LINK_CAP_MAX_LINK_WIDTH"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LTSSM_MAX_LINK_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:EXT_CFG_CAP_PTR</th><th>[30, 29, 20]</th><th>[30, 28, 20]</th><th>[30, 29, 19]</th><th>[30, 28, 19]</th><th>[30, 29, 18]</th><th>[30, 28, 18]</th></tr>
<tr><th>PCIE:LINK_CAP_MAX_LINK_WIDTH</th><th>[41, 29, 10]</th><th>[41, 28, 10]</th><th>[41, 29, 9]</th><th>[41, 28, 9]</th><th>[41, 29, 8]</th><th>[41, 28, 8]</th></tr>
<tr><th>PCIE:LTSSM_MAX_LINK_WIDTH</th><th>[41, 29, 13]</th><th>[41, 28, 13]</th><th>[41, 29, 12]</th><th>[41, 28, 12]</th><th>[41, 29, 11]</th><th>[41, 28, 11]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:EXT_CFG_XP_CAP_PTR"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LAST_CONFIG_DWORD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:EXT_CFG_XP_CAP_PTR</th><th>[30, 29, 28]</th><th>[30, 28, 28]</th><th>[30, 29, 27]</th><th>[30, 28, 27]</th><th>[30, 29, 26]</th><th>[30, 28, 26]</th><th>[30, 29, 25]</th><th>[30, 28, 25]</th><th>[30, 29, 24]</th><th>[30, 28, 24]</th></tr>
<tr><th>PCIE:LAST_CONFIG_DWORD</th><th>[30, 29, 45]</th><th>[30, 28, 45]</th><th>[30, 29, 44]</th><th>[30, 28, 44]</th><th>[30, 29, 43]</th><th>[30, 28, 43]</th><th>[30, 29, 42]</th><th>[30, 28, 42]</th><th>[30, 29, 41]</th><th>[30, 28, 41]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:MSIX_CAP_PBA_OFFSET"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_OFFSET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:MSIX_CAP_PBA_OFFSET</th><th>[32, 28, 30]</th><th>[32, 29, 29]</th><th>[32, 28, 29]</th><th>[32, 29, 28]</th><th>[32, 28, 28]</th><th>[32, 29, 27]</th><th>[32, 28, 27]</th><th>[32, 29, 26]</th><th>[32, 28, 26]</th><th>[32, 29, 25]</th><th>[32, 28, 25]</th><th>[32, 29, 24]</th><th>[32, 28, 24]</th><th>[32, 29, 23]</th><th>[32, 28, 23]</th><th>[32, 29, 22]</th><th>[32, 28, 22]</th><th>[32, 29, 21]</th><th>[32, 28, 21]</th><th>[32, 29, 20]</th><th>[32, 28, 20]</th><th>[32, 29, 19]</th><th>[32, 28, 19]</th><th>[32, 29, 18]</th><th>[32, 28, 18]</th><th>[32, 29, 17]</th><th>[32, 28, 17]</th><th>[32, 29, 16]</th><th>[32, 28, 16]</th></tr>
<tr><th>PCIE:MSIX_CAP_TABLE_OFFSET</th><th>[32, 28, 46]</th><th>[32, 29, 45]</th><th>[32, 28, 45]</th><th>[32, 29, 44]</th><th>[32, 28, 44]</th><th>[32, 29, 43]</th><th>[32, 28, 43]</th><th>[32, 29, 42]</th><th>[32, 28, 42]</th><th>[32, 29, 41]</th><th>[32, 28, 41]</th><th>[32, 29, 40]</th><th>[32, 28, 40]</th><th>[32, 29, 39]</th><th>[32, 28, 39]</th><th>[32, 29, 38]</th><th>[32, 28, 38]</th><th>[32, 29, 37]</th><th>[32, 28, 37]</th><th>[32, 29, 36]</th><th>[32, 28, 36]</th><th>[32, 29, 35]</th><th>[32, 28, 35]</th><th>[32, 29, 34]</th><th>[32, 28, 34]</th><th>[32, 29, 33]</th><th>[32, 28, 33]</th><th>[32, 29, 32]</th><th>[32, 28, 32]</th></tr>
<tr><td>Non-inverted</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:ENABLE_MSG_ROUTE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:MSIX_CAP_TABLE_SIZE"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CD"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPD"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:ENABLE_MSG_ROUTE</th><th>[41, 29, 47]</th><th>[41, 28, 47]</th><th>[41, 29, 46]</th><th>[41, 28, 46]</th><th>[41, 29, 45]</th><th>[41, 28, 45]</th><th>[41, 29, 44]</th><th>[41, 28, 44]</th><th>[41, 29, 43]</th><th>[41, 28, 43]</th><th>[41, 29, 42]</th></tr>
<tr><th>PCIE:MSIX_CAP_TABLE_SIZE</th><th>[33, 28, 5]</th><th>[33, 29, 4]</th><th>[33, 28, 4]</th><th>[33, 29, 3]</th><th>[33, 28, 3]</th><th>[33, 29, 2]</th><th>[33, 28, 2]</th><th>[33, 29, 1]</th><th>[33, 28, 1]</th><th>[33, 29, 0]</th><th>[33, 28, 0]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_CD</th><th>[42, 28, 29]</th><th>[42, 29, 28]</th><th>[42, 28, 28]</th><th>[42, 29, 27]</th><th>[42, 28, 27]</th><th>[42, 29, 26]</th><th>[42, 28, 26]</th><th>[42, 29, 25]</th><th>[42, 28, 25]</th><th>[42, 29, 24]</th><th>[42, 28, 24]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_NPD</th><th>[42, 28, 45]</th><th>[42, 29, 44]</th><th>[42, 28, 44]</th><th>[42, 29, 43]</th><th>[42, 28, 43]</th><th>[42, 29, 42]</th><th>[42, 28, 42]</th><th>[42, 29, 41]</th><th>[42, 28, 41]</th><th>[42, 29, 40]</th><th>[42, 28, 40]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_PD</th><th>[43, 28, 5]</th><th>[43, 29, 4]</th><th>[43, 28, 4]</th><th>[43, 29, 3]</th><th>[43, 28, 3]</th><th>[43, 29, 2]</th><th>[43, 28, 2]</th><th>[43, 29, 1]</th><th>[43, 28, 1]</th><th>[43, 29, 0]</th><th>[43, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:INFER_EI"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_CAP_PMESUPPORT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5"></div>
<div id="bits-xc7v-PCIE_L-PCIE:RP_AUTO_SPD_LOOPCNT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC0_TX_LASTPACKET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:INFER_EI</th><th>[41, 28, 5]</th><th>[41, 29, 4]</th><th>[41, 28, 4]</th><th>[41, 29, 3]</th><th>[41, 28, 3]</th></tr>
<tr><th>PCIE:PM_CAP_PMESUPPORT</th><th>[33, 28, 47]</th><th>[33, 29, 46]</th><th>[33, 28, 46]</th><th>[33, 29, 45]</th><th>[33, 28, 45]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0</th><th>[37, 29, 43]</th><th>[37, 28, 43]</th><th>[37, 29, 42]</th><th>[37, 28, 42]</th><th>[37, 29, 41]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1</th><th>[37, 28, 46]</th><th>[37, 29, 45]</th><th>[37, 28, 45]</th><th>[37, 29, 44]</th><th>[37, 28, 44]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2</th><th>[38, 28, 2]</th><th>[38, 29, 1]</th><th>[38, 28, 1]</th><th>[38, 29, 0]</th><th>[38, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3</th><th>[38, 29, 4]</th><th>[38, 28, 4]</th><th>[38, 29, 3]</th><th>[38, 28, 3]</th><th>[38, 29, 2]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4</th><th>[38, 28, 7]</th><th>[38, 29, 6]</th><th>[38, 28, 6]</th><th>[38, 29, 5]</th><th>[38, 28, 5]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5</th><th>[38, 28, 10]</th><th>[38, 29, 9]</th><th>[38, 28, 9]</th><th>[38, 29, 8]</th><th>[38, 28, 8]</th></tr>
<tr><th>PCIE:RP_AUTO_SPD_LOOPCNT</th><th>[43, 29, 23]</th><th>[43, 28, 23]</th><th>[43, 29, 22]</th><th>[43, 28, 22]</th><th>[43, 29, 21]</th></tr>
<tr><th>PCIE:VC0_TX_LASTPACKET</th><th>[43, 29, 13]</th><th>[43, 28, 13]</th><th>[43, 29, 12]</th><th>[43, 28, 12]</th><th>[43, 29, 11]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC0_RX_RAM_LIMIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM</th><th>[38, 28, 22]</th><th>[38, 29, 21]</th><th>[38, 28, 21]</th><th>[38, 29, 20]</th><th>[38, 28, 20]</th><th>[38, 29, 19]</th><th>[38, 28, 19]</th><th>[38, 29, 18]</th><th>[38, 28, 18]</th><th>[38, 29, 17]</th><th>[38, 28, 17]</th><th>[38, 29, 16]</th><th>[38, 28, 16]</th></tr>
<tr><th>PCIE:VC0_RX_RAM_LIMIT</th><th>[42, 28, 22]</th><th>[42, 29, 21]</th><th>[42, 28, 21]</th><th>[42, 29, 20]</th><th>[42, 28, 20]</th><th>[42, 29, 19]</th><th>[42, 28, 19]</th><th>[42, 29, 18]</th><th>[42, 28, 18]</th><th>[42, 29, 17]</th><th>[42, 28, 17]</th><th>[42, 29, 16]</th><th>[42, 28, 16]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:LL_ACK_TIMEOUT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:LL_REPLAY_TIMEOUT"></div>
<div id="bits-xc7v-PCIE_L-PCIE:PM_ASPML0S_TIMEOUT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:LL_ACK_TIMEOUT</th><th>[40, 28, 15]</th><th>[40, 29, 14]</th><th>[40, 28, 14]</th><th>[40, 29, 13]</th><th>[40, 28, 13]</th><th>[40, 29, 12]</th><th>[40, 28, 12]</th><th>[40, 29, 11]</th><th>[40, 28, 11]</th><th>[40, 29, 10]</th><th>[40, 28, 10]</th><th>[40, 29, 9]</th><th>[40, 28, 9]</th><th>[40, 29, 8]</th><th>[40, 28, 8]</th></tr>
<tr><th>PCIE:LL_REPLAY_TIMEOUT</th><th>[40, 28, 31]</th><th>[40, 29, 30]</th><th>[40, 28, 30]</th><th>[40, 29, 29]</th><th>[40, 28, 29]</th><th>[40, 29, 28]</th><th>[40, 28, 28]</th><th>[40, 29, 27]</th><th>[40, 28, 27]</th><th>[40, 29, 26]</th><th>[40, 28, 26]</th><th>[40, 29, 25]</th><th>[40, 28, 25]</th><th>[40, 29, 24]</th><th>[40, 28, 24]</th></tr>
<tr><th>PCIE:PM_ASPML0S_TIMEOUT</th><th>[40, 28, 47]</th><th>[40, 29, 46]</th><th>[40, 28, 46]</th><th>[40, 29, 45]</th><th>[40, 28, 45]</th><th>[40, 29, 44]</th><th>[40, 28, 44]</th><th>[40, 29, 43]</th><th>[40, 28, 43]</th><th>[40, 29, 42]</th><th>[40, 28, 42]</th><th>[40, 29, 41]</th><th>[40, 28, 41]</th><th>[40, 29, 40]</th><th>[40, 28, 40]</th></tr>
<tr><td>Non-inverted</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_L-PCIE:CRM_MODULE_RSTS"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_CH"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_NPH"></div>
<div id="bits-xc7v-PCIE_L-PCIE:VC0_TOTAL_CREDITS_PH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:CRM_MODULE_RSTS</th><th>[40, 29, 6]</th><th>[40, 28, 6]</th><th>[40, 29, 5]</th><th>[40, 28, 5]</th><th>[40, 29, 4]</th><th>[40, 28, 4]</th><th>[40, 29, 3]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_CH</th><th>[42, 28, 35]</th><th>[42, 29, 34]</th><th>[42, 28, 34]</th><th>[42, 29, 33]</th><th>[42, 28, 33]</th><th>[42, 29, 32]</th><th>[42, 28, 32]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_NPH</th><th>[42, 29, 38]</th><th>[42, 28, 38]</th><th>[42, 29, 37]</th><th>[42, 28, 37]</th><th>[42, 29, 36]</th><th>[42, 28, 36]</th><th>[42, 29, 35]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_PH</th><th>[43, 28, 11]</th><th>[43, 29, 10]</th><th>[43, 28, 10]</th><th>[43, 29, 9]</th><th>[43, 28, 9]</th><th>[43, 29, 8]</th><th>[43, 28, 8]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="pcie-r">
<h2><code class="docutils literal notranslate"><span class="pre">PCIE_R</span></code><a class="headerlink" href="#pcie-r" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ECRC_CHECK_CAPABLE" title="PCIE:AER_CAP_ECRC_CHECK_CAPABLE">PCIE:AER_CAP_ECRC_CHECK_CAPABLE</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ECRC_GEN_CAPABLE" title="PCIE:AER_CAP_ECRC_GEN_CAPABLE">PCIE:AER_CAP_ECRC_GEN_CAPABLE</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[0]">PCIE:AER_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[1]">PCIE:AER_CAP_ID[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[2]">PCIE:AER_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[3]">PCIE:AER_CAP_ID[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[4]">PCIE:AER_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[5]">PCIE:AER_CAP_ID[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[6]">PCIE:AER_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[7]">PCIE:AER_CAP_ID[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[8]">PCIE:AER_CAP_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[9]">PCIE:AER_CAP_ID[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[10]">PCIE:AER_CAP_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[11]">PCIE:AER_CAP_ID[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[12]">PCIE:AER_CAP_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[13]">PCIE:AER_CAP_ID[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[14]">PCIE:AER_CAP_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[15]">PCIE:AER_CAP_ID[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE" title="PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE">PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[0]">PCIE:AER_CAP_VERSION[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[1]">PCIE:AER_CAP_VERSION[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[2]">PCIE:AER_CAP_VERSION[2]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[3]">PCIE:AER_CAP_VERSION[3]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[0]">PCIE:AER_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[1]">PCIE:AER_BASE_PTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[2]">PCIE:AER_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[3]">PCIE:AER_BASE_PTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[4]">PCIE:AER_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[5]">PCIE:AER_BASE_PTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[6]">PCIE:AER_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[7]">PCIE:AER_BASE_PTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[8]">PCIE:AER_BASE_PTR[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[9]">PCIE:AER_BASE_PTR[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[10]">PCIE:AER_BASE_PTR[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[11]">PCIE:AER_BASE_PTR[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[0]">PCIE:AER_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[1]">PCIE:AER_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[2]">PCIE:AER_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[3]">PCIE:AER_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[4]">PCIE:AER_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[5]">PCIE:AER_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[6]">PCIE:AER_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[7]">PCIE:AER_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[8]">PCIE:AER_CAP_NEXTPTR[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[9]">PCIE:AER_CAP_NEXTPTR[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[10]">PCIE:AER_CAP_NEXTPTR[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[11]">PCIE:AER_CAP_NEXTPTR[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_ON" title="PCIE:AER_CAP_ON">PCIE:AER_CAP_ON</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[0]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[1]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[2]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[3]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[4]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[5]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[6]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[7]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[8]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[9]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[10]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[11]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[12]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[13]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[14]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[15]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[16]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[17]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[17]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[18]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[19]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[19]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[20]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[21]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[21]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[22]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT" title="PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[23]">PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT[23]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:AER_CAP_MULTIHEADER" title="PCIE:AER_CAP_MULTIHEADER">PCIE:AER_CAP_MULTIHEADER</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[0]">PCIE:BAR0[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[1]">PCIE:BAR0[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[2]">PCIE:BAR0[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[3]">PCIE:BAR0[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[4]">PCIE:BAR0[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[5]">PCIE:BAR0[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[6]">PCIE:BAR0[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[7]">PCIE:BAR0[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[8]">PCIE:BAR0[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[9]">PCIE:BAR0[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[10]">PCIE:BAR0[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[11]">PCIE:BAR0[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[12]">PCIE:BAR0[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[13]">PCIE:BAR0[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[14]">PCIE:BAR0[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[15]">PCIE:BAR0[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[16]">PCIE:BAR0[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[17]">PCIE:BAR0[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[18]">PCIE:BAR0[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[19]">PCIE:BAR0[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[20]">PCIE:BAR0[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[21]">PCIE:BAR0[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[22]">PCIE:BAR0[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[23]">PCIE:BAR0[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[24]">PCIE:BAR0[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[25]">PCIE:BAR0[25]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[26]">PCIE:BAR0[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[27]">PCIE:BAR0[27]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[28]">PCIE:BAR0[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[29]">PCIE:BAR0[29]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[30]">PCIE:BAR0[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR0" title="PCIE:BAR0[31]">PCIE:BAR0[31]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[0]">PCIE:BAR1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[1]">PCIE:BAR1[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[2]">PCIE:BAR1[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[3]">PCIE:BAR1[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[4]">PCIE:BAR1[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[5]">PCIE:BAR1[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[6]">PCIE:BAR1[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[7]">PCIE:BAR1[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[8]">PCIE:BAR1[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[9]">PCIE:BAR1[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[10]">PCIE:BAR1[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[11]">PCIE:BAR1[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[12]">PCIE:BAR1[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[13]">PCIE:BAR1[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[14]">PCIE:BAR1[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[15]">PCIE:BAR1[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[16]">PCIE:BAR1[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[17]">PCIE:BAR1[17]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[18]">PCIE:BAR1[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[19]">PCIE:BAR1[19]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[20]">PCIE:BAR1[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[21]">PCIE:BAR1[21]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[22]">PCIE:BAR1[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[23]">PCIE:BAR1[23]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[24]">PCIE:BAR1[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[25]">PCIE:BAR1[25]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[26]">PCIE:BAR1[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[27]">PCIE:BAR1[27]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[28]">PCIE:BAR1[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[29]">PCIE:BAR1[29]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[30]">PCIE:BAR1[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR1" title="PCIE:BAR1[31]">PCIE:BAR1[31]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[0]">PCIE:BAR2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[1]">PCIE:BAR2[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[2]">PCIE:BAR2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[3]">PCIE:BAR2[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[4]">PCIE:BAR2[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[5]">PCIE:BAR2[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[6]">PCIE:BAR2[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[7]">PCIE:BAR2[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[8]">PCIE:BAR2[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[9]">PCIE:BAR2[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[10]">PCIE:BAR2[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[11]">PCIE:BAR2[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[12]">PCIE:BAR2[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[13]">PCIE:BAR2[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[14]">PCIE:BAR2[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[15]">PCIE:BAR2[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[16]">PCIE:BAR2[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[17]">PCIE:BAR2[17]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[18]">PCIE:BAR2[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[19]">PCIE:BAR2[19]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[20]">PCIE:BAR2[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[21]">PCIE:BAR2[21]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[22]">PCIE:BAR2[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[23]">PCIE:BAR2[23]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[24]">PCIE:BAR2[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[25]">PCIE:BAR2[25]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[26]">PCIE:BAR2[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[27]">PCIE:BAR2[27]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[28]">PCIE:BAR2[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[29]">PCIE:BAR2[29]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[30]">PCIE:BAR2[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR2" title="PCIE:BAR2[31]">PCIE:BAR2[31]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[0]">PCIE:BAR3[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[1]">PCIE:BAR3[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[2]">PCIE:BAR3[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[3]">PCIE:BAR3[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[4]">PCIE:BAR3[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[5]">PCIE:BAR3[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[6]">PCIE:BAR3[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[7]">PCIE:BAR3[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[8]">PCIE:BAR3[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[9]">PCIE:BAR3[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[10]">PCIE:BAR3[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[11]">PCIE:BAR3[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[12]">PCIE:BAR3[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[13]">PCIE:BAR3[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[14]">PCIE:BAR3[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[15]">PCIE:BAR3[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[16]">PCIE:BAR3[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[17]">PCIE:BAR3[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[18]">PCIE:BAR3[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[19]">PCIE:BAR3[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[20]">PCIE:BAR3[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[21]">PCIE:BAR3[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[22]">PCIE:BAR3[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[23]">PCIE:BAR3[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[24]">PCIE:BAR3[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[25]">PCIE:BAR3[25]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[26]">PCIE:BAR3[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[27]">PCIE:BAR3[27]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[28]">PCIE:BAR3[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[29]">PCIE:BAR3[29]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[30]">PCIE:BAR3[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR3" title="PCIE:BAR3[31]">PCIE:BAR3[31]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[0]">PCIE:BAR4[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[1]">PCIE:BAR4[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[2]">PCIE:BAR4[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[3]">PCIE:BAR4[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[4]">PCIE:BAR4[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[5]">PCIE:BAR4[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[6]">PCIE:BAR4[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[7]">PCIE:BAR4[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[8]">PCIE:BAR4[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[9]">PCIE:BAR4[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[10]">PCIE:BAR4[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[11]">PCIE:BAR4[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[12]">PCIE:BAR4[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[13]">PCIE:BAR4[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[14]">PCIE:BAR4[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[15]">PCIE:BAR4[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[16]">PCIE:BAR4[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[17]">PCIE:BAR4[17]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[18]">PCIE:BAR4[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[19]">PCIE:BAR4[19]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[20]">PCIE:BAR4[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[21]">PCIE:BAR4[21]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[22]">PCIE:BAR4[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[23]">PCIE:BAR4[23]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[24]">PCIE:BAR4[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[25]">PCIE:BAR4[25]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[26]">PCIE:BAR4[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[27]">PCIE:BAR4[27]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[28]">PCIE:BAR4[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[29]">PCIE:BAR4[29]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[30]">PCIE:BAR4[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR4" title="PCIE:BAR4[31]">PCIE:BAR4[31]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[0]">PCIE:BAR5[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[1]">PCIE:BAR5[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[2]">PCIE:BAR5[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[3]">PCIE:BAR5[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[4]">PCIE:BAR5[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[5]">PCIE:BAR5[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[6]">PCIE:BAR5[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[7]">PCIE:BAR5[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[8]">PCIE:BAR5[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[9]">PCIE:BAR5[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[10]">PCIE:BAR5[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[11]">PCIE:BAR5[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[12]">PCIE:BAR5[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[13]">PCIE:BAR5[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[14]">PCIE:BAR5[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[15]">PCIE:BAR5[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[16]">PCIE:BAR5[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[17]">PCIE:BAR5[17]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[18]">PCIE:BAR5[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[19]">PCIE:BAR5[19]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[20]">PCIE:BAR5[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[21]">PCIE:BAR5[21]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[22]">PCIE:BAR5[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[23]">PCIE:BAR5[23]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[24]">PCIE:BAR5[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[25]">PCIE:BAR5[25]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[26]">PCIE:BAR5[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[27]">PCIE:BAR5[27]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[28]">PCIE:BAR5[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[29]">PCIE:BAR5[29]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[30]">PCIE:BAR5[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:BAR5" title="PCIE:BAR5[31]">PCIE:BAR5[31]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[0]">PCIE:EXPANSION_ROM[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[1]">PCIE:EXPANSION_ROM[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[2]">PCIE:EXPANSION_ROM[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[3]">PCIE:EXPANSION_ROM[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[4]">PCIE:EXPANSION_ROM[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[5]">PCIE:EXPANSION_ROM[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[6]">PCIE:EXPANSION_ROM[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[7]">PCIE:EXPANSION_ROM[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[8]">PCIE:EXPANSION_ROM[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[9]">PCIE:EXPANSION_ROM[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[10]">PCIE:EXPANSION_ROM[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[11]">PCIE:EXPANSION_ROM[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[12]">PCIE:EXPANSION_ROM[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[13]">PCIE:EXPANSION_ROM[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[14]">PCIE:EXPANSION_ROM[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[15]">PCIE:EXPANSION_ROM[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[16]">PCIE:EXPANSION_ROM[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[17]">PCIE:EXPANSION_ROM[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[18]">PCIE:EXPANSION_ROM[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[19]">PCIE:EXPANSION_ROM[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[20]">PCIE:EXPANSION_ROM[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[21]">PCIE:EXPANSION_ROM[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[22]">PCIE:EXPANSION_ROM[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[23]">PCIE:EXPANSION_ROM[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[24]">PCIE:EXPANSION_ROM[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[25]">PCIE:EXPANSION_ROM[25]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[26]">PCIE:EXPANSION_ROM[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[27]">PCIE:EXPANSION_ROM[27]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[28]">PCIE:EXPANSION_ROM[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[29]">PCIE:EXPANSION_ROM[29]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[30]">PCIE:EXPANSION_ROM[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[31]">PCIE:EXPANSION_ROM[31]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[0]">PCIE:CAPABILITIES_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[1]">PCIE:CAPABILITIES_PTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[2]">PCIE:CAPABILITIES_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[3]">PCIE:CAPABILITIES_PTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[4]">PCIE:CAPABILITIES_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[5]">PCIE:CAPABILITIES_PTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[6]">PCIE:CAPABILITIES_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[7]">PCIE:CAPABILITIES_PTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[0]">PCIE:CARDBUS_CIS_POINTER[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[1]">PCIE:CARDBUS_CIS_POINTER[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[2]">PCIE:CARDBUS_CIS_POINTER[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[3]">PCIE:CARDBUS_CIS_POINTER[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[4]">PCIE:CARDBUS_CIS_POINTER[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[5]">PCIE:CARDBUS_CIS_POINTER[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[6]">PCIE:CARDBUS_CIS_POINTER[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[7]">PCIE:CARDBUS_CIS_POINTER[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[8]">PCIE:CARDBUS_CIS_POINTER[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[9]">PCIE:CARDBUS_CIS_POINTER[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[10]">PCIE:CARDBUS_CIS_POINTER[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[11]">PCIE:CARDBUS_CIS_POINTER[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[12]">PCIE:CARDBUS_CIS_POINTER[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[13]">PCIE:CARDBUS_CIS_POINTER[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[14]">PCIE:CARDBUS_CIS_POINTER[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[15]">PCIE:CARDBUS_CIS_POINTER[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[16]">PCIE:CARDBUS_CIS_POINTER[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[17]">PCIE:CARDBUS_CIS_POINTER[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[18]">PCIE:CARDBUS_CIS_POINTER[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[19]">PCIE:CARDBUS_CIS_POINTER[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[20]">PCIE:CARDBUS_CIS_POINTER[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[21]">PCIE:CARDBUS_CIS_POINTER[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[22]">PCIE:CARDBUS_CIS_POINTER[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[23]">PCIE:CARDBUS_CIS_POINTER[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[24]">PCIE:CARDBUS_CIS_POINTER[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[25]">PCIE:CARDBUS_CIS_POINTER[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[26]">PCIE:CARDBUS_CIS_POINTER[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[27]">PCIE:CARDBUS_CIS_POINTER[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[28]">PCIE:CARDBUS_CIS_POINTER[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[29]">PCIE:CARDBUS_CIS_POINTER[29]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[30]">PCIE:CARDBUS_CIS_POINTER[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[31]">PCIE:CARDBUS_CIS_POINTER[31]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 4</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[0]">PCIE:CLASS_CODE[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[1]">PCIE:CLASS_CODE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[2]">PCIE:CLASS_CODE[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[3]">PCIE:CLASS_CODE[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[4]">PCIE:CLASS_CODE[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[5]">PCIE:CLASS_CODE[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[6]">PCIE:CLASS_CODE[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[7]">PCIE:CLASS_CODE[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[8]">PCIE:CLASS_CODE[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[9]">PCIE:CLASS_CODE[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[10]">PCIE:CLASS_CODE[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[11]">PCIE:CLASS_CODE[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[12]">PCIE:CLASS_CODE[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[13]">PCIE:CLASS_CODE[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[14]">PCIE:CLASS_CODE[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[15]">PCIE:CLASS_CODE[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[16]">PCIE:CLASS_CODE[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[17]">PCIE:CLASS_CODE[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[18]">PCIE:CLASS_CODE[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[19]">PCIE:CLASS_CODE[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[20]">PCIE:CLASS_CODE[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[21]">PCIE:CLASS_CODE[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[22]">PCIE:CLASS_CODE[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[23]">PCIE:CLASS_CODE[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CMD_INTX_IMPLEMENTED" title="PCIE:CMD_INTX_IMPLEMENTED">PCIE:CMD_INTX_IMPLEMENTED</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED" title="PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED">PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[0]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[1]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[2]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[3]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[3]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_ARI_FORWARDING_SUPPORTED" title="PCIE:DEV_CAP2_ARI_FORWARDING_SUPPORTED">PCIE:DEV_CAP2_ARI_FORWARDING_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED" title="PCIE:DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED">PCIE:DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED" title="PCIE:DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED">PCIE:DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED" title="PCIE:DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED">PCIE:DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_CAS128_COMPLETER_SUPPORTED" title="PCIE:DEV_CAP2_CAS128_COMPLETER_SUPPORTED">PCIE:DEV_CAP2_CAS128_COMPLETER_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING" title="PCIE:DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING">PCIE:DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_LTR_MECHANISM_SUPPORTED" title="PCIE:DEV_CAP2_LTR_MECHANISM_SUPPORTED">PCIE:DEV_CAP2_LTR_MECHANISM_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED" title="PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED[0]">PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED[0]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED" title="PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED[1]">PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED" title="PCIE:DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED">PCIE:DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED" title="PCIE:DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED">PCIE:DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES" title="PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[0]">PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES" title="PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[1]">PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED" title="PCIE:ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED">PCIE:ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE" title="PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE">PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE" title="PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE">PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[0]">PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[1]">PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[2]">PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[0]">PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[0]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[1]">PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[2]">PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[2]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_EXT_TAG_SUPPORTED" title="PCIE:DEV_CAP_EXT_TAG_SUPPORTED">PCIE:DEV_CAP_EXT_TAG_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE" title="PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE">PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED" title="PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[0]">PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED" title="PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[1]">PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED" title="PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[2]">PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT" title="PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[0]">PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT" title="PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[1]">PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_ROLE_BASED_ERROR" title="PCIE:DEV_CAP_ROLE_BASED_ERROR">PCIE:DEV_CAP_ROLE_BASED_ERROR</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_14_12" title="PCIE:DEV_CAP_RSVD_14_12[0]">PCIE:DEV_CAP_RSVD_14_12[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_14_12" title="PCIE:DEV_CAP_RSVD_14_12[1]">PCIE:DEV_CAP_RSVD_14_12[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_14_12" title="PCIE:DEV_CAP_RSVD_14_12[2]">PCIE:DEV_CAP_RSVD_14_12[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_17_16" title="PCIE:DEV_CAP_RSVD_17_16[0]">PCIE:DEV_CAP_RSVD_17_16[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_17_16" title="PCIE:DEV_CAP_RSVD_17_16[1]">PCIE:DEV_CAP_RSVD_17_16[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_31_29" title="PCIE:DEV_CAP_RSVD_31_29[0]">PCIE:DEV_CAP_RSVD_31_29[0]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_31_29" title="PCIE:DEV_CAP_RSVD_31_29[1]">PCIE:DEV_CAP_RSVD_31_29[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_31_29" title="PCIE:DEV_CAP_RSVD_31_29[2]">PCIE:DEV_CAP_RSVD_31_29[2]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED" title="PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED">PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DEV_CONTROL_EXT_TAG_DEFAULT" title="PCIE:DEV_CONTROL_EXT_TAG_DEFAULT">PCIE:DEV_CONTROL_EXT_TAG_DEFAULT</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[0]">PCIE:DSN_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[1]">PCIE:DSN_BASE_PTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[2]">PCIE:DSN_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[3]">PCIE:DSN_BASE_PTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[4]">PCIE:DSN_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[5]">PCIE:DSN_BASE_PTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[6]">PCIE:DSN_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[7]">PCIE:DSN_BASE_PTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[8]">PCIE:DSN_BASE_PTR[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[9]">PCIE:DSN_BASE_PTR[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[10]">PCIE:DSN_BASE_PTR[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[11]">PCIE:DSN_BASE_PTR[11]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 5</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[0]">PCIE:DSN_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[1]">PCIE:DSN_CAP_ID[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[2]">PCIE:DSN_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[3]">PCIE:DSN_CAP_ID[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[4]">PCIE:DSN_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[5]">PCIE:DSN_CAP_ID[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[6]">PCIE:DSN_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[7]">PCIE:DSN_CAP_ID[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[8]">PCIE:DSN_CAP_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[9]">PCIE:DSN_CAP_ID[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[10]">PCIE:DSN_CAP_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[11]">PCIE:DSN_CAP_ID[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[12]">PCIE:DSN_CAP_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[13]">PCIE:DSN_CAP_ID[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[14]">PCIE:DSN_CAP_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[15]">PCIE:DSN_CAP_ID[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[0]">PCIE:DSN_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[1]">PCIE:DSN_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[2]">PCIE:DSN_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[3]">PCIE:DSN_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[4]">PCIE:DSN_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[5]">PCIE:DSN_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[6]">PCIE:DSN_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[7]">PCIE:DSN_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[8]">PCIE:DSN_CAP_NEXTPTR[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[9]">PCIE:DSN_CAP_NEXTPTR[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[10]">PCIE:DSN_CAP_NEXTPTR[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[11]">PCIE:DSN_CAP_NEXTPTR[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_ON" title="PCIE:DSN_CAP_ON">PCIE:DSN_CAP_ON</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[0]">PCIE:DSN_CAP_VERSION[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[1]">PCIE:DSN_CAP_VERSION[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[2]">PCIE:DSN_CAP_VERSION[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[3]">PCIE:DSN_CAP_VERSION[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[0]">PCIE:EXT_CFG_CAP_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[1]">PCIE:EXT_CFG_CAP_PTR[1]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[2]">PCIE:EXT_CFG_CAP_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[3]">PCIE:EXT_CFG_CAP_PTR[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[4]">PCIE:EXT_CFG_CAP_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[5]">PCIE:EXT_CFG_CAP_PTR[5]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[0]">PCIE:EXT_CFG_XP_CAP_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[1]">PCIE:EXT_CFG_XP_CAP_PTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[2]">PCIE:EXT_CFG_XP_CAP_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[3]">PCIE:EXT_CFG_XP_CAP_PTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[4]">PCIE:EXT_CFG_XP_CAP_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[5]">PCIE:EXT_CFG_XP_CAP_PTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[6]">PCIE:EXT_CFG_XP_CAP_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[7]">PCIE:EXT_CFG_XP_CAP_PTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[8]">PCIE:EXT_CFG_XP_CAP_PTR[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[9]">PCIE:EXT_CFG_XP_CAP_PTR[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[0]">PCIE:HEADER_TYPE[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[1]">PCIE:HEADER_TYPE[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[2]">PCIE:HEADER_TYPE[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[3]">PCIE:HEADER_TYPE[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[4]">PCIE:HEADER_TYPE[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[5]">PCIE:HEADER_TYPE[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[6]">PCIE:HEADER_TYPE[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[7]">PCIE:HEADER_TYPE[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[0]">PCIE:INTERRUPT_PIN[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[1]">PCIE:INTERRUPT_PIN[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[2]">PCIE:INTERRUPT_PIN[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[3]">PCIE:INTERRUPT_PIN[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[4]">PCIE:INTERRUPT_PIN[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[5]">PCIE:INTERRUPT_PIN[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[6]">PCIE:INTERRUPT_PIN[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[7]">PCIE:INTERRUPT_PIN[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:INTERRUPT_STAT_AUTO" title="PCIE:INTERRUPT_STAT_AUTO">PCIE:INTERRUPT_STAT_AUTO</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:IS_SWITCH" title="PCIE:IS_SWITCH">PCIE:IS_SWITCH</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[0]">PCIE:LAST_CONFIG_DWORD[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[1]">PCIE:LAST_CONFIG_DWORD[1]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[2]">PCIE:LAST_CONFIG_DWORD[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[3]">PCIE:LAST_CONFIG_DWORD[3]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[4]">PCIE:LAST_CONFIG_DWORD[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[5]">PCIE:LAST_CONFIG_DWORD[5]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[6]">PCIE:LAST_CONFIG_DWORD[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[7]">PCIE:LAST_CONFIG_DWORD[7]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[8]">PCIE:LAST_CONFIG_DWORD[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[9]">PCIE:LAST_CONFIG_DWORD[9]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_ASPM_SUPPORT" title="PCIE:LINK_CAP_ASPM_SUPPORT[0]">PCIE:LINK_CAP_ASPM_SUPPORT[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_ASPM_SUPPORT" title="PCIE:LINK_CAP_ASPM_SUPPORT[1]">PCIE:LINK_CAP_ASPM_SUPPORT[1]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT" title="PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT">PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP" title="PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP">PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 6</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[0]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[2]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[1]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[2]</a></td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[0]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[2]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP" title="PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP">PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[0]">PCIE:LINK_CAP_MAX_LINK_SPEED[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[1]">PCIE:LINK_CAP_MAX_LINK_SPEED[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[2]">PCIE:LINK_CAP_MAX_LINK_SPEED[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[3]">PCIE:LINK_CAP_MAX_LINK_SPEED[3]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_ASPM_OPTIONALITY" title="PCIE:LINK_CAP_ASPM_OPTIONALITY">PCIE:LINK_CAP_ASPM_OPTIONALITY</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_RSVD_23" title="PCIE:LINK_CAP_RSVD_23">PCIE:LINK_CAP_RSVD_23</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE" title="PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE">PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CONTROL_RCB" title="PCIE:LINK_CONTROL_RCB">PCIE:LINK_CONTROL_RCB</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CTRL2_DEEMPHASIS" title="PCIE:LINK_CTRL2_DEEMPHASIS">PCIE:LINK_CTRL2_DEEMPHASIS</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE" title="PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE">PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[0]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[1]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[1]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[2]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[3]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG" title="PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG">PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MPS_FORCE" title="PCIE:MPS_FORCE">PCIE:MPS_FORCE</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[0]">PCIE:MSI_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[1]">PCIE:MSI_BASE_PTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[2]">PCIE:MSI_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[3]">PCIE:MSI_BASE_PTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[4]">PCIE:MSI_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[5]">PCIE:MSI_BASE_PTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[6]">PCIE:MSI_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[7]">PCIE:MSI_BASE_PTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE" title="PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE">PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[0]">PCIE:MSI_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[1]">PCIE:MSI_CAP_ID[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[2]">PCIE:MSI_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[3]">PCIE:MSI_CAP_ID[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[4]">PCIE:MSI_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[5]">PCIE:MSI_CAP_ID[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[6]">PCIE:MSI_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[7]">PCIE:MSI_CAP_ID[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_MULTIMSG_EXTENSION" title="PCIE:MSI_CAP_MULTIMSG_EXTENSION">PCIE:MSI_CAP_MULTIMSG_EXTENSION</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_MULTIMSGCAP" title="PCIE:MSI_CAP_MULTIMSGCAP[0]">PCIE:MSI_CAP_MULTIMSGCAP[0]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_MULTIMSGCAP" title="PCIE:MSI_CAP_MULTIMSGCAP[1]">PCIE:MSI_CAP_MULTIMSGCAP[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_MULTIMSGCAP" title="PCIE:MSI_CAP_MULTIMSGCAP[2]">PCIE:MSI_CAP_MULTIMSGCAP[2]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[0]">PCIE:MSI_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[1]">PCIE:MSI_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[2]">PCIE:MSI_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[3]">PCIE:MSI_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[4]">PCIE:MSI_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[5]">PCIE:MSI_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[6]">PCIE:MSI_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[7]">PCIE:MSI_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_ON" title="PCIE:MSI_CAP_ON">PCIE:MSI_CAP_ON</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE" title="PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE">PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 7</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[0]">PCIE:MSIX_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[1]">PCIE:MSIX_BASE_PTR[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[2]">PCIE:MSIX_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[3]">PCIE:MSIX_BASE_PTR[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[4]">PCIE:MSIX_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[5]">PCIE:MSIX_BASE_PTR[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[6]">PCIE:MSIX_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[7]">PCIE:MSIX_BASE_PTR[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[0]">PCIE:MSIX_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[1]">PCIE:MSIX_CAP_ID[1]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[2]">PCIE:MSIX_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[3]">PCIE:MSIX_CAP_ID[3]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[4]">PCIE:MSIX_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[5]">PCIE:MSIX_CAP_ID[5]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[6]">PCIE:MSIX_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[7]">PCIE:MSIX_CAP_ID[7]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[0]">PCIE:MSIX_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[1]">PCIE:MSIX_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[2]">PCIE:MSIX_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[3]">PCIE:MSIX_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[4]">PCIE:MSIX_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[5]">PCIE:MSIX_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[6]">PCIE:MSIX_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[7]">PCIE:MSIX_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ON" title="PCIE:MSIX_CAP_ON">PCIE:MSIX_CAP_ON</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_BIR" title="PCIE:MSIX_CAP_PBA_BIR[0]">PCIE:MSIX_CAP_PBA_BIR[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_BIR" title="PCIE:MSIX_CAP_PBA_BIR[1]">PCIE:MSIX_CAP_PBA_BIR[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_BIR" title="PCIE:MSIX_CAP_PBA_BIR[2]">PCIE:MSIX_CAP_PBA_BIR[2]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[0]">PCIE:MSIX_CAP_PBA_OFFSET[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[1]">PCIE:MSIX_CAP_PBA_OFFSET[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[2]">PCIE:MSIX_CAP_PBA_OFFSET[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[3]">PCIE:MSIX_CAP_PBA_OFFSET[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[4]">PCIE:MSIX_CAP_PBA_OFFSET[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[5]">PCIE:MSIX_CAP_PBA_OFFSET[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[6]">PCIE:MSIX_CAP_PBA_OFFSET[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[7]">PCIE:MSIX_CAP_PBA_OFFSET[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[8]">PCIE:MSIX_CAP_PBA_OFFSET[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[9]">PCIE:MSIX_CAP_PBA_OFFSET[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[10]">PCIE:MSIX_CAP_PBA_OFFSET[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[11]">PCIE:MSIX_CAP_PBA_OFFSET[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[12]">PCIE:MSIX_CAP_PBA_OFFSET[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[13]">PCIE:MSIX_CAP_PBA_OFFSET[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[14]">PCIE:MSIX_CAP_PBA_OFFSET[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[15]">PCIE:MSIX_CAP_PBA_OFFSET[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[16]">PCIE:MSIX_CAP_PBA_OFFSET[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[17]">PCIE:MSIX_CAP_PBA_OFFSET[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[18]">PCIE:MSIX_CAP_PBA_OFFSET[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[19]">PCIE:MSIX_CAP_PBA_OFFSET[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[20]">PCIE:MSIX_CAP_PBA_OFFSET[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[21]">PCIE:MSIX_CAP_PBA_OFFSET[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[22]">PCIE:MSIX_CAP_PBA_OFFSET[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[23]">PCIE:MSIX_CAP_PBA_OFFSET[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[24]">PCIE:MSIX_CAP_PBA_OFFSET[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[25]">PCIE:MSIX_CAP_PBA_OFFSET[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[26]">PCIE:MSIX_CAP_PBA_OFFSET[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[27]">PCIE:MSIX_CAP_PBA_OFFSET[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[28]">PCIE:MSIX_CAP_PBA_OFFSET[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_BIR" title="PCIE:MSIX_CAP_TABLE_BIR[0]">PCIE:MSIX_CAP_TABLE_BIR[0]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_BIR" title="PCIE:MSIX_CAP_TABLE_BIR[1]">PCIE:MSIX_CAP_TABLE_BIR[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_BIR" title="PCIE:MSIX_CAP_TABLE_BIR[2]">PCIE:MSIX_CAP_TABLE_BIR[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[0]">PCIE:MSIX_CAP_TABLE_OFFSET[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[1]">PCIE:MSIX_CAP_TABLE_OFFSET[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[2]">PCIE:MSIX_CAP_TABLE_OFFSET[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[3]">PCIE:MSIX_CAP_TABLE_OFFSET[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[4]">PCIE:MSIX_CAP_TABLE_OFFSET[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[5]">PCIE:MSIX_CAP_TABLE_OFFSET[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[6]">PCIE:MSIX_CAP_TABLE_OFFSET[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[7]">PCIE:MSIX_CAP_TABLE_OFFSET[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[8]">PCIE:MSIX_CAP_TABLE_OFFSET[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[9]">PCIE:MSIX_CAP_TABLE_OFFSET[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[10]">PCIE:MSIX_CAP_TABLE_OFFSET[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[11]">PCIE:MSIX_CAP_TABLE_OFFSET[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[12]">PCIE:MSIX_CAP_TABLE_OFFSET[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[13]">PCIE:MSIX_CAP_TABLE_OFFSET[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[14]">PCIE:MSIX_CAP_TABLE_OFFSET[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[15]">PCIE:MSIX_CAP_TABLE_OFFSET[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[16]">PCIE:MSIX_CAP_TABLE_OFFSET[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[17]">PCIE:MSIX_CAP_TABLE_OFFSET[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[18]">PCIE:MSIX_CAP_TABLE_OFFSET[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[19]">PCIE:MSIX_CAP_TABLE_OFFSET[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[20]">PCIE:MSIX_CAP_TABLE_OFFSET[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[21]">PCIE:MSIX_CAP_TABLE_OFFSET[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[22]">PCIE:MSIX_CAP_TABLE_OFFSET[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[23]">PCIE:MSIX_CAP_TABLE_OFFSET[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[24]">PCIE:MSIX_CAP_TABLE_OFFSET[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[25]">PCIE:MSIX_CAP_TABLE_OFFSET[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[26]">PCIE:MSIX_CAP_TABLE_OFFSET[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[27]">PCIE:MSIX_CAP_TABLE_OFFSET[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[28]">PCIE:MSIX_CAP_TABLE_OFFSET[28]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 8</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[0]">PCIE:MSIX_CAP_TABLE_SIZE[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[1]">PCIE:MSIX_CAP_TABLE_SIZE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[2]">PCIE:MSIX_CAP_TABLE_SIZE[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[3]">PCIE:MSIX_CAP_TABLE_SIZE[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[4]">PCIE:MSIX_CAP_TABLE_SIZE[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[5]">PCIE:MSIX_CAP_TABLE_SIZE[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[6]">PCIE:MSIX_CAP_TABLE_SIZE[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[7]">PCIE:MSIX_CAP_TABLE_SIZE[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[8]">PCIE:MSIX_CAP_TABLE_SIZE[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[9]">PCIE:MSIX_CAP_TABLE_SIZE[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[10]">PCIE:MSIX_CAP_TABLE_SIZE[10]</a></td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[0]">PCIE:PCIE_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[1]">PCIE:PCIE_BASE_PTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[2]">PCIE:PCIE_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[3]">PCIE:PCIE_BASE_PTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[4]">PCIE:PCIE_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[5]">PCIE:PCIE_BASE_PTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[6]">PCIE:PCIE_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[7]">PCIE:PCIE_BASE_PTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[0]">PCIE:PCIE_CAP_CAPABILITY_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[1]">PCIE:PCIE_CAP_CAPABILITY_ID[1]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[2]">PCIE:PCIE_CAP_CAPABILITY_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[3]">PCIE:PCIE_CAP_CAPABILITY_ID[3]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[4]">PCIE:PCIE_CAP_CAPABILITY_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[5]">PCIE:PCIE_CAP_CAPABILITY_ID[5]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[6]">PCIE:PCIE_CAP_CAPABILITY_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[7]">PCIE:PCIE_CAP_CAPABILITY_ID[7]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[0]">PCIE:PCIE_CAP_CAPABILITY_VERSION[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[1]">PCIE:PCIE_CAP_CAPABILITY_VERSION[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[2]">PCIE:PCIE_CAP_CAPABILITY_VERSION[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[3]">PCIE:PCIE_CAP_CAPABILITY_VERSION[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[0]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[1]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[1]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[2]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[3]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[0]">PCIE:PCIE_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[1]">PCIE:PCIE_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[2]">PCIE:PCIE_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[3]">PCIE:PCIE_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[4]">PCIE:PCIE_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[5]">PCIE:PCIE_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[6]">PCIE:PCIE_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[7]">PCIE:PCIE_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_ON" title="PCIE:PCIE_CAP_ON">PCIE:PCIE_CAP_ON</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_RSVD_15_14" title="PCIE:PCIE_CAP_RSVD_15_14[0]">PCIE:PCIE_CAP_RSVD_15_14[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_RSVD_15_14" title="PCIE:PCIE_CAP_RSVD_15_14[1]">PCIE:PCIE_CAP_RSVD_15_14[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_CAP_SLOT_IMPLEMENTED" title="PCIE:PCIE_CAP_SLOT_IMPLEMENTED">PCIE:PCIE_CAP_SLOT_IMPLEMENTED</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[0]">PCIE:PCIE_REVISION[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[1]">PCIE:PCIE_REVISION[1]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[2]">PCIE:PCIE_REVISION[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[3]">PCIE:PCIE_REVISION[3]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[0]">PCIE:PM_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[1]">PCIE:PM_BASE_PTR[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[2]">PCIE:PM_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[3]">PCIE:PM_BASE_PTR[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[4]">PCIE:PM_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[5]">PCIE:PM_BASE_PTR[5]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[6]">PCIE:PM_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[7]">PCIE:PM_BASE_PTR[7]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_AUXCURRENT" title="PCIE:PM_CAP_AUXCURRENT[0]">PCIE:PM_CAP_AUXCURRENT[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_AUXCURRENT" title="PCIE:PM_CAP_AUXCURRENT[1]">PCIE:PM_CAP_AUXCURRENT[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_AUXCURRENT" title="PCIE:PM_CAP_AUXCURRENT[2]">PCIE:PM_CAP_AUXCURRENT[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_D1SUPPORT" title="PCIE:PM_CAP_D1SUPPORT">PCIE:PM_CAP_D1SUPPORT</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_D2SUPPORT" title="PCIE:PM_CAP_D2SUPPORT">PCIE:PM_CAP_D2SUPPORT</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_DSI" title="PCIE:PM_CAP_DSI">PCIE:PM_CAP_DSI</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[0]">PCIE:PM_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[1]">PCIE:PM_CAP_ID[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[2]">PCIE:PM_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[3]">PCIE:PM_CAP_ID[3]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[4]">PCIE:PM_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[5]">PCIE:PM_CAP_ID[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[6]">PCIE:PM_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[7]">PCIE:PM_CAP_ID[7]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[0]">PCIE:PM_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[1]">PCIE:PM_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[2]">PCIE:PM_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[3]">PCIE:PM_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[4]">PCIE:PM_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[5]">PCIE:PM_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[6]">PCIE:PM_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[7]">PCIE:PM_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_ON" title="PCIE:PM_CAP_ON">PCIE:PM_CAP_ON</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_PME_CLOCK" title="PCIE:PM_CAP_PME_CLOCK">PCIE:PM_CAP_PME_CLOCK</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[0]">PCIE:PM_CAP_PMESUPPORT[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[1]">PCIE:PM_CAP_PMESUPPORT[1]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[2]">PCIE:PM_CAP_PMESUPPORT[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[3]">PCIE:PM_CAP_PMESUPPORT[3]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[4]">PCIE:PM_CAP_PMESUPPORT[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_RSVD_04" title="PCIE:PM_CAP_RSVD_04">PCIE:PM_CAP_RSVD_04</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 9</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_VERSION" title="PCIE:PM_CAP_VERSION[0]">PCIE:PM_CAP_VERSION[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_VERSION" title="PCIE:PM_CAP_VERSION[1]">PCIE:PM_CAP_VERSION[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CAP_VERSION" title="PCIE:PM_CAP_VERSION[2]">PCIE:PM_CAP_VERSION[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CSR_B2B3" title="PCIE:PM_CSR_B2B3">PCIE:PM_CSR_B2B3</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CSR_BPCCEN" title="PCIE:PM_CSR_BPCCEN">PCIE:PM_CSR_BPCCEN</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_CSR_NOSOFTRST" title="PCIE:PM_CSR_NOSOFTRST">PCIE:PM_CSR_NOSOFTRST</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE0" title="PCIE:PM_DATA_SCALE0[0]">PCIE:PM_DATA_SCALE0[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE0" title="PCIE:PM_DATA_SCALE0[1]">PCIE:PM_DATA_SCALE0[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE1" title="PCIE:PM_DATA_SCALE1[0]">PCIE:PM_DATA_SCALE1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE1" title="PCIE:PM_DATA_SCALE1[1]">PCIE:PM_DATA_SCALE1[1]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE2" title="PCIE:PM_DATA_SCALE2[0]">PCIE:PM_DATA_SCALE2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE2" title="PCIE:PM_DATA_SCALE2[1]">PCIE:PM_DATA_SCALE2[1]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE3" title="PCIE:PM_DATA_SCALE3[0]">PCIE:PM_DATA_SCALE3[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE3" title="PCIE:PM_DATA_SCALE3[1]">PCIE:PM_DATA_SCALE3[1]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE4" title="PCIE:PM_DATA_SCALE4[0]">PCIE:PM_DATA_SCALE4[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE4" title="PCIE:PM_DATA_SCALE4[1]">PCIE:PM_DATA_SCALE4[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE5" title="PCIE:PM_DATA_SCALE5[0]">PCIE:PM_DATA_SCALE5[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE5" title="PCIE:PM_DATA_SCALE5[1]">PCIE:PM_DATA_SCALE5[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE6" title="PCIE:PM_DATA_SCALE6[0]">PCIE:PM_DATA_SCALE6[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE6" title="PCIE:PM_DATA_SCALE6[1]">PCIE:PM_DATA_SCALE6[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE7" title="PCIE:PM_DATA_SCALE7[0]">PCIE:PM_DATA_SCALE7[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE7" title="PCIE:PM_DATA_SCALE7[1]">PCIE:PM_DATA_SCALE7[1]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA0" title="PCIE:PM_DATA0[0]">PCIE:PM_DATA0[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA0" title="PCIE:PM_DATA0[1]">PCIE:PM_DATA0[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA0" title="PCIE:PM_DATA0[2]">PCIE:PM_DATA0[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA0" title="PCIE:PM_DATA0[3]">PCIE:PM_DATA0[3]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA0" title="PCIE:PM_DATA0[4]">PCIE:PM_DATA0[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA0" title="PCIE:PM_DATA0[5]">PCIE:PM_DATA0[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA0" title="PCIE:PM_DATA0[6]">PCIE:PM_DATA0[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA0" title="PCIE:PM_DATA0[7]">PCIE:PM_DATA0[7]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA1" title="PCIE:PM_DATA1[0]">PCIE:PM_DATA1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA1" title="PCIE:PM_DATA1[1]">PCIE:PM_DATA1[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA1" title="PCIE:PM_DATA1[2]">PCIE:PM_DATA1[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA1" title="PCIE:PM_DATA1[3]">PCIE:PM_DATA1[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA1" title="PCIE:PM_DATA1[4]">PCIE:PM_DATA1[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA1" title="PCIE:PM_DATA1[5]">PCIE:PM_DATA1[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA1" title="PCIE:PM_DATA1[6]">PCIE:PM_DATA1[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA1" title="PCIE:PM_DATA1[7]">PCIE:PM_DATA1[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA2" title="PCIE:PM_DATA2[0]">PCIE:PM_DATA2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA2" title="PCIE:PM_DATA2[1]">PCIE:PM_DATA2[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA2" title="PCIE:PM_DATA2[2]">PCIE:PM_DATA2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA2" title="PCIE:PM_DATA2[3]">PCIE:PM_DATA2[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA2" title="PCIE:PM_DATA2[4]">PCIE:PM_DATA2[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA2" title="PCIE:PM_DATA2[5]">PCIE:PM_DATA2[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA2" title="PCIE:PM_DATA2[6]">PCIE:PM_DATA2[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA2" title="PCIE:PM_DATA2[7]">PCIE:PM_DATA2[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA3" title="PCIE:PM_DATA3[0]">PCIE:PM_DATA3[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA3" title="PCIE:PM_DATA3[1]">PCIE:PM_DATA3[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA3" title="PCIE:PM_DATA3[2]">PCIE:PM_DATA3[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA3" title="PCIE:PM_DATA3[3]">PCIE:PM_DATA3[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA3" title="PCIE:PM_DATA3[4]">PCIE:PM_DATA3[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA3" title="PCIE:PM_DATA3[5]">PCIE:PM_DATA3[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA3" title="PCIE:PM_DATA3[6]">PCIE:PM_DATA3[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA3" title="PCIE:PM_DATA3[7]">PCIE:PM_DATA3[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA4" title="PCIE:PM_DATA4[0]">PCIE:PM_DATA4[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA4" title="PCIE:PM_DATA4[1]">PCIE:PM_DATA4[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA4" title="PCIE:PM_DATA4[2]">PCIE:PM_DATA4[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA4" title="PCIE:PM_DATA4[3]">PCIE:PM_DATA4[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA4" title="PCIE:PM_DATA4[4]">PCIE:PM_DATA4[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA4" title="PCIE:PM_DATA4[5]">PCIE:PM_DATA4[5]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA4" title="PCIE:PM_DATA4[6]">PCIE:PM_DATA4[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA4" title="PCIE:PM_DATA4[7]">PCIE:PM_DATA4[7]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA5" title="PCIE:PM_DATA5[0]">PCIE:PM_DATA5[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA5" title="PCIE:PM_DATA5[1]">PCIE:PM_DATA5[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA5" title="PCIE:PM_DATA5[2]">PCIE:PM_DATA5[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA5" title="PCIE:PM_DATA5[3]">PCIE:PM_DATA5[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA5" title="PCIE:PM_DATA5[4]">PCIE:PM_DATA5[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA5" title="PCIE:PM_DATA5[5]">PCIE:PM_DATA5[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA5" title="PCIE:PM_DATA5[6]">PCIE:PM_DATA5[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA5" title="PCIE:PM_DATA5[7]">PCIE:PM_DATA5[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA6" title="PCIE:PM_DATA6[0]">PCIE:PM_DATA6[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA6" title="PCIE:PM_DATA6[1]">PCIE:PM_DATA6[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA6" title="PCIE:PM_DATA6[2]">PCIE:PM_DATA6[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA6" title="PCIE:PM_DATA6[3]">PCIE:PM_DATA6[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA6" title="PCIE:PM_DATA6[4]">PCIE:PM_DATA6[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA6" title="PCIE:PM_DATA6[5]">PCIE:PM_DATA6[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA6" title="PCIE:PM_DATA6[6]">PCIE:PM_DATA6[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA6" title="PCIE:PM_DATA6[7]">PCIE:PM_DATA6[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA7" title="PCIE:PM_DATA7[0]">PCIE:PM_DATA7[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA7" title="PCIE:PM_DATA7[1]">PCIE:PM_DATA7[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA7" title="PCIE:PM_DATA7[2]">PCIE:PM_DATA7[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA7" title="PCIE:PM_DATA7[3]">PCIE:PM_DATA7[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA7" title="PCIE:PM_DATA7[4]">PCIE:PM_DATA7[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA7" title="PCIE:PM_DATA7[5]">PCIE:PM_DATA7[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA7" title="PCIE:PM_DATA7[6]">PCIE:PM_DATA7[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_DATA7" title="PCIE:PM_DATA7[7]">PCIE:PM_DATA7[7]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 10</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[0]">PCIE:RBAR_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[1]">PCIE:RBAR_BASE_PTR[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[2]">PCIE:RBAR_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[3]">PCIE:RBAR_BASE_PTR[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[4]">PCIE:RBAR_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[5]">PCIE:RBAR_BASE_PTR[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[6]">PCIE:RBAR_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[7]">PCIE:RBAR_BASE_PTR[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[8]">PCIE:RBAR_BASE_PTR[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[9]">PCIE:RBAR_BASE_PTR[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[10]">PCIE:RBAR_BASE_PTR[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR" title="PCIE:RBAR_BASE_PTR[11]">PCIE:RBAR_BASE_PTR[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[0]">PCIE:RBAR_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[1]">PCIE:RBAR_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[2]">PCIE:RBAR_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[3]">PCIE:RBAR_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[4]">PCIE:RBAR_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[5]">PCIE:RBAR_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[6]">PCIE:RBAR_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[7]">PCIE:RBAR_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[8]">PCIE:RBAR_CAP_NEXTPTR[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[9]">PCIE:RBAR_CAP_NEXTPTR[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[10]">PCIE:RBAR_CAP_NEXTPTR[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR" title="PCIE:RBAR_CAP_NEXTPTR[11]">PCIE:RBAR_CAP_NEXTPTR[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ON" title="PCIE:RBAR_CAP_ON">PCIE:RBAR_CAP_ON</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[0]">PCIE:RBAR_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[1]">PCIE:RBAR_CAP_ID[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[2]">PCIE:RBAR_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[3]">PCIE:RBAR_CAP_ID[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[4]">PCIE:RBAR_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[5]">PCIE:RBAR_CAP_ID[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[6]">PCIE:RBAR_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[7]">PCIE:RBAR_CAP_ID[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[8]">PCIE:RBAR_CAP_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[9]">PCIE:RBAR_CAP_ID[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[10]">PCIE:RBAR_CAP_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[11]">PCIE:RBAR_CAP_ID[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[12]">PCIE:RBAR_CAP_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[13]">PCIE:RBAR_CAP_ID[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[14]">PCIE:RBAR_CAP_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID" title="PCIE:RBAR_CAP_ID[15]">PCIE:RBAR_CAP_ID[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_VERSION" title="PCIE:RBAR_CAP_VERSION[0]">PCIE:RBAR_CAP_VERSION[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_VERSION" title="PCIE:RBAR_CAP_VERSION[1]">PCIE:RBAR_CAP_VERSION[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_VERSION" title="PCIE:RBAR_CAP_VERSION[2]">PCIE:RBAR_CAP_VERSION[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_VERSION" title="PCIE:RBAR_CAP_VERSION[3]">PCIE:RBAR_CAP_VERSION[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_NUM" title="PCIE:RBAR_NUM[0]">PCIE:RBAR_NUM[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_NUM" title="PCIE:RBAR_NUM[1]">PCIE:RBAR_NUM[1]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_NUM" title="PCIE:RBAR_NUM[2]">PCIE:RBAR_NUM[2]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[0]">PCIE:RBAR_CAP_SUP0[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[1]">PCIE:RBAR_CAP_SUP0[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[2]">PCIE:RBAR_CAP_SUP0[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[3]">PCIE:RBAR_CAP_SUP0[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[4]">PCIE:RBAR_CAP_SUP0[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[5]">PCIE:RBAR_CAP_SUP0[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[6]">PCIE:RBAR_CAP_SUP0[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[7]">PCIE:RBAR_CAP_SUP0[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[8]">PCIE:RBAR_CAP_SUP0[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[9]">PCIE:RBAR_CAP_SUP0[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[10]">PCIE:RBAR_CAP_SUP0[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[11]">PCIE:RBAR_CAP_SUP0[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[12]">PCIE:RBAR_CAP_SUP0[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[13]">PCIE:RBAR_CAP_SUP0[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[14]">PCIE:RBAR_CAP_SUP0[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[15]">PCIE:RBAR_CAP_SUP0[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[16]">PCIE:RBAR_CAP_SUP0[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[17]">PCIE:RBAR_CAP_SUP0[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[18]">PCIE:RBAR_CAP_SUP0[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[19]">PCIE:RBAR_CAP_SUP0[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[20]">PCIE:RBAR_CAP_SUP0[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[21]">PCIE:RBAR_CAP_SUP0[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[22]">PCIE:RBAR_CAP_SUP0[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[23]">PCIE:RBAR_CAP_SUP0[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[24]">PCIE:RBAR_CAP_SUP0[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[25]">PCIE:RBAR_CAP_SUP0[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[26]">PCIE:RBAR_CAP_SUP0[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[27]">PCIE:RBAR_CAP_SUP0[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[28]">PCIE:RBAR_CAP_SUP0[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[29]">PCIE:RBAR_CAP_SUP0[29]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[30]">PCIE:RBAR_CAP_SUP0[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0" title="PCIE:RBAR_CAP_SUP0[31]">PCIE:RBAR_CAP_SUP0[31]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 11</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[0]">PCIE:RBAR_CAP_SUP1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[1]">PCIE:RBAR_CAP_SUP1[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[2]">PCIE:RBAR_CAP_SUP1[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[3]">PCIE:RBAR_CAP_SUP1[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[4]">PCIE:RBAR_CAP_SUP1[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[5]">PCIE:RBAR_CAP_SUP1[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[6]">PCIE:RBAR_CAP_SUP1[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[7]">PCIE:RBAR_CAP_SUP1[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[8]">PCIE:RBAR_CAP_SUP1[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[9]">PCIE:RBAR_CAP_SUP1[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[10]">PCIE:RBAR_CAP_SUP1[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[11]">PCIE:RBAR_CAP_SUP1[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[12]">PCIE:RBAR_CAP_SUP1[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[13]">PCIE:RBAR_CAP_SUP1[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[14]">PCIE:RBAR_CAP_SUP1[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[15]">PCIE:RBAR_CAP_SUP1[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[16]">PCIE:RBAR_CAP_SUP1[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[17]">PCIE:RBAR_CAP_SUP1[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[18]">PCIE:RBAR_CAP_SUP1[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[19]">PCIE:RBAR_CAP_SUP1[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[20]">PCIE:RBAR_CAP_SUP1[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[21]">PCIE:RBAR_CAP_SUP1[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[22]">PCIE:RBAR_CAP_SUP1[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[23]">PCIE:RBAR_CAP_SUP1[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[24]">PCIE:RBAR_CAP_SUP1[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[25]">PCIE:RBAR_CAP_SUP1[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[26]">PCIE:RBAR_CAP_SUP1[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[27]">PCIE:RBAR_CAP_SUP1[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[28]">PCIE:RBAR_CAP_SUP1[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[29]">PCIE:RBAR_CAP_SUP1[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[30]">PCIE:RBAR_CAP_SUP1[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1" title="PCIE:RBAR_CAP_SUP1[31]">PCIE:RBAR_CAP_SUP1[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[0]">PCIE:RBAR_CAP_SUP2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[1]">PCIE:RBAR_CAP_SUP2[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[2]">PCIE:RBAR_CAP_SUP2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[3]">PCIE:RBAR_CAP_SUP2[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[4]">PCIE:RBAR_CAP_SUP2[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[5]">PCIE:RBAR_CAP_SUP2[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[6]">PCIE:RBAR_CAP_SUP2[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[7]">PCIE:RBAR_CAP_SUP2[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[8]">PCIE:RBAR_CAP_SUP2[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[9]">PCIE:RBAR_CAP_SUP2[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[10]">PCIE:RBAR_CAP_SUP2[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[11]">PCIE:RBAR_CAP_SUP2[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[12]">PCIE:RBAR_CAP_SUP2[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[13]">PCIE:RBAR_CAP_SUP2[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[14]">PCIE:RBAR_CAP_SUP2[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[15]">PCIE:RBAR_CAP_SUP2[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[16]">PCIE:RBAR_CAP_SUP2[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[17]">PCIE:RBAR_CAP_SUP2[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[18]">PCIE:RBAR_CAP_SUP2[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[19]">PCIE:RBAR_CAP_SUP2[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[20]">PCIE:RBAR_CAP_SUP2[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[21]">PCIE:RBAR_CAP_SUP2[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[22]">PCIE:RBAR_CAP_SUP2[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[23]">PCIE:RBAR_CAP_SUP2[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[24]">PCIE:RBAR_CAP_SUP2[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[25]">PCIE:RBAR_CAP_SUP2[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[26]">PCIE:RBAR_CAP_SUP2[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[27]">PCIE:RBAR_CAP_SUP2[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[28]">PCIE:RBAR_CAP_SUP2[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[29]">PCIE:RBAR_CAP_SUP2[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[30]">PCIE:RBAR_CAP_SUP2[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2" title="PCIE:RBAR_CAP_SUP2[31]">PCIE:RBAR_CAP_SUP2[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[0]">PCIE:RBAR_CAP_SUP3[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[1]">PCIE:RBAR_CAP_SUP3[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[2]">PCIE:RBAR_CAP_SUP3[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[3]">PCIE:RBAR_CAP_SUP3[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[4]">PCIE:RBAR_CAP_SUP3[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[5]">PCIE:RBAR_CAP_SUP3[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[6]">PCIE:RBAR_CAP_SUP3[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[7]">PCIE:RBAR_CAP_SUP3[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[8]">PCIE:RBAR_CAP_SUP3[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[9]">PCIE:RBAR_CAP_SUP3[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[10]">PCIE:RBAR_CAP_SUP3[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[11]">PCIE:RBAR_CAP_SUP3[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[12]">PCIE:RBAR_CAP_SUP3[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[13]">PCIE:RBAR_CAP_SUP3[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[14]">PCIE:RBAR_CAP_SUP3[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[15]">PCIE:RBAR_CAP_SUP3[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[16]">PCIE:RBAR_CAP_SUP3[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[17]">PCIE:RBAR_CAP_SUP3[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[18]">PCIE:RBAR_CAP_SUP3[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[19]">PCIE:RBAR_CAP_SUP3[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[20]">PCIE:RBAR_CAP_SUP3[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[21]">PCIE:RBAR_CAP_SUP3[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[22]">PCIE:RBAR_CAP_SUP3[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[23]">PCIE:RBAR_CAP_SUP3[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[24]">PCIE:RBAR_CAP_SUP3[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[25]">PCIE:RBAR_CAP_SUP3[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[26]">PCIE:RBAR_CAP_SUP3[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[27]">PCIE:RBAR_CAP_SUP3[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[28]">PCIE:RBAR_CAP_SUP3[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[29]">PCIE:RBAR_CAP_SUP3[29]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[30]">PCIE:RBAR_CAP_SUP3[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3" title="PCIE:RBAR_CAP_SUP3[31]">PCIE:RBAR_CAP_SUP3[31]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 12</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[0]">PCIE:RBAR_CAP_SUP4[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[1]">PCIE:RBAR_CAP_SUP4[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[2]">PCIE:RBAR_CAP_SUP4[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[3]">PCIE:RBAR_CAP_SUP4[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[4]">PCIE:RBAR_CAP_SUP4[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[5]">PCIE:RBAR_CAP_SUP4[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[6]">PCIE:RBAR_CAP_SUP4[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[7]">PCIE:RBAR_CAP_SUP4[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[8]">PCIE:RBAR_CAP_SUP4[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[9]">PCIE:RBAR_CAP_SUP4[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[10]">PCIE:RBAR_CAP_SUP4[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[11]">PCIE:RBAR_CAP_SUP4[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[12]">PCIE:RBAR_CAP_SUP4[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[13]">PCIE:RBAR_CAP_SUP4[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[14]">PCIE:RBAR_CAP_SUP4[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[15]">PCIE:RBAR_CAP_SUP4[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[16]">PCIE:RBAR_CAP_SUP4[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[17]">PCIE:RBAR_CAP_SUP4[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[18]">PCIE:RBAR_CAP_SUP4[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[19]">PCIE:RBAR_CAP_SUP4[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[20]">PCIE:RBAR_CAP_SUP4[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[21]">PCIE:RBAR_CAP_SUP4[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[22]">PCIE:RBAR_CAP_SUP4[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[23]">PCIE:RBAR_CAP_SUP4[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[24]">PCIE:RBAR_CAP_SUP4[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[25]">PCIE:RBAR_CAP_SUP4[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[26]">PCIE:RBAR_CAP_SUP4[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[27]">PCIE:RBAR_CAP_SUP4[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[28]">PCIE:RBAR_CAP_SUP4[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[29]">PCIE:RBAR_CAP_SUP4[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[30]">PCIE:RBAR_CAP_SUP4[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4" title="PCIE:RBAR_CAP_SUP4[31]">PCIE:RBAR_CAP_SUP4[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[0]">PCIE:RBAR_CAP_SUP5[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[1]">PCIE:RBAR_CAP_SUP5[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[2]">PCIE:RBAR_CAP_SUP5[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[3]">PCIE:RBAR_CAP_SUP5[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[4]">PCIE:RBAR_CAP_SUP5[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[5]">PCIE:RBAR_CAP_SUP5[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[6]">PCIE:RBAR_CAP_SUP5[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[7]">PCIE:RBAR_CAP_SUP5[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[8]">PCIE:RBAR_CAP_SUP5[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[9]">PCIE:RBAR_CAP_SUP5[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[10]">PCIE:RBAR_CAP_SUP5[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[11]">PCIE:RBAR_CAP_SUP5[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[12]">PCIE:RBAR_CAP_SUP5[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[13]">PCIE:RBAR_CAP_SUP5[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[14]">PCIE:RBAR_CAP_SUP5[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[15]">PCIE:RBAR_CAP_SUP5[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[16]">PCIE:RBAR_CAP_SUP5[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[17]">PCIE:RBAR_CAP_SUP5[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[18]">PCIE:RBAR_CAP_SUP5[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[19]">PCIE:RBAR_CAP_SUP5[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[20]">PCIE:RBAR_CAP_SUP5[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[21]">PCIE:RBAR_CAP_SUP5[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[22]">PCIE:RBAR_CAP_SUP5[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[23]">PCIE:RBAR_CAP_SUP5[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[24]">PCIE:RBAR_CAP_SUP5[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[25]">PCIE:RBAR_CAP_SUP5[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[26]">PCIE:RBAR_CAP_SUP5[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[27]">PCIE:RBAR_CAP_SUP5[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[28]">PCIE:RBAR_CAP_SUP5[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[29]">PCIE:RBAR_CAP_SUP5[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[30]">PCIE:RBAR_CAP_SUP5[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5" title="PCIE:RBAR_CAP_SUP5[31]">PCIE:RBAR_CAP_SUP5[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX0" title="PCIE:RBAR_CAP_INDEX0[0]">PCIE:RBAR_CAP_INDEX0[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX0" title="PCIE:RBAR_CAP_INDEX0[1]">PCIE:RBAR_CAP_INDEX0[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX0" title="PCIE:RBAR_CAP_INDEX0[2]">PCIE:RBAR_CAP_INDEX0[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX1" title="PCIE:RBAR_CAP_INDEX1[0]">PCIE:RBAR_CAP_INDEX1[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX1" title="PCIE:RBAR_CAP_INDEX1[1]">PCIE:RBAR_CAP_INDEX1[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX1" title="PCIE:RBAR_CAP_INDEX1[2]">PCIE:RBAR_CAP_INDEX1[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX2" title="PCIE:RBAR_CAP_INDEX2[0]">PCIE:RBAR_CAP_INDEX2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX2" title="PCIE:RBAR_CAP_INDEX2[1]">PCIE:RBAR_CAP_INDEX2[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX2" title="PCIE:RBAR_CAP_INDEX2[2]">PCIE:RBAR_CAP_INDEX2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX3" title="PCIE:RBAR_CAP_INDEX3[0]">PCIE:RBAR_CAP_INDEX3[0]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX3" title="PCIE:RBAR_CAP_INDEX3[1]">PCIE:RBAR_CAP_INDEX3[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX3" title="PCIE:RBAR_CAP_INDEX3[2]">PCIE:RBAR_CAP_INDEX3[2]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX4" title="PCIE:RBAR_CAP_INDEX4[0]">PCIE:RBAR_CAP_INDEX4[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX4" title="PCIE:RBAR_CAP_INDEX4[1]">PCIE:RBAR_CAP_INDEX4[1]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX4" title="PCIE:RBAR_CAP_INDEX4[2]">PCIE:RBAR_CAP_INDEX4[2]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX5" title="PCIE:RBAR_CAP_INDEX5[0]">PCIE:RBAR_CAP_INDEX5[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX5" title="PCIE:RBAR_CAP_INDEX5[1]">PCIE:RBAR_CAP_INDEX5[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX5" title="PCIE:RBAR_CAP_INDEX5[2]">PCIE:RBAR_CAP_INDEX5[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[0]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[2]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[3]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0[4]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1[4]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 13</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[0]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[2]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[3]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[1]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[3]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4[4]</a></td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[0]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[1]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[2]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[3]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5" title="PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[4]">PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:ROOT_CAP_CRS_SW_VISIBILITY" title="PCIE:ROOT_CAP_CRS_SW_VISIBILITY">PCIE:ROOT_CAP_CRS_SW_VISIBILITY</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SELECT_DLL_IF" title="PCIE:SELECT_DLL_IF">PCIE:SELECT_DLL_IF</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_ATT_BUTTON_PRESENT" title="PCIE:SLOT_CAP_ATT_BUTTON_PRESENT">PCIE:SLOT_CAP_ATT_BUTTON_PRESENT</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT" title="PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT">PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT" title="PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT">PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_HOTPLUG_CAPABLE" title="PCIE:SLOT_CAP_HOTPLUG_CAPABLE">PCIE:SLOT_CAP_HOTPLUG_CAPABLE</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_HOTPLUG_SURPRISE" title="PCIE:SLOT_CAP_HOTPLUG_SURPRISE">PCIE:SLOT_CAP_HOTPLUG_SURPRISE</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_MRL_SENSOR_PRESENT" title="PCIE:SLOT_CAP_MRL_SENSOR_PRESENT">PCIE:SLOT_CAP_MRL_SENSOR_PRESENT</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT" title="PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT">PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[0]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[1]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[2]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[3]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[4]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[5]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[6]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[7]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[8]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[9]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[10]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[11]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[12]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT" title="PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT">PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT" title="PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT">PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[0]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[1]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[0]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[1]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[1]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[2]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[3]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[3]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[4]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[5]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[5]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[6]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[7]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[7]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SSL_MESSAGE_AUTO" title="PCIE:SSL_MESSAGE_AUTO">PCIE:SSL_MESSAGE_AUTO</a></td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[0]">PCIE:VC_BASE_PTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[1]">PCIE:VC_BASE_PTR[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[2]">PCIE:VC_BASE_PTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[3]">PCIE:VC_BASE_PTR[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[4]">PCIE:VC_BASE_PTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[5]">PCIE:VC_BASE_PTR[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[6]">PCIE:VC_BASE_PTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[7]">PCIE:VC_BASE_PTR[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[8]">PCIE:VC_BASE_PTR[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[9]">PCIE:VC_BASE_PTR[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[10]">PCIE:VC_BASE_PTR[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[11]">PCIE:VC_BASE_PTR[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[0]">PCIE:VC_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[1]">PCIE:VC_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[2]">PCIE:VC_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[3]">PCIE:VC_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[4]">PCIE:VC_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[5]">PCIE:VC_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[6]">PCIE:VC_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[7]">PCIE:VC_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[8]">PCIE:VC_CAP_NEXTPTR[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[9]">PCIE:VC_CAP_NEXTPTR[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[10]">PCIE:VC_CAP_NEXTPTR[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[11]">PCIE:VC_CAP_NEXTPTR[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ON" title="PCIE:VC_CAP_ON">PCIE:VC_CAP_ON</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 14</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[0]">PCIE:VC_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[1]">PCIE:VC_CAP_ID[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[2]">PCIE:VC_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[3]">PCIE:VC_CAP_ID[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[4]">PCIE:VC_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[5]">PCIE:VC_CAP_ID[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[6]">PCIE:VC_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[7]">PCIE:VC_CAP_ID[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[8]">PCIE:VC_CAP_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[9]">PCIE:VC_CAP_ID[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[10]">PCIE:VC_CAP_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[11]">PCIE:VC_CAP_ID[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[12]">PCIE:VC_CAP_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[13]">PCIE:VC_CAP_ID[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[14]">PCIE:VC_CAP_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[15]">PCIE:VC_CAP_ID[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS" title="PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS">PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[0]">PCIE:VSEC_BASE_PTR[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[1]">PCIE:VSEC_BASE_PTR[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[2]">PCIE:VSEC_BASE_PTR[2]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[3]">PCIE:VSEC_BASE_PTR[3]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[4]">PCIE:VSEC_BASE_PTR[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[5]">PCIE:VSEC_BASE_PTR[5]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[6]">PCIE:VSEC_BASE_PTR[6]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[7]">PCIE:VSEC_BASE_PTR[7]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[8]">PCIE:VSEC_BASE_PTR[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[9]">PCIE:VSEC_BASE_PTR[9]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[10]">PCIE:VSEC_BASE_PTR[10]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[11]">PCIE:VSEC_BASE_PTR[11]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[0]">PCIE:VSEC_CAP_HDR_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[1]">PCIE:VSEC_CAP_HDR_ID[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[2]">PCIE:VSEC_CAP_HDR_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[3]">PCIE:VSEC_CAP_HDR_ID[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[4]">PCIE:VSEC_CAP_HDR_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[5]">PCIE:VSEC_CAP_HDR_ID[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[6]">PCIE:VSEC_CAP_HDR_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[7]">PCIE:VSEC_CAP_HDR_ID[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[8]">PCIE:VSEC_CAP_HDR_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[9]">PCIE:VSEC_CAP_HDR_ID[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[10]">PCIE:VSEC_CAP_HDR_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[11]">PCIE:VSEC_CAP_HDR_ID[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[12]">PCIE:VSEC_CAP_HDR_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[13]">PCIE:VSEC_CAP_HDR_ID[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[14]">PCIE:VSEC_CAP_HDR_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[15]">PCIE:VSEC_CAP_HDR_ID[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[0]">PCIE:VSEC_CAP_HDR_LENGTH[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[1]">PCIE:VSEC_CAP_HDR_LENGTH[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[2]">PCIE:VSEC_CAP_HDR_LENGTH[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[3]">PCIE:VSEC_CAP_HDR_LENGTH[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[4]">PCIE:VSEC_CAP_HDR_LENGTH[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[5]">PCIE:VSEC_CAP_HDR_LENGTH[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[6]">PCIE:VSEC_CAP_HDR_LENGTH[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[7]">PCIE:VSEC_CAP_HDR_LENGTH[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[8]">PCIE:VSEC_CAP_HDR_LENGTH[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[9]">PCIE:VSEC_CAP_HDR_LENGTH[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[10]">PCIE:VSEC_CAP_HDR_LENGTH[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[11]">PCIE:VSEC_CAP_HDR_LENGTH[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[0]">PCIE:VSEC_CAP_HDR_REVISION[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[1]">PCIE:VSEC_CAP_HDR_REVISION[1]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[2]">PCIE:VSEC_CAP_HDR_REVISION[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[3]">PCIE:VSEC_CAP_HDR_REVISION[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[0]">PCIE:VSEC_CAP_ID[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[1]">PCIE:VSEC_CAP_ID[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[2]">PCIE:VSEC_CAP_ID[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[3]">PCIE:VSEC_CAP_ID[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[4]">PCIE:VSEC_CAP_ID[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[5]">PCIE:VSEC_CAP_ID[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[6]">PCIE:VSEC_CAP_ID[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[7]">PCIE:VSEC_CAP_ID[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[8]">PCIE:VSEC_CAP_ID[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[9]">PCIE:VSEC_CAP_ID[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[10]">PCIE:VSEC_CAP_ID[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[11]">PCIE:VSEC_CAP_ID[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[12]">PCIE:VSEC_CAP_ID[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[13]">PCIE:VSEC_CAP_ID[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[14]">PCIE:VSEC_CAP_ID[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[15]">PCIE:VSEC_CAP_ID[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_IS_LINK_VISIBLE" title="PCIE:VSEC_CAP_IS_LINK_VISIBLE">PCIE:VSEC_CAP_IS_LINK_VISIBLE</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[0]">PCIE:VSEC_CAP_NEXTPTR[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[1]">PCIE:VSEC_CAP_NEXTPTR[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[2]">PCIE:VSEC_CAP_NEXTPTR[2]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[3]">PCIE:VSEC_CAP_NEXTPTR[3]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[4]">PCIE:VSEC_CAP_NEXTPTR[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[5]">PCIE:VSEC_CAP_NEXTPTR[5]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[6]">PCIE:VSEC_CAP_NEXTPTR[6]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[7]">PCIE:VSEC_CAP_NEXTPTR[7]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[8]">PCIE:VSEC_CAP_NEXTPTR[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[9]">PCIE:VSEC_CAP_NEXTPTR[9]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[10]">PCIE:VSEC_CAP_NEXTPTR[10]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[11]">PCIE:VSEC_CAP_NEXTPTR[11]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ON" title="PCIE:VSEC_CAP_ON">PCIE:VSEC_CAP_ON</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 15</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[0]">PCIE:VSEC_CAP_VERSION[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[1]">PCIE:VSEC_CAP_VERSION[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[2]">PCIE:VSEC_CAP_VERSION[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[3]">PCIE:VSEC_CAP_VERSION[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:USER_CLK_FREQ" title="PCIE:USER_CLK_FREQ[0]">PCIE:USER_CLK_FREQ[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:USER_CLK_FREQ" title="PCIE:USER_CLK_FREQ[1]">PCIE:USER_CLK_FREQ[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:USER_CLK_FREQ" title="PCIE:USER_CLK_FREQ[2]">PCIE:USER_CLK_FREQ[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[0]">PCIE:CRM_MODULE_RSTS[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[1]">PCIE:CRM_MODULE_RSTS[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[2]">PCIE:CRM_MODULE_RSTS[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[3]">PCIE:CRM_MODULE_RSTS[3]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[4]">PCIE:CRM_MODULE_RSTS[4]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[5]">PCIE:CRM_MODULE_RSTS[5]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[6]">PCIE:CRM_MODULE_RSTS[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[0]">PCIE:LL_ACK_TIMEOUT[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[1]">PCIE:LL_ACK_TIMEOUT[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[2]">PCIE:LL_ACK_TIMEOUT[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[3]">PCIE:LL_ACK_TIMEOUT[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[4]">PCIE:LL_ACK_TIMEOUT[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[5]">PCIE:LL_ACK_TIMEOUT[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[6]">PCIE:LL_ACK_TIMEOUT[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[7]">PCIE:LL_ACK_TIMEOUT[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[8]">PCIE:LL_ACK_TIMEOUT[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[9]">PCIE:LL_ACK_TIMEOUT[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[10]">PCIE:LL_ACK_TIMEOUT[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[11]">PCIE:LL_ACK_TIMEOUT[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[12]">PCIE:LL_ACK_TIMEOUT[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[13]">PCIE:LL_ACK_TIMEOUT[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[14]">PCIE:LL_ACK_TIMEOUT[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT_EN" title="PCIE:LL_ACK_TIMEOUT_EN">PCIE:LL_ACK_TIMEOUT_EN</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT_FUNC" title="PCIE:LL_ACK_TIMEOUT_FUNC[0]">PCIE:LL_ACK_TIMEOUT_FUNC[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT_FUNC" title="PCIE:LL_ACK_TIMEOUT_FUNC[1]">PCIE:LL_ACK_TIMEOUT_FUNC[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[0]">PCIE:LL_REPLAY_TIMEOUT[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[1]">PCIE:LL_REPLAY_TIMEOUT[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[2]">PCIE:LL_REPLAY_TIMEOUT[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[3]">PCIE:LL_REPLAY_TIMEOUT[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[4]">PCIE:LL_REPLAY_TIMEOUT[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[5]">PCIE:LL_REPLAY_TIMEOUT[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[6]">PCIE:LL_REPLAY_TIMEOUT[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[7]">PCIE:LL_REPLAY_TIMEOUT[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[8]">PCIE:LL_REPLAY_TIMEOUT[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[9]">PCIE:LL_REPLAY_TIMEOUT[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[10]">PCIE:LL_REPLAY_TIMEOUT[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[11]">PCIE:LL_REPLAY_TIMEOUT[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[12]">PCIE:LL_REPLAY_TIMEOUT[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[13]">PCIE:LL_REPLAY_TIMEOUT[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[14]">PCIE:LL_REPLAY_TIMEOUT[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT_EN" title="PCIE:LL_REPLAY_TIMEOUT_EN">PCIE:LL_REPLAY_TIMEOUT_EN</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT_FUNC" title="PCIE:LL_REPLAY_TIMEOUT_FUNC[0]">PCIE:LL_REPLAY_TIMEOUT_FUNC[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT_FUNC" title="PCIE:LL_REPLAY_TIMEOUT_FUNC[1]">PCIE:LL_REPLAY_TIMEOUT_FUNC[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[0]">PCIE:PM_ASPML0S_TIMEOUT[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[1]">PCIE:PM_ASPML0S_TIMEOUT[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[2]">PCIE:PM_ASPML0S_TIMEOUT[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[3]">PCIE:PM_ASPML0S_TIMEOUT[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[4]">PCIE:PM_ASPML0S_TIMEOUT[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[5]">PCIE:PM_ASPML0S_TIMEOUT[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[6]">PCIE:PM_ASPML0S_TIMEOUT[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[7]">PCIE:PM_ASPML0S_TIMEOUT[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[8]">PCIE:PM_ASPML0S_TIMEOUT[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[9]">PCIE:PM_ASPML0S_TIMEOUT[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[10]">PCIE:PM_ASPML0S_TIMEOUT[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[11]">PCIE:PM_ASPML0S_TIMEOUT[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[12]">PCIE:PM_ASPML0S_TIMEOUT[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[13]">PCIE:PM_ASPML0S_TIMEOUT[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT" title="PCIE:PM_ASPML0S_TIMEOUT[14]">PCIE:PM_ASPML0S_TIMEOUT[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT_EN" title="PCIE:PM_ASPML0S_TIMEOUT_EN">PCIE:PM_ASPML0S_TIMEOUT_EN</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 16</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT_FUNC" title="PCIE:PM_ASPML0S_TIMEOUT_FUNC[0]">PCIE:PM_ASPML0S_TIMEOUT_FUNC[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT_FUNC" title="PCIE:PM_ASPML0S_TIMEOUT_FUNC[1]">PCIE:PM_ASPML0S_TIMEOUT_FUNC[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_ASPM_FASTEXIT" title="PCIE:PM_ASPM_FASTEXIT">PCIE:PM_ASPM_FASTEXIT</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DISABLE_LANE_REVERSAL" title="PCIE:DISABLE_LANE_REVERSAL">PCIE:DISABLE_LANE_REVERSAL</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DISABLE_SCRAMBLING" title="PCIE:DISABLE_SCRAMBLING">PCIE:DISABLE_SCRAMBLING</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENTER_RVRY_EI_L0" title="PCIE:ENTER_RVRY_EI_L0">PCIE:ENTER_RVRY_EI_L0</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:INFER_EI" title="PCIE:INFER_EI[0]">PCIE:INFER_EI[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:INFER_EI" title="PCIE:INFER_EI[1]">PCIE:INFER_EI[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:INFER_EI" title="PCIE:INFER_EI[2]">PCIE:INFER_EI[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:INFER_EI" title="PCIE:INFER_EI[3]">PCIE:INFER_EI[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:INFER_EI" title="PCIE:INFER_EI[4]">PCIE:INFER_EI[4]</a></td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[0]">PCIE:LINK_CAP_MAX_LINK_WIDTH[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[1]">PCIE:LINK_CAP_MAX_LINK_WIDTH[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[2]">PCIE:LINK_CAP_MAX_LINK_WIDTH[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[3]">PCIE:LINK_CAP_MAX_LINK_WIDTH[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[4]">PCIE:LINK_CAP_MAX_LINK_WIDTH[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[5]">PCIE:LINK_CAP_MAX_LINK_WIDTH[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[0]">PCIE:LTSSM_MAX_LINK_WIDTH[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[1]">PCIE:LTSSM_MAX_LINK_WIDTH[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[2]">PCIE:LTSSM_MAX_LINK_WIDTH[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[3]">PCIE:LTSSM_MAX_LINK_WIDTH[3]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[4]">PCIE:LTSSM_MAX_LINK_WIDTH[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[5]">PCIE:LTSSM_MAX_LINK_WIDTH[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[0]">PCIE:N_FTS_COMCLK_GEN1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[1]">PCIE:N_FTS_COMCLK_GEN1[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[2]">PCIE:N_FTS_COMCLK_GEN1[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[3]">PCIE:N_FTS_COMCLK_GEN1[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[4]">PCIE:N_FTS_COMCLK_GEN1[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[5]">PCIE:N_FTS_COMCLK_GEN1[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[6]">PCIE:N_FTS_COMCLK_GEN1[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[7]">PCIE:N_FTS_COMCLK_GEN1[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[0]">PCIE:N_FTS_COMCLK_GEN2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[1]">PCIE:N_FTS_COMCLK_GEN2[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[2]">PCIE:N_FTS_COMCLK_GEN2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[3]">PCIE:N_FTS_COMCLK_GEN2[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[4]">PCIE:N_FTS_COMCLK_GEN2[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[5]">PCIE:N_FTS_COMCLK_GEN2[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[6]">PCIE:N_FTS_COMCLK_GEN2[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[7]">PCIE:N_FTS_COMCLK_GEN2[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[0]">PCIE:N_FTS_GEN1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[1]">PCIE:N_FTS_GEN1[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[2]">PCIE:N_FTS_GEN1[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[3]">PCIE:N_FTS_GEN1[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[4]">PCIE:N_FTS_GEN1[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[5]">PCIE:N_FTS_GEN1[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[6]">PCIE:N_FTS_GEN1[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[7]">PCIE:N_FTS_GEN1[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[0]">PCIE:N_FTS_GEN2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[1]">PCIE:N_FTS_GEN2[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[2]">PCIE:N_FTS_GEN2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[3]">PCIE:N_FTS_GEN2[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[4]">PCIE:N_FTS_GEN2[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[5]">PCIE:N_FTS_GEN2[5]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[6]">PCIE:N_FTS_GEN2[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[7]">PCIE:N_FTS_GEN2[7]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:ALLOW_X8_GEN2" title="PCIE:ALLOW_X8_GEN2">PCIE:ALLOW_X8_GEN2</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PL_AUTO_CONFIG" title="PCIE:PL_AUTO_CONFIG[0]">PCIE:PL_AUTO_CONFIG[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PL_AUTO_CONFIG" title="PCIE:PL_AUTO_CONFIG[1]">PCIE:PL_AUTO_CONFIG[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:PL_AUTO_CONFIG" title="PCIE:PL_AUTO_CONFIG[2]">PCIE:PL_AUTO_CONFIG[2]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PL_FAST_TRAIN" title="PCIE:PL_FAST_TRAIN">PCIE:PL_FAST_TRAIN</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:UPCONFIG_CAPABLE" title="PCIE:UPCONFIG_CAPABLE">PCIE:UPCONFIG_CAPABLE</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:UPSTREAM_FACING" title="PCIE:UPSTREAM_FACING">PCIE:UPSTREAM_FACING</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:EXIT_LOOPBACK_ON_EI" title="PCIE:EXIT_LOOPBACK_ON_EI">PCIE:EXIT_LOOPBACK_ON_EI</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[0]">PCIE:DNSTREAM_LINK_NUM[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[1]">PCIE:DNSTREAM_LINK_NUM[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[2]">PCIE:DNSTREAM_LINK_NUM[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[3]">PCIE:DNSTREAM_LINK_NUM[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[4]">PCIE:DNSTREAM_LINK_NUM[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[5]">PCIE:DNSTREAM_LINK_NUM[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[6]">PCIE:DNSTREAM_LINK_NUM[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[7]">PCIE:DNSTREAM_LINK_NUM[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DISABLE_ASPM_L1_TIMER" title="PCIE:DISABLE_ASPM_L1_TIMER">PCIE:DISABLE_ASPM_L1_TIMER</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DISABLE_BAR_FILTERING" title="PCIE:DISABLE_BAR_FILTERING">PCIE:DISABLE_BAR_FILTERING</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DISABLE_ID_CHECK" title="PCIE:DISABLE_ID_CHECK">PCIE:DISABLE_ID_CHECK</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DISABLE_RX_TC_FILTER" title="PCIE:DISABLE_RX_TC_FILTER">PCIE:DISABLE_RX_TC_FILTER</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DISABLE_RX_POISONED_RESP" title="PCIE:DISABLE_RX_POISONED_RESP">PCIE:DISABLE_RX_POISONED_RESP</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[0]">PCIE:ENABLE_MSG_ROUTE[0]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[1]">PCIE:ENABLE_MSG_ROUTE[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[2]">PCIE:ENABLE_MSG_ROUTE[2]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[3]">PCIE:ENABLE_MSG_ROUTE[3]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[4]">PCIE:ENABLE_MSG_ROUTE[4]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[5]">PCIE:ENABLE_MSG_ROUTE[5]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[6]">PCIE:ENABLE_MSG_ROUTE[6]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[7]">PCIE:ENABLE_MSG_ROUTE[7]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[8]">PCIE:ENABLE_MSG_ROUTE[8]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[9]">PCIE:ENABLE_MSG_ROUTE[9]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[10]">PCIE:ENABLE_MSG_ROUTE[10]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 17</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:ENABLE_RX_TD_ECRC_TRIM" title="PCIE:ENABLE_RX_TD_ECRC_TRIM">PCIE:ENABLE_RX_TD_ECRC_TRIM</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_RX_RAM_RADDR_LATENCY" title="PCIE:TL_RX_RAM_RADDR_LATENCY">PCIE:TL_RX_RAM_RADDR_LATENCY</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_RX_RAM_RDATA_LATENCY" title="PCIE:TL_RX_RAM_RDATA_LATENCY[0]">PCIE:TL_RX_RAM_RDATA_LATENCY[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_RX_RAM_RDATA_LATENCY" title="PCIE:TL_RX_RAM_RDATA_LATENCY[1]">PCIE:TL_RX_RAM_RDATA_LATENCY[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_RX_RAM_WRITE_LATENCY" title="PCIE:TL_RX_RAM_WRITE_LATENCY">PCIE:TL_RX_RAM_WRITE_LATENCY</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_TFC_DISABLE" title="PCIE:TL_TFC_DISABLE">PCIE:TL_TFC_DISABLE</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_TX_CHECKS_DISABLE" title="PCIE:TL_TX_CHECKS_DISABLE">PCIE:TL_TX_CHECKS_DISABLE</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_RBYPASS" title="PCIE:TL_RBYPASS">PCIE:TL_RBYPASS</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:DISABLE_PPM_FILTER" title="PCIE:DISABLE_PPM_FILTER">PCIE:DISABLE_PPM_FILTER</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DISABLE_LOCKED_FILTER" title="PCIE:DISABLE_LOCKED_FILTER">PCIE:DISABLE_LOCKED_FILTER</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:USE_RID_PINS" title="PCIE:USE_RID_PINS">PCIE:USE_RID_PINS</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:DISABLE_ERR_MSG" title="PCIE:DISABLE_ERR_MSG">PCIE:DISABLE_ERR_MSG</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:PM_MF" title="PCIE:PM_MF">PCIE:PM_MF</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_TX_RAM_RADDR_LATENCY" title="PCIE:TL_TX_RAM_RADDR_LATENCY">PCIE:TL_TX_RAM_RADDR_LATENCY</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_TX_RAM_RDATA_LATENCY" title="PCIE:TL_TX_RAM_RDATA_LATENCY[0]">PCIE:TL_TX_RAM_RDATA_LATENCY[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_TX_RAM_RDATA_LATENCY" title="PCIE:TL_TX_RAM_RDATA_LATENCY[1]">PCIE:TL_TX_RAM_RDATA_LATENCY[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:TL_TX_RAM_WRITE_LATENCY" title="PCIE:TL_TX_RAM_WRITE_LATENCY">PCIE:TL_TX_RAM_WRITE_LATENCY</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[0]">PCIE:VC_CAP_VERSION[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[1]">PCIE:VC_CAP_VERSION[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[2]">PCIE:VC_CAP_VERSION[2]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[3]">PCIE:VC_CAP_VERSION[3]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_CPL_INFINITE" title="PCIE:VC0_CPL_INFINITE">PCIE:VC0_CPL_INFINITE</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[0]">PCIE:VC0_RX_RAM_LIMIT[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[1]">PCIE:VC0_RX_RAM_LIMIT[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[2]">PCIE:VC0_RX_RAM_LIMIT[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[3]">PCIE:VC0_RX_RAM_LIMIT[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[4]">PCIE:VC0_RX_RAM_LIMIT[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[5]">PCIE:VC0_RX_RAM_LIMIT[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[6]">PCIE:VC0_RX_RAM_LIMIT[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[7]">PCIE:VC0_RX_RAM_LIMIT[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[8]">PCIE:VC0_RX_RAM_LIMIT[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[9]">PCIE:VC0_RX_RAM_LIMIT[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[10]">PCIE:VC0_RX_RAM_LIMIT[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[11]">PCIE:VC0_RX_RAM_LIMIT[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[12]">PCIE:VC0_RX_RAM_LIMIT[12]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[0]">PCIE:VC0_TOTAL_CREDITS_CD[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[1]">PCIE:VC0_TOTAL_CREDITS_CD[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[2]">PCIE:VC0_TOTAL_CREDITS_CD[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[3]">PCIE:VC0_TOTAL_CREDITS_CD[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[4]">PCIE:VC0_TOTAL_CREDITS_CD[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[5]">PCIE:VC0_TOTAL_CREDITS_CD[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[6]">PCIE:VC0_TOTAL_CREDITS_CD[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[7]">PCIE:VC0_TOTAL_CREDITS_CD[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[8]">PCIE:VC0_TOTAL_CREDITS_CD[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[9]">PCIE:VC0_TOTAL_CREDITS_CD[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[10]">PCIE:VC0_TOTAL_CREDITS_CD[10]</a></td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[0]">PCIE:VC0_TOTAL_CREDITS_CH[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[1]">PCIE:VC0_TOTAL_CREDITS_CH[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[2]">PCIE:VC0_TOTAL_CREDITS_CH[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[3]">PCIE:VC0_TOTAL_CREDITS_CH[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[4]">PCIE:VC0_TOTAL_CREDITS_CH[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[5]">PCIE:VC0_TOTAL_CREDITS_CH[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[6]">PCIE:VC0_TOTAL_CREDITS_CH[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[0]">PCIE:VC0_TOTAL_CREDITS_NPH[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[1]">PCIE:VC0_TOTAL_CREDITS_NPH[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[2]">PCIE:VC0_TOTAL_CREDITS_NPH[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[3]">PCIE:VC0_TOTAL_CREDITS_NPH[3]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[4]">PCIE:VC0_TOTAL_CREDITS_NPH[4]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[5]">PCIE:VC0_TOTAL_CREDITS_NPH[5]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[6]">PCIE:VC0_TOTAL_CREDITS_NPH[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[0]">PCIE:VC0_TOTAL_CREDITS_NPD[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[1]">PCIE:VC0_TOTAL_CREDITS_NPD[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[2]">PCIE:VC0_TOTAL_CREDITS_NPD[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[3]">PCIE:VC0_TOTAL_CREDITS_NPD[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[4]">PCIE:VC0_TOTAL_CREDITS_NPD[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[5]">PCIE:VC0_TOTAL_CREDITS_NPD[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[6]">PCIE:VC0_TOTAL_CREDITS_NPD[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[7]">PCIE:VC0_TOTAL_CREDITS_NPD[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[8]">PCIE:VC0_TOTAL_CREDITS_NPD[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[9]">PCIE:VC0_TOTAL_CREDITS_NPD[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD" title="PCIE:VC0_TOTAL_CREDITS_NPD[10]">PCIE:VC0_TOTAL_CREDITS_NPD[10]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 18</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[0]">PCIE:VC0_TOTAL_CREDITS_PD[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[1]">PCIE:VC0_TOTAL_CREDITS_PD[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[2]">PCIE:VC0_TOTAL_CREDITS_PD[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[3]">PCIE:VC0_TOTAL_CREDITS_PD[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[4]">PCIE:VC0_TOTAL_CREDITS_PD[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[5]">PCIE:VC0_TOTAL_CREDITS_PD[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[6]">PCIE:VC0_TOTAL_CREDITS_PD[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[7]">PCIE:VC0_TOTAL_CREDITS_PD[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[8]">PCIE:VC0_TOTAL_CREDITS_PD[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[9]">PCIE:VC0_TOTAL_CREDITS_PD[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[10]">PCIE:VC0_TOTAL_CREDITS_PD[10]</a></td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[0]">PCIE:VC0_TOTAL_CREDITS_PH[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[1]">PCIE:VC0_TOTAL_CREDITS_PH[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[2]">PCIE:VC0_TOTAL_CREDITS_PH[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[3]">PCIE:VC0_TOTAL_CREDITS_PH[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[4]">PCIE:VC0_TOTAL_CREDITS_PH[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[5]">PCIE:VC0_TOTAL_CREDITS_PH[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[6]">PCIE:VC0_TOTAL_CREDITS_PH[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[0]">PCIE:VC0_TX_LASTPACKET[0]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[1]">PCIE:VC0_TX_LASTPACKET[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[2]">PCIE:VC0_TX_LASTPACKET[2]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[3]">PCIE:VC0_TX_LASTPACKET[3]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[4]">PCIE:VC0_TX_LASTPACKET[4]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RECRC_CHK" title="PCIE:RECRC_CHK[0]">PCIE:RECRC_CHK[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RECRC_CHK" title="PCIE:RECRC_CHK[1]">PCIE:RECRC_CHK[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RECRC_CHK_TRIM" title="PCIE:RECRC_CHK_TRIM">PCIE:RECRC_CHK_TRIM</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:TECRC_EP_INV" title="PCIE:TECRC_EP_INV">PCIE:TECRC_EP_INV</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:CFG_ECRC_ERR_CPLSTAT" title="PCIE:CFG_ECRC_ERR_CPLSTAT[0]">PCIE:CFG_ECRC_ERR_CPLSTAT[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:CFG_ECRC_ERR_CPLSTAT" title="PCIE:CFG_ECRC_ERR_CPLSTAT[1]">PCIE:CFG_ECRC_ERR_CPLSTAT[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:UR_INV_REQ" title="PCIE:UR_INV_REQ">PCIE:UR_INV_REQ</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:UR_PRS_RESPONSE" title="PCIE:UR_PRS_RESPONSE">PCIE:UR_PRS_RESPONSE</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:UR_ATOMIC" title="PCIE:UR_ATOMIC">PCIE:UR_ATOMIC</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:UR_CFG1" title="PCIE:UR_CFG1">PCIE:UR_CFG1</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:TRN_DW" title="PCIE:TRN_DW">PCIE:TRN_DW</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:TRN_NP_FC" title="PCIE:TRN_NP_FC">PCIE:TRN_NP_FC</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:USER_CLK2_DIV2" title="PCIE:USER_CLK2_DIV2">PCIE:USER_CLK2_DIV2</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RP_AUTO_SPD" title="PCIE:RP_AUTO_SPD[0]">PCIE:RP_AUTO_SPD[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RP_AUTO_SPD" title="PCIE:RP_AUTO_SPD[1]">PCIE:RP_AUTO_SPD[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RP_AUTO_SPD_LOOPCNT" title="PCIE:RP_AUTO_SPD_LOOPCNT[0]">PCIE:RP_AUTO_SPD_LOOPCNT[0]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RP_AUTO_SPD_LOOPCNT" title="PCIE:RP_AUTO_SPD_LOOPCNT[1]">PCIE:RP_AUTO_SPD_LOOPCNT[1]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RP_AUTO_SPD_LOOPCNT" title="PCIE:RP_AUTO_SPD_LOOPCNT[2]">PCIE:RP_AUTO_SPD_LOOPCNT[2]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:RP_AUTO_SPD_LOOPCNT" title="PCIE:RP_AUTO_SPD_LOOPCNT[3]">PCIE:RP_AUTO_SPD_LOOPCNT[3]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:RP_AUTO_SPD_LOOPCNT" title="PCIE:RP_AUTO_SPD_LOOPCNT[4]">PCIE:RP_AUTO_SPD_LOOPCNT[4]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:TEST_MODE_PIN_CHAR" title="PCIE:TEST_MODE_PIN_CHAR">PCIE:TEST_MODE_PIN_CHAR</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BIT0" title="PCIE:SPARE_BIT0">PCIE:SPARE_BIT0</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BIT1" title="PCIE:SPARE_BIT1">PCIE:SPARE_BIT1</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BIT2" title="PCIE:SPARE_BIT2">PCIE:SPARE_BIT2</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BIT3" title="PCIE:SPARE_BIT3">PCIE:SPARE_BIT3</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BIT4" title="PCIE:SPARE_BIT4">PCIE:SPARE_BIT4</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BIT5" title="PCIE:SPARE_BIT5">PCIE:SPARE_BIT5</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BIT6" title="PCIE:SPARE_BIT6">PCIE:SPARE_BIT6</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BIT7" title="PCIE:SPARE_BIT7">PCIE:SPARE_BIT7</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BIT8" title="PCIE:SPARE_BIT8">PCIE:SPARE_BIT8</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[0]">PCIE:SPARE_BYTE0[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[1]">PCIE:SPARE_BYTE0[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[2]">PCIE:SPARE_BYTE0[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[3]">PCIE:SPARE_BYTE0[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[4]">PCIE:SPARE_BYTE0[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[5]">PCIE:SPARE_BYTE0[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[6]">PCIE:SPARE_BYTE0[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[7]">PCIE:SPARE_BYTE0[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[0]">PCIE:SPARE_BYTE1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[1]">PCIE:SPARE_BYTE1[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[2]">PCIE:SPARE_BYTE1[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[3]">PCIE:SPARE_BYTE1[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[4]">PCIE:SPARE_BYTE1[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[5]">PCIE:SPARE_BYTE1[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[6]">PCIE:SPARE_BYTE1[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[7]">PCIE:SPARE_BYTE1[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[0]">PCIE:SPARE_BYTE2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[1]">PCIE:SPARE_BYTE2[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[2]">PCIE:SPARE_BYTE2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[3]">PCIE:SPARE_BYTE2[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[4]">PCIE:SPARE_BYTE2[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[5]">PCIE:SPARE_BYTE2[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[6]">PCIE:SPARE_BYTE2[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[7]">PCIE:SPARE_BYTE2[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[0]">PCIE:SPARE_BYTE3[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[1]">PCIE:SPARE_BYTE3[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[2]">PCIE:SPARE_BYTE3[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[3]">PCIE:SPARE_BYTE3[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[4]">PCIE:SPARE_BYTE3[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[5]">PCIE:SPARE_BYTE3[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[6]">PCIE:SPARE_BYTE3[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[7]">PCIE:SPARE_BYTE3[7]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 19</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[0]">PCIE:SPARE_WORD0[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[1]">PCIE:SPARE_WORD0[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[2]">PCIE:SPARE_WORD0[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[3]">PCIE:SPARE_WORD0[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[4]">PCIE:SPARE_WORD0[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[5]">PCIE:SPARE_WORD0[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[6]">PCIE:SPARE_WORD0[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[7]">PCIE:SPARE_WORD0[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[8]">PCIE:SPARE_WORD0[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[9]">PCIE:SPARE_WORD0[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[10]">PCIE:SPARE_WORD0[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[11]">PCIE:SPARE_WORD0[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[12]">PCIE:SPARE_WORD0[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[13]">PCIE:SPARE_WORD0[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[14]">PCIE:SPARE_WORD0[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[15]">PCIE:SPARE_WORD0[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[16]">PCIE:SPARE_WORD0[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[17]">PCIE:SPARE_WORD0[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[18]">PCIE:SPARE_WORD0[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[19]">PCIE:SPARE_WORD0[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[20]">PCIE:SPARE_WORD0[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[21]">PCIE:SPARE_WORD0[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[22]">PCIE:SPARE_WORD0[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[23]">PCIE:SPARE_WORD0[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[24]">PCIE:SPARE_WORD0[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[25]">PCIE:SPARE_WORD0[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[26]">PCIE:SPARE_WORD0[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[27]">PCIE:SPARE_WORD0[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[28]">PCIE:SPARE_WORD0[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[29]">PCIE:SPARE_WORD0[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[30]">PCIE:SPARE_WORD0[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[31]">PCIE:SPARE_WORD0[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[0]">PCIE:SPARE_WORD1[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[1]">PCIE:SPARE_WORD1[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[2]">PCIE:SPARE_WORD1[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[3]">PCIE:SPARE_WORD1[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[4]">PCIE:SPARE_WORD1[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[5]">PCIE:SPARE_WORD1[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[6]">PCIE:SPARE_WORD1[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[7]">PCIE:SPARE_WORD1[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[8]">PCIE:SPARE_WORD1[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[9]">PCIE:SPARE_WORD1[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[10]">PCIE:SPARE_WORD1[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[11]">PCIE:SPARE_WORD1[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[12]">PCIE:SPARE_WORD1[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[13]">PCIE:SPARE_WORD1[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[14]">PCIE:SPARE_WORD1[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[15]">PCIE:SPARE_WORD1[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[16]">PCIE:SPARE_WORD1[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[17]">PCIE:SPARE_WORD1[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[18]">PCIE:SPARE_WORD1[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[19]">PCIE:SPARE_WORD1[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[20]">PCIE:SPARE_WORD1[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[21]">PCIE:SPARE_WORD1[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[22]">PCIE:SPARE_WORD1[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[23]">PCIE:SPARE_WORD1[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[24]">PCIE:SPARE_WORD1[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[25]">PCIE:SPARE_WORD1[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[26]">PCIE:SPARE_WORD1[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[27]">PCIE:SPARE_WORD1[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[28]">PCIE:SPARE_WORD1[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[29]">PCIE:SPARE_WORD1[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[30]">PCIE:SPARE_WORD1[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[31]">PCIE:SPARE_WORD1[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[0]">PCIE:SPARE_WORD2[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[1]">PCIE:SPARE_WORD2[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[2]">PCIE:SPARE_WORD2[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[3]">PCIE:SPARE_WORD2[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[4]">PCIE:SPARE_WORD2[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[5]">PCIE:SPARE_WORD2[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[6]">PCIE:SPARE_WORD2[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[7]">PCIE:SPARE_WORD2[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[8]">PCIE:SPARE_WORD2[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[9]">PCIE:SPARE_WORD2[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[10]">PCIE:SPARE_WORD2[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[11]">PCIE:SPARE_WORD2[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[12]">PCIE:SPARE_WORD2[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[13]">PCIE:SPARE_WORD2[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[14]">PCIE:SPARE_WORD2[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[15]">PCIE:SPARE_WORD2[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[16]">PCIE:SPARE_WORD2[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[17]">PCIE:SPARE_WORD2[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[18]">PCIE:SPARE_WORD2[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[19]">PCIE:SPARE_WORD2[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[20]">PCIE:SPARE_WORD2[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[21]">PCIE:SPARE_WORD2[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[22]">PCIE:SPARE_WORD2[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[23]">PCIE:SPARE_WORD2[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[24]">PCIE:SPARE_WORD2[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[25]">PCIE:SPARE_WORD2[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[26]">PCIE:SPARE_WORD2[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[27]">PCIE:SPARE_WORD2[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[28]">PCIE:SPARE_WORD2[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[29]">PCIE:SPARE_WORD2[29]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[30]">PCIE:SPARE_WORD2[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[31]">PCIE:SPARE_WORD2[31]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">PCIE_R bittile 20</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[0]">PCIE:SPARE_WORD3[0]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[1]">PCIE:SPARE_WORD3[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[2]">PCIE:SPARE_WORD3[2]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[3]">PCIE:SPARE_WORD3[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[4]">PCIE:SPARE_WORD3[4]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[5]">PCIE:SPARE_WORD3[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[6]">PCIE:SPARE_WORD3[6]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[7]">PCIE:SPARE_WORD3[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[8]">PCIE:SPARE_WORD3[8]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[9]">PCIE:SPARE_WORD3[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[10]">PCIE:SPARE_WORD3[10]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[11]">PCIE:SPARE_WORD3[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[12]">PCIE:SPARE_WORD3[12]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[13]">PCIE:SPARE_WORD3[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[14]">PCIE:SPARE_WORD3[14]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[15]">PCIE:SPARE_WORD3[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[16]">PCIE:SPARE_WORD3[16]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[17]">PCIE:SPARE_WORD3[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[18]">PCIE:SPARE_WORD3[18]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[19]">PCIE:SPARE_WORD3[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[20]">PCIE:SPARE_WORD3[20]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[21]">PCIE:SPARE_WORD3[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[22]">PCIE:SPARE_WORD3[22]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[23]">PCIE:SPARE_WORD3[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[24]">PCIE:SPARE_WORD3[24]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[25]">PCIE:SPARE_WORD3[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[26]">PCIE:SPARE_WORD3[26]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[27]">PCIE:SPARE_WORD3[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[28]">PCIE:SPARE_WORD3[28]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[29]">PCIE:SPARE_WORD3[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[30]">PCIE:SPARE_WORD3[30]</a></td><td><a href="#bits-xc7v-PCIE_R-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[31]">PCIE:SPARE_WORD3[31]</a></td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:AER_CAP_ECRC_CHECK_CAPABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:AER_CAP_ECRC_GEN_CAPABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:AER_CAP_MULTIHEADER"></div>
<div id="bits-xc7v-PCIE_R-PCIE:AER_CAP_ON"></div>
<div id="bits-xc7v-PCIE_R-PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:ALLOW_X8_GEN2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:CMD_INTX_IMPLEMENTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_ARI_FORWARDING_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_CAS128_COMPLETER_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_LTR_MECHANISM_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_EXT_TAG_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_ROLE_BASED_ERROR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CONTROL_EXT_TAG_DEFAULT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DISABLE_ASPM_L1_TIMER"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DISABLE_BAR_FILTERING"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DISABLE_ERR_MSG"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DISABLE_ID_CHECK"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DISABLE_LANE_REVERSAL"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DISABLE_LOCKED_FILTER"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DISABLE_PPM_FILTER"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DISABLE_RX_POISONED_RESP"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DISABLE_RX_TC_FILTER"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DISABLE_SCRAMBLING"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DSN_CAP_ON"></div>
<div id="bits-xc7v-PCIE_R-PCIE:ENABLE_RX_TD_ECRC_TRIM"></div>
<div id="bits-xc7v-PCIE_R-PCIE:ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:ENTER_RVRY_EI_L0"></div>
<div id="bits-xc7v-PCIE_R-PCIE:EXIT_LOOPBACK_ON_EI"></div>
<div id="bits-xc7v-PCIE_R-PCIE:INTERRUPT_STAT_AUTO"></div>
<div id="bits-xc7v-PCIE_R-PCIE:IS_SWITCH"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_ASPM_OPTIONALITY"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_RSVD_23"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CONTROL_RCB"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CTRL2_DEEMPHASIS"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT_EN"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT_EN"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MPS_FORCE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ON"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSI_CAP_MULTIMSG_EXTENSION"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSI_CAP_ON"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PCIE_CAP_ON"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PCIE_CAP_SLOT_IMPLEMENTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PL_FAST_TRAIN"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT_EN"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_ASPM_FASTEXIT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_D1SUPPORT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_D2SUPPORT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_DSI"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_ON"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_PME_CLOCK"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_RSVD_04"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CSR_B2B3"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CSR_BPCCEN"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CSR_NOSOFTRST"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_MF"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ON"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RECRC_CHK_TRIM"></div>
<div id="bits-xc7v-PCIE_R-PCIE:ROOT_CAP_CRS_SW_VISIBILITY"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SELECT_DLL_IF"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_ATT_BUTTON_PRESENT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_HOTPLUG_CAPABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_HOTPLUG_SURPRISE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_MRL_SENSOR_PRESENT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BIT0"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BIT1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BIT2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BIT3"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BIT4"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BIT5"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BIT6"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BIT7"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BIT8"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SSL_MESSAGE_AUTO"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TECRC_EP_INV"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TEST_MODE_PIN_CHAR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TL_RBYPASS"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TL_RX_RAM_RADDR_LATENCY"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TL_RX_RAM_WRITE_LATENCY"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TL_TFC_DISABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TL_TX_CHECKS_DISABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TL_TX_RAM_RADDR_LATENCY"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TL_TX_RAM_WRITE_LATENCY"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TRN_DW"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TRN_NP_FC"></div>
<div id="bits-xc7v-PCIE_R-PCIE:UPCONFIG_CAPABLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:UPSTREAM_FACING"></div>
<div id="bits-xc7v-PCIE_R-PCIE:UR_ATOMIC"></div>
<div id="bits-xc7v-PCIE_R-PCIE:UR_CFG1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:UR_INV_REQ"></div>
<div id="bits-xc7v-PCIE_R-PCIE:UR_PRS_RESPONSE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:USER_CLK2_DIV2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:USE_RID_PINS"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC0_CPL_INFINITE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC_CAP_ON"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VSEC_CAP_IS_LINK_VISIBLE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ON"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_ECRC_CHECK_CAPABLE</th><th>[0, 28, 0]</th></tr>
<tr><th>PCIE:AER_CAP_ECRC_GEN_CAPABLE</th><th>[0, 29, 0]</th></tr>
<tr><th>PCIE:AER_CAP_MULTIHEADER</th><th>[1, 28, 4]</th></tr>
<tr><th>PCIE:AER_CAP_ON</th><th>[0, 28, 38]</th></tr>
<tr><th>PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE</th><th>[0, 28, 16]</th></tr>
<tr><th>PCIE:ALLOW_X8_GEN2</th><th>[16, 28, 32]</th></tr>
<tr><th>PCIE:CMD_INTX_IMPLEMENTED</th><th>[4, 28, 12]</th></tr>
<tr><th>PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED</th><th>[4, 29, 12]</th></tr>
<tr><th>PCIE:DEV_CAP2_ARI_FORWARDING_SUPPORTED</th><th>[4, 28, 15]</th></tr>
<tr><th>PCIE:DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED</th><th>[4, 28, 16]</th></tr>
<tr><th>PCIE:DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED</th><th>[4, 29, 16]</th></tr>
<tr><th>PCIE:DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED</th><th>[4, 29, 15]</th></tr>
<tr><th>PCIE:DEV_CAP2_CAS128_COMPLETER_SUPPORTED</th><th>[4, 28, 17]</th></tr>
<tr><th>PCIE:DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED</th><th>[4, 28, 20]</th></tr>
<tr><th>PCIE:DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED</th><th>[4, 29, 19]</th></tr>
<tr><th>PCIE:DEV_CAP2_LTR_MECHANISM_SUPPORTED</th><th>[4, 28, 18]</th></tr>
<tr><th>PCIE:DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING</th><th>[4, 29, 17]</th></tr>
<tr><th>PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE</th><th>[4, 28, 22]</th></tr>
<tr><th>PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE</th><th>[4, 29, 22]</th></tr>
<tr><th>PCIE:DEV_CAP_EXT_TAG_SUPPORTED</th><th>[4, 28, 27]</th></tr>
<tr><th>PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</th><th>[4, 29, 27]</th></tr>
<tr><th>PCIE:DEV_CAP_ROLE_BASED_ERROR</th><th>[4, 29, 30]</th></tr>
<tr><th>PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED</th><th>[4, 28, 36]</th></tr>
<tr><th>PCIE:DEV_CONTROL_EXT_TAG_DEFAULT</th><th>[4, 29, 36]</th></tr>
<tr><th>PCIE:DISABLE_ASPM_L1_TIMER</th><th>[16, 28, 40]</th></tr>
<tr><th>PCIE:DISABLE_BAR_FILTERING</th><th>[16, 29, 40]</th></tr>
<tr><th>PCIE:DISABLE_ERR_MSG</th><th>[17, 29, 5]</th></tr>
<tr><th>PCIE:DISABLE_ID_CHECK</th><th>[16, 28, 41]</th></tr>
<tr><th>PCIE:DISABLE_LANE_REVERSAL</th><th>[16, 29, 1]</th></tr>
<tr><th>PCIE:DISABLE_LOCKED_FILTER</th><th>[17, 29, 4]</th></tr>
<tr><th>PCIE:DISABLE_PPM_FILTER</th><th>[17, 28, 4]</th></tr>
<tr><th>PCIE:DISABLE_RX_POISONED_RESP</th><th>[16, 28, 42]</th></tr>
<tr><th>PCIE:DISABLE_RX_TC_FILTER</th><th>[16, 29, 41]</th></tr>
<tr><th>PCIE:DISABLE_SCRAMBLING</th><th>[16, 28, 2]</th></tr>
<tr><th>PCIE:DSN_CAP_ON</th><th>[5, 28, 14]</th></tr>
<tr><th>PCIE:ENABLE_RX_TD_ECRC_TRIM</th><th>[17, 28, 0]</th></tr>
<tr><th>PCIE:ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED</th><th>[4, 29, 21]</th></tr>
<tr><th>PCIE:ENTER_RVRY_EI_L0</th><th>[16, 29, 2]</th></tr>
<tr><th>PCIE:EXIT_LOOPBACK_ON_EI</th><th>[16, 29, 35]</th></tr>
<tr><th>PCIE:INTERRUPT_STAT_AUTO</th><th>[5, 28, 40]</th></tr>
<tr><th>PCIE:IS_SWITCH</th><th>[5, 29, 40]</th></tr>
<tr><th>PCIE:LINK_CAP_ASPM_OPTIONALITY</th><th>[6, 28, 15]</th></tr>
<tr><th>PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT</th><th>[5, 28, 47]</th></tr>
<tr><th>PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP</th><th>[5, 29, 47]</th></tr>
<tr><th>PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP</th><th>[6, 29, 12]</th></tr>
<tr><th>PCIE:LINK_CAP_RSVD_23</th><th>[6, 29, 15]</th></tr>
<tr><th>PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE</th><th>[6, 28, 16]</th></tr>
<tr><th>PCIE:LINK_CONTROL_RCB</th><th>[6, 29, 16]</th></tr>
<tr><th>PCIE:LINK_CTRL2_DEEMPHASIS</th><th>[6, 28, 17]</th></tr>
<tr><th>PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE</th><th>[6, 29, 17]</th></tr>
<tr><th>PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG</th><th>[6, 28, 20]</th></tr>
<tr><th>PCIE:LL_ACK_TIMEOUT_EN</th><th>[15, 29, 15]</th></tr>
<tr><th>PCIE:LL_REPLAY_TIMEOUT_EN</th><th>[15, 29, 31]</th></tr>
<tr><th>PCIE:MPS_FORCE</th><th>[6, 29, 20]</th></tr>
<tr><th>PCIE:MSIX_CAP_ON</th><th>[7, 28, 12]</th></tr>
<tr><th>PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE</th><th>[6, 28, 28]</th></tr>
<tr><th>PCIE:MSI_CAP_MULTIMSG_EXTENSION</th><th>[6, 28, 36]</th></tr>
<tr><th>PCIE:MSI_CAP_ON</th><th>[6, 28, 44]</th></tr>
<tr><th>PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE</th><th>[6, 29, 44]</th></tr>
<tr><th>PCIE:PCIE_CAP_ON</th><th>[8, 28, 24]</th></tr>
<tr><th>PCIE:PCIE_CAP_SLOT_IMPLEMENTED</th><th>[8, 29, 25]</th></tr>
<tr><th>PCIE:PL_FAST_TRAIN</th><th>[16, 28, 34]</th></tr>
<tr><th>PCIE:PM_ASPML0S_TIMEOUT_EN</th><th>[15, 29, 47]</th></tr>
<tr><th>PCIE:PM_ASPM_FASTEXIT</th><th>[16, 28, 1]</th></tr>
<tr><th>PCIE:PM_CAP_D1SUPPORT</th><th>[8, 29, 33]</th></tr>
<tr><th>PCIE:PM_CAP_D2SUPPORT</th><th>[8, 28, 34]</th></tr>
<tr><th>PCIE:PM_CAP_DSI</th><th>[8, 29, 34]</th></tr>
<tr><th>PCIE:PM_CAP_ON</th><th>[8, 28, 44]</th></tr>
<tr><th>PCIE:PM_CAP_PME_CLOCK</th><th>[8, 29, 44]</th></tr>
<tr><th>PCIE:PM_CAP_RSVD_04</th><th>[8, 29, 47]</th></tr>
<tr><th>PCIE:PM_CSR_B2B3</th><th>[9, 29, 1]</th></tr>
<tr><th>PCIE:PM_CSR_BPCCEN</th><th>[9, 28, 2]</th></tr>
<tr><th>PCIE:PM_CSR_NOSOFTRST</th><th>[9, 29, 2]</th></tr>
<tr><th>PCIE:PM_MF</th><th>[17, 28, 6]</th></tr>
<tr><th>PCIE:RBAR_CAP_ON</th><th>[10, 28, 14]</th></tr>
<tr><th>PCIE:RECRC_CHK_TRIM</th><th>[18, 28, 15]</th></tr>
<tr><th>PCIE:ROOT_CAP_CRS_SW_VISIBILITY</th><th>[13, 29, 10]</th></tr>
<tr><th>PCIE:SELECT_DLL_IF</th><th>[13, 28, 11]</th></tr>
<tr><th>PCIE:SLOT_CAP_ATT_BUTTON_PRESENT</th><th>[13, 29, 11]</th></tr>
<tr><th>PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT</th><th>[13, 28, 12]</th></tr>
<tr><th>PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT</th><th>[13, 29, 12]</th></tr>
<tr><th>PCIE:SLOT_CAP_HOTPLUG_CAPABLE</th><th>[13, 28, 13]</th></tr>
<tr><th>PCIE:SLOT_CAP_HOTPLUG_SURPRISE</th><th>[13, 29, 13]</th></tr>
<tr><th>PCIE:SLOT_CAP_MRL_SENSOR_PRESENT</th><th>[13, 28, 14]</th></tr>
<tr><th>PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT</th><th>[13, 29, 14]</th></tr>
<tr><th>PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT</th><th>[13, 29, 22]</th></tr>
<tr><th>PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT</th><th>[13, 28, 23]</th></tr>
<tr><th>PCIE:SPARE_BIT0</th><th>[18, 29, 24]</th></tr>
<tr><th>PCIE:SPARE_BIT1</th><th>[18, 28, 25]</th></tr>
<tr><th>PCIE:SPARE_BIT2</th><th>[18, 29, 25]</th></tr>
<tr><th>PCIE:SPARE_BIT3</th><th>[18, 28, 26]</th></tr>
<tr><th>PCIE:SPARE_BIT4</th><th>[18, 29, 26]</th></tr>
<tr><th>PCIE:SPARE_BIT5</th><th>[18, 28, 27]</th></tr>
<tr><th>PCIE:SPARE_BIT6</th><th>[18, 29, 27]</th></tr>
<tr><th>PCIE:SPARE_BIT7</th><th>[18, 28, 28]</th></tr>
<tr><th>PCIE:SPARE_BIT8</th><th>[18, 29, 28]</th></tr>
<tr><th>PCIE:SSL_MESSAGE_AUTO</th><th>[13, 28, 29]</th></tr>
<tr><th>PCIE:TECRC_EP_INV</th><th>[18, 29, 15]</th></tr>
<tr><th>PCIE:TEST_MODE_PIN_CHAR</th><th>[18, 28, 24]</th></tr>
<tr><th>PCIE:TL_RBYPASS</th><th>[17, 29, 3]</th></tr>
<tr><th>PCIE:TL_RX_RAM_RADDR_LATENCY</th><th>[17, 29, 0]</th></tr>
<tr><th>PCIE:TL_RX_RAM_WRITE_LATENCY</th><th>[17, 28, 2]</th></tr>
<tr><th>PCIE:TL_TFC_DISABLE</th><th>[17, 29, 2]</th></tr>
<tr><th>PCIE:TL_TX_CHECKS_DISABLE</th><th>[17, 28, 3]</th></tr>
<tr><th>PCIE:TL_TX_RAM_RADDR_LATENCY</th><th>[17, 29, 6]</th></tr>
<tr><th>PCIE:TL_TX_RAM_WRITE_LATENCY</th><th>[17, 28, 8]</th></tr>
<tr><th>PCIE:TRN_DW</th><th>[18, 28, 19]</th></tr>
<tr><th>PCIE:TRN_NP_FC</th><th>[18, 29, 19]</th></tr>
<tr><th>PCIE:UPCONFIG_CAPABLE</th><th>[16, 29, 34]</th></tr>
<tr><th>PCIE:UPSTREAM_FACING</th><th>[16, 28, 35]</th></tr>
<tr><th>PCIE:UR_ATOMIC</th><th>[18, 28, 18]</th></tr>
<tr><th>PCIE:UR_CFG1</th><th>[18, 29, 18]</th></tr>
<tr><th>PCIE:UR_INV_REQ</th><th>[18, 28, 17]</th></tr>
<tr><th>PCIE:UR_PRS_RESPONSE</th><th>[18, 29, 17]</th></tr>
<tr><th>PCIE:USER_CLK2_DIV2</th><th>[18, 28, 20]</th></tr>
<tr><th>PCIE:USE_RID_PINS</th><th>[17, 28, 5]</th></tr>
<tr><th>PCIE:VC0_CPL_INFINITE</th><th>[17, 29, 10]</th></tr>
<tr><th>PCIE:VC_CAP_ON</th><th>[13, 28, 46]</th></tr>
<tr><th>PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS</th><th>[14, 28, 8]</th></tr>
<tr><th>PCIE:VSEC_CAP_IS_LINK_VISIBLE</th><th>[14, 28, 40]</th></tr>
<tr><th>PCIE:VSEC_CAP_ON</th><th>[14, 29, 46]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:AER_CAP_ID"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DSN_CAP_ID"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_ID"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC_CAP_ID"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_ID"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VSEC_CAP_ID"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_ID</th><th>[0, 29, 15]</th><th>[0, 28, 15]</th><th>[0, 29, 14]</th><th>[0, 28, 14]</th><th>[0, 29, 13]</th><th>[0, 28, 13]</th><th>[0, 29, 12]</th><th>[0, 28, 12]</th><th>[0, 29, 11]</th><th>[0, 28, 11]</th><th>[0, 29, 10]</th><th>[0, 28, 10]</th><th>[0, 29, 9]</th><th>[0, 28, 9]</th><th>[0, 29, 8]</th><th>[0, 28, 8]</th></tr>
<tr><th>PCIE:DSN_CAP_ID</th><th>[5, 29, 7]</th><th>[5, 28, 7]</th><th>[5, 29, 6]</th><th>[5, 28, 6]</th><th>[5, 29, 5]</th><th>[5, 28, 5]</th><th>[5, 29, 4]</th><th>[5, 28, 4]</th><th>[5, 29, 3]</th><th>[5, 28, 3]</th><th>[5, 29, 2]</th><th>[5, 28, 2]</th><th>[5, 29, 1]</th><th>[5, 28, 1]</th><th>[5, 29, 0]</th><th>[5, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_ID</th><th>[10, 29, 23]</th><th>[10, 28, 23]</th><th>[10, 29, 22]</th><th>[10, 28, 22]</th><th>[10, 29, 21]</th><th>[10, 28, 21]</th><th>[10, 29, 20]</th><th>[10, 28, 20]</th><th>[10, 29, 19]</th><th>[10, 28, 19]</th><th>[10, 29, 18]</th><th>[10, 28, 18]</th><th>[10, 29, 17]</th><th>[10, 28, 17]</th><th>[10, 29, 16]</th><th>[10, 28, 16]</th></tr>
<tr><th>PCIE:VC_CAP_ID</th><th>[14, 29, 7]</th><th>[14, 28, 7]</th><th>[14, 29, 6]</th><th>[14, 28, 6]</th><th>[14, 29, 5]</th><th>[14, 28, 5]</th><th>[14, 29, 4]</th><th>[14, 28, 4]</th><th>[14, 29, 3]</th><th>[14, 28, 3]</th><th>[14, 29, 2]</th><th>[14, 28, 2]</th><th>[14, 29, 1]</th><th>[14, 28, 1]</th><th>[14, 29, 0]</th><th>[14, 28, 0]</th></tr>
<tr><th>PCIE:VSEC_CAP_HDR_ID</th><th>[14, 29, 23]</th><th>[14, 28, 23]</th><th>[14, 29, 22]</th><th>[14, 28, 22]</th><th>[14, 29, 21]</th><th>[14, 28, 21]</th><th>[14, 29, 20]</th><th>[14, 28, 20]</th><th>[14, 29, 19]</th><th>[14, 28, 19]</th><th>[14, 29, 18]</th><th>[14, 28, 18]</th><th>[14, 29, 17]</th><th>[14, 28, 17]</th><th>[14, 29, 16]</th><th>[14, 28, 16]</th></tr>
<tr><th>PCIE:VSEC_CAP_ID</th><th>[14, 29, 39]</th><th>[14, 28, 39]</th><th>[14, 29, 38]</th><th>[14, 28, 38]</th><th>[14, 29, 37]</th><th>[14, 28, 37]</th><th>[14, 29, 36]</th><th>[14, 28, 36]</th><th>[14, 29, 35]</th><th>[14, 28, 35]</th><th>[14, 29, 34]</th><th>[14, 28, 34]</th><th>[14, 29, 33]</th><th>[14, 28, 33]</th><th>[14, 29, 32]</th><th>[14, 28, 32]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:AER_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:AER_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DSN_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DSN_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VSEC_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_LENGTH"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VSEC_CAP_NEXTPTR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_BASE_PTR</th><th>[0, 29, 29]</th><th>[0, 28, 29]</th><th>[0, 29, 28]</th><th>[0, 28, 28]</th><th>[0, 29, 27]</th><th>[0, 28, 27]</th><th>[0, 29, 26]</th><th>[0, 28, 26]</th><th>[0, 29, 25]</th><th>[0, 28, 25]</th><th>[0, 29, 24]</th><th>[0, 28, 24]</th></tr>
<tr><th>PCIE:AER_CAP_NEXTPTR</th><th>[0, 29, 37]</th><th>[0, 28, 37]</th><th>[0, 29, 36]</th><th>[0, 28, 36]</th><th>[0, 29, 35]</th><th>[0, 28, 35]</th><th>[0, 29, 34]</th><th>[0, 28, 34]</th><th>[0, 29, 33]</th><th>[0, 28, 33]</th><th>[0, 29, 32]</th><th>[0, 28, 32]</th></tr>
<tr><th>PCIE:DSN_BASE_PTR</th><th>[4, 29, 45]</th><th>[4, 28, 45]</th><th>[4, 29, 44]</th><th>[4, 28, 44]</th><th>[4, 29, 43]</th><th>[4, 28, 43]</th><th>[4, 29, 42]</th><th>[4, 28, 42]</th><th>[4, 29, 41]</th><th>[4, 28, 41]</th><th>[4, 29, 40]</th><th>[4, 28, 40]</th></tr>
<tr><th>PCIE:DSN_CAP_NEXTPTR</th><th>[5, 29, 13]</th><th>[5, 28, 13]</th><th>[5, 29, 12]</th><th>[5, 28, 12]</th><th>[5, 29, 11]</th><th>[5, 28, 11]</th><th>[5, 29, 10]</th><th>[5, 28, 10]</th><th>[5, 29, 9]</th><th>[5, 28, 9]</th><th>[5, 29, 8]</th><th>[5, 28, 8]</th></tr>
<tr><th>PCIE:RBAR_BASE_PTR</th><th>[10, 29, 5]</th><th>[10, 28, 5]</th><th>[10, 29, 4]</th><th>[10, 28, 4]</th><th>[10, 29, 3]</th><th>[10, 28, 3]</th><th>[10, 29, 2]</th><th>[10, 28, 2]</th><th>[10, 29, 1]</th><th>[10, 28, 1]</th><th>[10, 29, 0]</th><th>[10, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_NEXTPTR</th><th>[10, 29, 13]</th><th>[10, 28, 13]</th><th>[10, 29, 12]</th><th>[10, 28, 12]</th><th>[10, 29, 11]</th><th>[10, 28, 11]</th><th>[10, 29, 10]</th><th>[10, 28, 10]</th><th>[10, 29, 9]</th><th>[10, 28, 9]</th><th>[10, 29, 8]</th><th>[10, 28, 8]</th></tr>
<tr><th>PCIE:VC_BASE_PTR</th><th>[13, 29, 37]</th><th>[13, 28, 37]</th><th>[13, 29, 36]</th><th>[13, 28, 36]</th><th>[13, 29, 35]</th><th>[13, 28, 35]</th><th>[13, 29, 34]</th><th>[13, 28, 34]</th><th>[13, 29, 33]</th><th>[13, 28, 33]</th><th>[13, 29, 32]</th><th>[13, 28, 32]</th></tr>
<tr><th>PCIE:VC_CAP_NEXTPTR</th><th>[13, 29, 45]</th><th>[13, 28, 45]</th><th>[13, 29, 44]</th><th>[13, 28, 44]</th><th>[13, 29, 43]</th><th>[13, 28, 43]</th><th>[13, 29, 42]</th><th>[13, 28, 42]</th><th>[13, 29, 41]</th><th>[13, 28, 41]</th><th>[13, 29, 40]</th><th>[13, 28, 40]</th></tr>
<tr><th>PCIE:VSEC_BASE_PTR</th><th>[14, 28, 14]</th><th>[14, 29, 13]</th><th>[14, 28, 13]</th><th>[14, 29, 12]</th><th>[14, 28, 12]</th><th>[14, 29, 11]</th><th>[14, 28, 11]</th><th>[14, 29, 10]</th><th>[14, 28, 10]</th><th>[14, 29, 9]</th><th>[14, 28, 9]</th><th>[14, 29, 8]</th></tr>
<tr><th>PCIE:VSEC_CAP_HDR_LENGTH</th><th>[14, 29, 29]</th><th>[14, 28, 29]</th><th>[14, 29, 28]</th><th>[14, 28, 28]</th><th>[14, 29, 27]</th><th>[14, 28, 27]</th><th>[14, 29, 26]</th><th>[14, 28, 26]</th><th>[14, 29, 25]</th><th>[14, 28, 25]</th><th>[14, 29, 24]</th><th>[14, 28, 24]</th></tr>
<tr><th>PCIE:VSEC_CAP_NEXTPTR</th><th>[14, 28, 46]</th><th>[14, 29, 45]</th><th>[14, 28, 45]</th><th>[14, 29, 44]</th><th>[14, 28, 44]</th><th>[14, 29, 43]</th><th>[14, 28, 43]</th><th>[14, 29, 42]</th><th>[14, 28, 42]</th><th>[14, 29, 41]</th><th>[14, 28, 41]</th><th>[14, 29, 40]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:CLASS_CODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_OPTIONAL_ERR_SUPPORT</th><th>[1, 29, 3]</th><th>[1, 28, 3]</th><th>[1, 29, 2]</th><th>[1, 28, 2]</th><th>[1, 29, 1]</th><th>[1, 28, 1]</th><th>[1, 29, 0]</th><th>[1, 28, 0]</th><th>[0, 29, 47]</th><th>[0, 28, 47]</th><th>[0, 29, 46]</th><th>[0, 28, 46]</th><th>[0, 29, 45]</th><th>[0, 28, 45]</th><th>[0, 29, 44]</th><th>[0, 28, 44]</th><th>[0, 29, 43]</th><th>[0, 28, 43]</th><th>[0, 29, 42]</th><th>[0, 28, 42]</th><th>[0, 29, 41]</th><th>[0, 28, 41]</th><th>[0, 29, 40]</th><th>[0, 28, 40]</th></tr>
<tr><th>PCIE:CLASS_CODE</th><th>[4, 29, 11]</th><th>[4, 28, 11]</th><th>[4, 29, 10]</th><th>[4, 28, 10]</th><th>[4, 29, 9]</th><th>[4, 28, 9]</th><th>[4, 29, 8]</th><th>[4, 28, 8]</th><th>[4, 29, 7]</th><th>[4, 28, 7]</th><th>[4, 29, 6]</th><th>[4, 28, 6]</th><th>[4, 29, 5]</th><th>[4, 28, 5]</th><th>[4, 29, 4]</th><th>[4, 28, 4]</th><th>[4, 29, 3]</th><th>[4, 28, 3]</th><th>[4, 29, 2]</th><th>[4, 28, 2]</th><th>[4, 29, 1]</th><th>[4, 28, 1]</th><th>[4, 29, 0]</th><th>[4, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:AER_CAP_VERSION"></div>
<div id="bits-xc7v-PCIE_R-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DSN_CAP_VERSION"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_SPEED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CTRL2_TARGET_LINK_SPEED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_VERSION"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PCIE_CAP_DEVICE_PORT_TYPE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PCIE_REVISION"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_VERSION"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC_CAP_VERSION"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VSEC_CAP_HDR_REVISION"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VSEC_CAP_VERSION"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_VERSION</th><th>[0, 28, 18]</th><th>[0, 29, 17]</th><th>[0, 28, 17]</th><th>[0, 29, 16]</th></tr>
<tr><th>PCIE:CPL_TIMEOUT_RANGES_SUPPORTED</th><th>[4, 29, 14]</th><th>[4, 28, 14]</th><th>[4, 29, 13]</th><th>[4, 28, 13]</th></tr>
<tr><th>PCIE:DSN_CAP_VERSION</th><th>[5, 29, 17]</th><th>[5, 28, 17]</th><th>[5, 29, 16]</th><th>[5, 28, 16]</th></tr>
<tr><th>PCIE:LINK_CAP_MAX_LINK_SPEED</th><th>[6, 29, 14]</th><th>[6, 28, 14]</th><th>[6, 29, 13]</th><th>[6, 28, 13]</th></tr>
<tr><th>PCIE:LINK_CTRL2_TARGET_LINK_SPEED</th><th>[6, 29, 19]</th><th>[6, 28, 19]</th><th>[6, 29, 18]</th><th>[6, 28, 18]</th></tr>
<tr><th>PCIE:PCIE_CAP_CAPABILITY_VERSION</th><th>[8, 29, 17]</th><th>[8, 28, 17]</th><th>[8, 29, 16]</th><th>[8, 28, 16]</th></tr>
<tr><th>PCIE:PCIE_CAP_DEVICE_PORT_TYPE</th><th>[8, 29, 19]</th><th>[8, 28, 19]</th><th>[8, 29, 18]</th><th>[8, 28, 18]</th></tr>
<tr><th>PCIE:PCIE_REVISION</th><th>[8, 29, 27]</th><th>[8, 28, 27]</th><th>[8, 29, 26]</th><th>[8, 28, 26]</th></tr>
<tr><th>PCIE:RBAR_CAP_VERSION</th><th>[10, 29, 25]</th><th>[10, 28, 25]</th><th>[10, 29, 24]</th><th>[10, 28, 24]</th></tr>
<tr><th>PCIE:VC_CAP_VERSION</th><th>[17, 28, 10]</th><th>[17, 29, 9]</th><th>[17, 28, 9]</th><th>[17, 29, 8]</th></tr>
<tr><th>PCIE:VSEC_CAP_HDR_REVISION</th><th>[14, 29, 31]</th><th>[14, 28, 31]</th><th>[14, 29, 30]</th><th>[14, 28, 30]</th></tr>
<tr><th>PCIE:VSEC_CAP_VERSION</th><th>[15, 29, 1]</th><th>[15, 28, 1]</th><th>[15, 29, 0]</th><th>[15, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:BAR0"></div>
<div id="bits-xc7v-PCIE_R-PCIE:BAR1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:BAR2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:BAR3"></div>
<div id="bits-xc7v-PCIE_R-PCIE:BAR4"></div>
<div id="bits-xc7v-PCIE_R-PCIE:BAR5"></div>
<div id="bits-xc7v-PCIE_R-PCIE:CARDBUS_CIS_POINTER"></div>
<div id="bits-xc7v-PCIE_R-PCIE:EXPANSION_ROM"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP0"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP3"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP4"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_SUP5"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_WORD0"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_WORD1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_WORD2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_WORD3"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:BAR0</th><th>[1, 29, 23]</th><th>[1, 28, 23]</th><th>[1, 29, 22]</th><th>[1, 28, 22]</th><th>[1, 29, 21]</th><th>[1, 28, 21]</th><th>[1, 29, 20]</th><th>[1, 28, 20]</th><th>[1, 29, 19]</th><th>[1, 28, 19]</th><th>[1, 29, 18]</th><th>[1, 28, 18]</th><th>[1, 29, 17]</th><th>[1, 28, 17]</th><th>[1, 29, 16]</th><th>[1, 28, 16]</th><th>[1, 29, 15]</th><th>[1, 28, 15]</th><th>[1, 29, 14]</th><th>[1, 28, 14]</th><th>[1, 29, 13]</th><th>[1, 28, 13]</th><th>[1, 29, 12]</th><th>[1, 28, 12]</th><th>[1, 29, 11]</th><th>[1, 28, 11]</th><th>[1, 29, 10]</th><th>[1, 28, 10]</th><th>[1, 29, 9]</th><th>[1, 28, 9]</th><th>[1, 29, 8]</th><th>[1, 28, 8]</th></tr>
<tr><th>PCIE:BAR1</th><th>[1, 29, 39]</th><th>[1, 28, 39]</th><th>[1, 29, 38]</th><th>[1, 28, 38]</th><th>[1, 29, 37]</th><th>[1, 28, 37]</th><th>[1, 29, 36]</th><th>[1, 28, 36]</th><th>[1, 29, 35]</th><th>[1, 28, 35]</th><th>[1, 29, 34]</th><th>[1, 28, 34]</th><th>[1, 29, 33]</th><th>[1, 28, 33]</th><th>[1, 29, 32]</th><th>[1, 28, 32]</th><th>[1, 29, 31]</th><th>[1, 28, 31]</th><th>[1, 29, 30]</th><th>[1, 28, 30]</th><th>[1, 29, 29]</th><th>[1, 28, 29]</th><th>[1, 29, 28]</th><th>[1, 28, 28]</th><th>[1, 29, 27]</th><th>[1, 28, 27]</th><th>[1, 29, 26]</th><th>[1, 28, 26]</th><th>[1, 29, 25]</th><th>[1, 28, 25]</th><th>[1, 29, 24]</th><th>[1, 28, 24]</th></tr>
<tr><th>PCIE:BAR2</th><th>[2, 29, 7]</th><th>[2, 28, 7]</th><th>[2, 29, 6]</th><th>[2, 28, 6]</th><th>[2, 29, 5]</th><th>[2, 28, 5]</th><th>[2, 29, 4]</th><th>[2, 28, 4]</th><th>[2, 29, 3]</th><th>[2, 28, 3]</th><th>[2, 29, 2]</th><th>[2, 28, 2]</th><th>[2, 29, 1]</th><th>[2, 28, 1]</th><th>[2, 29, 0]</th><th>[2, 28, 0]</th><th>[1, 29, 47]</th><th>[1, 28, 47]</th><th>[1, 29, 46]</th><th>[1, 28, 46]</th><th>[1, 29, 45]</th><th>[1, 28, 45]</th><th>[1, 29, 44]</th><th>[1, 28, 44]</th><th>[1, 29, 43]</th><th>[1, 28, 43]</th><th>[1, 29, 42]</th><th>[1, 28, 42]</th><th>[1, 29, 41]</th><th>[1, 28, 41]</th><th>[1, 29, 40]</th><th>[1, 28, 40]</th></tr>
<tr><th>PCIE:BAR3</th><th>[2, 29, 23]</th><th>[2, 28, 23]</th><th>[2, 29, 22]</th><th>[2, 28, 22]</th><th>[2, 29, 21]</th><th>[2, 28, 21]</th><th>[2, 29, 20]</th><th>[2, 28, 20]</th><th>[2, 29, 19]</th><th>[2, 28, 19]</th><th>[2, 29, 18]</th><th>[2, 28, 18]</th><th>[2, 29, 17]</th><th>[2, 28, 17]</th><th>[2, 29, 16]</th><th>[2, 28, 16]</th><th>[2, 29, 15]</th><th>[2, 28, 15]</th><th>[2, 29, 14]</th><th>[2, 28, 14]</th><th>[2, 29, 13]</th><th>[2, 28, 13]</th><th>[2, 29, 12]</th><th>[2, 28, 12]</th><th>[2, 29, 11]</th><th>[2, 28, 11]</th><th>[2, 29, 10]</th><th>[2, 28, 10]</th><th>[2, 29, 9]</th><th>[2, 28, 9]</th><th>[2, 29, 8]</th><th>[2, 28, 8]</th></tr>
<tr><th>PCIE:BAR4</th><th>[2, 29, 39]</th><th>[2, 28, 39]</th><th>[2, 29, 38]</th><th>[2, 28, 38]</th><th>[2, 29, 37]</th><th>[2, 28, 37]</th><th>[2, 29, 36]</th><th>[2, 28, 36]</th><th>[2, 29, 35]</th><th>[2, 28, 35]</th><th>[2, 29, 34]</th><th>[2, 28, 34]</th><th>[2, 29, 33]</th><th>[2, 28, 33]</th><th>[2, 29, 32]</th><th>[2, 28, 32]</th><th>[2, 29, 31]</th><th>[2, 28, 31]</th><th>[2, 29, 30]</th><th>[2, 28, 30]</th><th>[2, 29, 29]</th><th>[2, 28, 29]</th><th>[2, 29, 28]</th><th>[2, 28, 28]</th><th>[2, 29, 27]</th><th>[2, 28, 27]</th><th>[2, 29, 26]</th><th>[2, 28, 26]</th><th>[2, 29, 25]</th><th>[2, 28, 25]</th><th>[2, 29, 24]</th><th>[2, 28, 24]</th></tr>
<tr><th>PCIE:BAR5</th><th>[3, 29, 7]</th><th>[3, 28, 7]</th><th>[3, 29, 6]</th><th>[3, 28, 6]</th><th>[3, 29, 5]</th><th>[3, 28, 5]</th><th>[3, 29, 4]</th><th>[3, 28, 4]</th><th>[3, 29, 3]</th><th>[3, 28, 3]</th><th>[3, 29, 2]</th><th>[3, 28, 2]</th><th>[3, 29, 1]</th><th>[3, 28, 1]</th><th>[3, 29, 0]</th><th>[3, 28, 0]</th><th>[2, 29, 47]</th><th>[2, 28, 47]</th><th>[2, 29, 46]</th><th>[2, 28, 46]</th><th>[2, 29, 45]</th><th>[2, 28, 45]</th><th>[2, 29, 44]</th><th>[2, 28, 44]</th><th>[2, 29, 43]</th><th>[2, 28, 43]</th><th>[2, 29, 42]</th><th>[2, 28, 42]</th><th>[2, 29, 41]</th><th>[2, 28, 41]</th><th>[2, 29, 40]</th><th>[2, 28, 40]</th></tr>
<tr><th>PCIE:CARDBUS_CIS_POINTER</th><th>[3, 29, 47]</th><th>[3, 28, 47]</th><th>[3, 29, 46]</th><th>[3, 28, 46]</th><th>[3, 29, 45]</th><th>[3, 28, 45]</th><th>[3, 29, 44]</th><th>[3, 28, 44]</th><th>[3, 29, 43]</th><th>[3, 28, 43]</th><th>[3, 29, 42]</th><th>[3, 28, 42]</th><th>[3, 29, 41]</th><th>[3, 28, 41]</th><th>[3, 29, 40]</th><th>[3, 28, 40]</th><th>[3, 29, 39]</th><th>[3, 28, 39]</th><th>[3, 29, 38]</th><th>[3, 28, 38]</th><th>[3, 29, 37]</th><th>[3, 28, 37]</th><th>[3, 29, 36]</th><th>[3, 28, 36]</th><th>[3, 29, 35]</th><th>[3, 28, 35]</th><th>[3, 29, 34]</th><th>[3, 28, 34]</th><th>[3, 29, 33]</th><th>[3, 28, 33]</th><th>[3, 29, 32]</th><th>[3, 28, 32]</th></tr>
<tr><th>PCIE:EXPANSION_ROM</th><th>[3, 29, 23]</th><th>[3, 28, 23]</th><th>[3, 29, 22]</th><th>[3, 28, 22]</th><th>[3, 29, 21]</th><th>[3, 28, 21]</th><th>[3, 29, 20]</th><th>[3, 28, 20]</th><th>[3, 29, 19]</th><th>[3, 28, 19]</th><th>[3, 29, 18]</th><th>[3, 28, 18]</th><th>[3, 29, 17]</th><th>[3, 28, 17]</th><th>[3, 29, 16]</th><th>[3, 28, 16]</th><th>[3, 29, 15]</th><th>[3, 28, 15]</th><th>[3, 29, 14]</th><th>[3, 28, 14]</th><th>[3, 29, 13]</th><th>[3, 28, 13]</th><th>[3, 29, 12]</th><th>[3, 28, 12]</th><th>[3, 29, 11]</th><th>[3, 28, 11]</th><th>[3, 29, 10]</th><th>[3, 28, 10]</th><th>[3, 29, 9]</th><th>[3, 28, 9]</th><th>[3, 29, 8]</th><th>[3, 28, 8]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP0</th><th>[10, 29, 47]</th><th>[10, 28, 47]</th><th>[10, 29, 46]</th><th>[10, 28, 46]</th><th>[10, 29, 45]</th><th>[10, 28, 45]</th><th>[10, 29, 44]</th><th>[10, 28, 44]</th><th>[10, 29, 43]</th><th>[10, 28, 43]</th><th>[10, 29, 42]</th><th>[10, 28, 42]</th><th>[10, 29, 41]</th><th>[10, 28, 41]</th><th>[10, 29, 40]</th><th>[10, 28, 40]</th><th>[10, 29, 39]</th><th>[10, 28, 39]</th><th>[10, 29, 38]</th><th>[10, 28, 38]</th><th>[10, 29, 37]</th><th>[10, 28, 37]</th><th>[10, 29, 36]</th><th>[10, 28, 36]</th><th>[10, 29, 35]</th><th>[10, 28, 35]</th><th>[10, 29, 34]</th><th>[10, 28, 34]</th><th>[10, 29, 33]</th><th>[10, 28, 33]</th><th>[10, 29, 32]</th><th>[10, 28, 32]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP1</th><th>[11, 29, 15]</th><th>[11, 28, 15]</th><th>[11, 29, 14]</th><th>[11, 28, 14]</th><th>[11, 29, 13]</th><th>[11, 28, 13]</th><th>[11, 29, 12]</th><th>[11, 28, 12]</th><th>[11, 29, 11]</th><th>[11, 28, 11]</th><th>[11, 29, 10]</th><th>[11, 28, 10]</th><th>[11, 29, 9]</th><th>[11, 28, 9]</th><th>[11, 29, 8]</th><th>[11, 28, 8]</th><th>[11, 29, 7]</th><th>[11, 28, 7]</th><th>[11, 29, 6]</th><th>[11, 28, 6]</th><th>[11, 29, 5]</th><th>[11, 28, 5]</th><th>[11, 29, 4]</th><th>[11, 28, 4]</th><th>[11, 29, 3]</th><th>[11, 28, 3]</th><th>[11, 29, 2]</th><th>[11, 28, 2]</th><th>[11, 29, 1]</th><th>[11, 28, 1]</th><th>[11, 29, 0]</th><th>[11, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP2</th><th>[11, 29, 31]</th><th>[11, 28, 31]</th><th>[11, 29, 30]</th><th>[11, 28, 30]</th><th>[11, 29, 29]</th><th>[11, 28, 29]</th><th>[11, 29, 28]</th><th>[11, 28, 28]</th><th>[11, 29, 27]</th><th>[11, 28, 27]</th><th>[11, 29, 26]</th><th>[11, 28, 26]</th><th>[11, 29, 25]</th><th>[11, 28, 25]</th><th>[11, 29, 24]</th><th>[11, 28, 24]</th><th>[11, 29, 23]</th><th>[11, 28, 23]</th><th>[11, 29, 22]</th><th>[11, 28, 22]</th><th>[11, 29, 21]</th><th>[11, 28, 21]</th><th>[11, 29, 20]</th><th>[11, 28, 20]</th><th>[11, 29, 19]</th><th>[11, 28, 19]</th><th>[11, 29, 18]</th><th>[11, 28, 18]</th><th>[11, 29, 17]</th><th>[11, 28, 17]</th><th>[11, 29, 16]</th><th>[11, 28, 16]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP3</th><th>[11, 29, 47]</th><th>[11, 28, 47]</th><th>[11, 29, 46]</th><th>[11, 28, 46]</th><th>[11, 29, 45]</th><th>[11, 28, 45]</th><th>[11, 29, 44]</th><th>[11, 28, 44]</th><th>[11, 29, 43]</th><th>[11, 28, 43]</th><th>[11, 29, 42]</th><th>[11, 28, 42]</th><th>[11, 29, 41]</th><th>[11, 28, 41]</th><th>[11, 29, 40]</th><th>[11, 28, 40]</th><th>[11, 29, 39]</th><th>[11, 28, 39]</th><th>[11, 29, 38]</th><th>[11, 28, 38]</th><th>[11, 29, 37]</th><th>[11, 28, 37]</th><th>[11, 29, 36]</th><th>[11, 28, 36]</th><th>[11, 29, 35]</th><th>[11, 28, 35]</th><th>[11, 29, 34]</th><th>[11, 28, 34]</th><th>[11, 29, 33]</th><th>[11, 28, 33]</th><th>[11, 29, 32]</th><th>[11, 28, 32]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP4</th><th>[12, 29, 15]</th><th>[12, 28, 15]</th><th>[12, 29, 14]</th><th>[12, 28, 14]</th><th>[12, 29, 13]</th><th>[12, 28, 13]</th><th>[12, 29, 12]</th><th>[12, 28, 12]</th><th>[12, 29, 11]</th><th>[12, 28, 11]</th><th>[12, 29, 10]</th><th>[12, 28, 10]</th><th>[12, 29, 9]</th><th>[12, 28, 9]</th><th>[12, 29, 8]</th><th>[12, 28, 8]</th><th>[12, 29, 7]</th><th>[12, 28, 7]</th><th>[12, 29, 6]</th><th>[12, 28, 6]</th><th>[12, 29, 5]</th><th>[12, 28, 5]</th><th>[12, 29, 4]</th><th>[12, 28, 4]</th><th>[12, 29, 3]</th><th>[12, 28, 3]</th><th>[12, 29, 2]</th><th>[12, 28, 2]</th><th>[12, 29, 1]</th><th>[12, 28, 1]</th><th>[12, 29, 0]</th><th>[12, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_SUP5</th><th>[12, 29, 31]</th><th>[12, 28, 31]</th><th>[12, 29, 30]</th><th>[12, 28, 30]</th><th>[12, 29, 29]</th><th>[12, 28, 29]</th><th>[12, 29, 28]</th><th>[12, 28, 28]</th><th>[12, 29, 27]</th><th>[12, 28, 27]</th><th>[12, 29, 26]</th><th>[12, 28, 26]</th><th>[12, 29, 25]</th><th>[12, 28, 25]</th><th>[12, 29, 24]</th><th>[12, 28, 24]</th><th>[12, 29, 23]</th><th>[12, 28, 23]</th><th>[12, 29, 22]</th><th>[12, 28, 22]</th><th>[12, 29, 21]</th><th>[12, 28, 21]</th><th>[12, 29, 20]</th><th>[12, 28, 20]</th><th>[12, 29, 19]</th><th>[12, 28, 19]</th><th>[12, 29, 18]</th><th>[12, 28, 18]</th><th>[12, 29, 17]</th><th>[12, 28, 17]</th><th>[12, 29, 16]</th><th>[12, 28, 16]</th></tr>
<tr><th>PCIE:SPARE_WORD0</th><th>[19, 29, 15]</th><th>[19, 28, 15]</th><th>[19, 29, 14]</th><th>[19, 28, 14]</th><th>[19, 29, 13]</th><th>[19, 28, 13]</th><th>[19, 29, 12]</th><th>[19, 28, 12]</th><th>[19, 29, 11]</th><th>[19, 28, 11]</th><th>[19, 29, 10]</th><th>[19, 28, 10]</th><th>[19, 29, 9]</th><th>[19, 28, 9]</th><th>[19, 29, 8]</th><th>[19, 28, 8]</th><th>[19, 29, 7]</th><th>[19, 28, 7]</th><th>[19, 29, 6]</th><th>[19, 28, 6]</th><th>[19, 29, 5]</th><th>[19, 28, 5]</th><th>[19, 29, 4]</th><th>[19, 28, 4]</th><th>[19, 29, 3]</th><th>[19, 28, 3]</th><th>[19, 29, 2]</th><th>[19, 28, 2]</th><th>[19, 29, 1]</th><th>[19, 28, 1]</th><th>[19, 29, 0]</th><th>[19, 28, 0]</th></tr>
<tr><th>PCIE:SPARE_WORD1</th><th>[19, 29, 31]</th><th>[19, 28, 31]</th><th>[19, 29, 30]</th><th>[19, 28, 30]</th><th>[19, 29, 29]</th><th>[19, 28, 29]</th><th>[19, 29, 28]</th><th>[19, 28, 28]</th><th>[19, 29, 27]</th><th>[19, 28, 27]</th><th>[19, 29, 26]</th><th>[19, 28, 26]</th><th>[19, 29, 25]</th><th>[19, 28, 25]</th><th>[19, 29, 24]</th><th>[19, 28, 24]</th><th>[19, 29, 23]</th><th>[19, 28, 23]</th><th>[19, 29, 22]</th><th>[19, 28, 22]</th><th>[19, 29, 21]</th><th>[19, 28, 21]</th><th>[19, 29, 20]</th><th>[19, 28, 20]</th><th>[19, 29, 19]</th><th>[19, 28, 19]</th><th>[19, 29, 18]</th><th>[19, 28, 18]</th><th>[19, 29, 17]</th><th>[19, 28, 17]</th><th>[19, 29, 16]</th><th>[19, 28, 16]</th></tr>
<tr><th>PCIE:SPARE_WORD2</th><th>[19, 29, 47]</th><th>[19, 28, 47]</th><th>[19, 29, 46]</th><th>[19, 28, 46]</th><th>[19, 29, 45]</th><th>[19, 28, 45]</th><th>[19, 29, 44]</th><th>[19, 28, 44]</th><th>[19, 29, 43]</th><th>[19, 28, 43]</th><th>[19, 29, 42]</th><th>[19, 28, 42]</th><th>[19, 29, 41]</th><th>[19, 28, 41]</th><th>[19, 29, 40]</th><th>[19, 28, 40]</th><th>[19, 29, 39]</th><th>[19, 28, 39]</th><th>[19, 29, 38]</th><th>[19, 28, 38]</th><th>[19, 29, 37]</th><th>[19, 28, 37]</th><th>[19, 29, 36]</th><th>[19, 28, 36]</th><th>[19, 29, 35]</th><th>[19, 28, 35]</th><th>[19, 29, 34]</th><th>[19, 28, 34]</th><th>[19, 29, 33]</th><th>[19, 28, 33]</th><th>[19, 29, 32]</th><th>[19, 28, 32]</th></tr>
<tr><th>PCIE:SPARE_WORD3</th><th>[20, 29, 15]</th><th>[20, 28, 15]</th><th>[20, 29, 14]</th><th>[20, 28, 14]</th><th>[20, 29, 13]</th><th>[20, 28, 13]</th><th>[20, 29, 12]</th><th>[20, 28, 12]</th><th>[20, 29, 11]</th><th>[20, 28, 11]</th><th>[20, 29, 10]</th><th>[20, 28, 10]</th><th>[20, 29, 9]</th><th>[20, 28, 9]</th><th>[20, 29, 8]</th><th>[20, 28, 8]</th><th>[20, 29, 7]</th><th>[20, 28, 7]</th><th>[20, 29, 6]</th><th>[20, 28, 6]</th><th>[20, 29, 5]</th><th>[20, 28, 5]</th><th>[20, 29, 4]</th><th>[20, 28, 4]</th><th>[20, 29, 3]</th><th>[20, 28, 3]</th><th>[20, 29, 2]</th><th>[20, 28, 2]</th><th>[20, 29, 1]</th><th>[20, 28, 1]</th><th>[20, 29, 0]</th><th>[20, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:CAPABILITIES_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DNSTREAM_LINK_NUM"></div>
<div id="bits-xc7v-PCIE_R-PCIE:HEADER_TYPE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:INTERRUPT_PIN"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSIX_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSIX_CAP_ID"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSIX_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSI_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSI_CAP_ID"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSI_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:N_FTS_COMCLK_GEN2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:N_FTS_GEN1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:N_FTS_GEN2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PCIE_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PCIE_CAP_CAPABILITY_ID"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PCIE_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_BASE_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_ID"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_NEXTPTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA0"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA3"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA4"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA5"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA6"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA7"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BYTE0"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BYTE1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BYTE2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SPARE_BYTE3"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:CAPABILITIES_PTR</th><th>[3, 29, 27]</th><th>[3, 28, 27]</th><th>[3, 29, 26]</th><th>[3, 28, 26]</th><th>[3, 29, 25]</th><th>[3, 28, 25]</th><th>[3, 29, 24]</th><th>[3, 28, 24]</th></tr>
<tr><th>PCIE:DNSTREAM_LINK_NUM</th><th>[16, 29, 39]</th><th>[16, 28, 39]</th><th>[16, 29, 38]</th><th>[16, 28, 38]</th><th>[16, 29, 37]</th><th>[16, 28, 37]</th><th>[16, 29, 36]</th><th>[16, 28, 36]</th></tr>
<tr><th>PCIE:HEADER_TYPE</th><th>[5, 29, 35]</th><th>[5, 28, 35]</th><th>[5, 29, 34]</th><th>[5, 28, 34]</th><th>[5, 29, 33]</th><th>[5, 28, 33]</th><th>[5, 29, 32]</th><th>[5, 28, 32]</th></tr>
<tr><th>PCIE:INTERRUPT_PIN</th><th>[5, 29, 39]</th><th>[5, 28, 39]</th><th>[5, 29, 38]</th><th>[5, 28, 38]</th><th>[5, 29, 37]</th><th>[5, 28, 37]</th><th>[5, 29, 36]</th><th>[5, 28, 36]</th></tr>
<tr><th>PCIE:MSIX_BASE_PTR</th><th>[7, 29, 3]</th><th>[7, 28, 3]</th><th>[7, 29, 2]</th><th>[7, 28, 2]</th><th>[7, 29, 1]</th><th>[7, 28, 1]</th><th>[7, 29, 0]</th><th>[7, 28, 0]</th></tr>
<tr><th>PCIE:MSIX_CAP_ID</th><th>[7, 29, 7]</th><th>[7, 28, 7]</th><th>[7, 29, 6]</th><th>[7, 28, 6]</th><th>[7, 29, 5]</th><th>[7, 28, 5]</th><th>[7, 29, 4]</th><th>[7, 28, 4]</th></tr>
<tr><th>PCIE:MSIX_CAP_NEXTPTR</th><th>[7, 29, 11]</th><th>[7, 28, 11]</th><th>[7, 29, 10]</th><th>[7, 28, 10]</th><th>[7, 29, 9]</th><th>[7, 28, 9]</th><th>[7, 29, 8]</th><th>[7, 28, 8]</th></tr>
<tr><th>PCIE:MSI_BASE_PTR</th><th>[6, 29, 27]</th><th>[6, 28, 27]</th><th>[6, 29, 26]</th><th>[6, 28, 26]</th><th>[6, 29, 25]</th><th>[6, 28, 25]</th><th>[6, 29, 24]</th><th>[6, 28, 24]</th></tr>
<tr><th>PCIE:MSI_CAP_ID</th><th>[6, 29, 35]</th><th>[6, 28, 35]</th><th>[6, 29, 34]</th><th>[6, 28, 34]</th><th>[6, 29, 33]</th><th>[6, 28, 33]</th><th>[6, 29, 32]</th><th>[6, 28, 32]</th></tr>
<tr><th>PCIE:MSI_CAP_NEXTPTR</th><th>[6, 29, 43]</th><th>[6, 28, 43]</th><th>[6, 29, 42]</th><th>[6, 28, 42]</th><th>[6, 29, 41]</th><th>[6, 28, 41]</th><th>[6, 29, 40]</th><th>[6, 28, 40]</th></tr>
<tr><th>PCIE:N_FTS_COMCLK_GEN1</th><th>[16, 29, 19]</th><th>[16, 28, 19]</th><th>[16, 29, 18]</th><th>[16, 28, 18]</th><th>[16, 29, 17]</th><th>[16, 28, 17]</th><th>[16, 29, 16]</th><th>[16, 28, 16]</th></tr>
<tr><th>PCIE:N_FTS_COMCLK_GEN2</th><th>[16, 29, 23]</th><th>[16, 28, 23]</th><th>[16, 29, 22]</th><th>[16, 28, 22]</th><th>[16, 29, 21]</th><th>[16, 28, 21]</th><th>[16, 29, 20]</th><th>[16, 28, 20]</th></tr>
<tr><th>PCIE:N_FTS_GEN1</th><th>[16, 29, 27]</th><th>[16, 28, 27]</th><th>[16, 29, 26]</th><th>[16, 28, 26]</th><th>[16, 29, 25]</th><th>[16, 28, 25]</th><th>[16, 29, 24]</th><th>[16, 28, 24]</th></tr>
<tr><th>PCIE:N_FTS_GEN2</th><th>[16, 29, 31]</th><th>[16, 28, 31]</th><th>[16, 29, 30]</th><th>[16, 28, 30]</th><th>[16, 29, 29]</th><th>[16, 28, 29]</th><th>[16, 29, 28]</th><th>[16, 28, 28]</th></tr>
<tr><th>PCIE:PCIE_BASE_PTR</th><th>[8, 29, 11]</th><th>[8, 28, 11]</th><th>[8, 29, 10]</th><th>[8, 28, 10]</th><th>[8, 29, 9]</th><th>[8, 28, 9]</th><th>[8, 29, 8]</th><th>[8, 28, 8]</th></tr>
<tr><th>PCIE:PCIE_CAP_CAPABILITY_ID</th><th>[8, 29, 15]</th><th>[8, 28, 15]</th><th>[8, 29, 14]</th><th>[8, 28, 14]</th><th>[8, 29, 13]</th><th>[8, 28, 13]</th><th>[8, 29, 12]</th><th>[8, 28, 12]</th></tr>
<tr><th>PCIE:PCIE_CAP_NEXTPTR</th><th>[8, 29, 23]</th><th>[8, 28, 23]</th><th>[8, 29, 22]</th><th>[8, 28, 22]</th><th>[8, 29, 21]</th><th>[8, 28, 21]</th><th>[8, 29, 20]</th><th>[8, 28, 20]</th></tr>
<tr><th>PCIE:PM_BASE_PTR</th><th>[8, 29, 31]</th><th>[8, 28, 31]</th><th>[8, 29, 30]</th><th>[8, 28, 30]</th><th>[8, 29, 29]</th><th>[8, 28, 29]</th><th>[8, 29, 28]</th><th>[8, 28, 28]</th></tr>
<tr><th>PCIE:PM_CAP_ID</th><th>[8, 29, 38]</th><th>[8, 28, 38]</th><th>[8, 29, 37]</th><th>[8, 28, 37]</th><th>[8, 29, 36]</th><th>[8, 28, 36]</th><th>[8, 29, 35]</th><th>[8, 28, 35]</th></tr>
<tr><th>PCIE:PM_CAP_NEXTPTR</th><th>[8, 29, 43]</th><th>[8, 28, 43]</th><th>[8, 29, 42]</th><th>[8, 28, 42]</th><th>[8, 29, 41]</th><th>[8, 28, 41]</th><th>[8, 29, 40]</th><th>[8, 28, 40]</th></tr>
<tr><th>PCIE:PM_DATA0</th><th>[9, 29, 14]</th><th>[9, 28, 14]</th><th>[9, 29, 13]</th><th>[9, 28, 13]</th><th>[9, 29, 12]</th><th>[9, 28, 12]</th><th>[9, 29, 11]</th><th>[9, 28, 11]</th></tr>
<tr><th>PCIE:PM_DATA1</th><th>[9, 29, 19]</th><th>[9, 28, 19]</th><th>[9, 29, 18]</th><th>[9, 28, 18]</th><th>[9, 29, 17]</th><th>[9, 28, 17]</th><th>[9, 29, 16]</th><th>[9, 28, 16]</th></tr>
<tr><th>PCIE:PM_DATA2</th><th>[9, 29, 23]</th><th>[9, 28, 23]</th><th>[9, 29, 22]</th><th>[9, 28, 22]</th><th>[9, 29, 21]</th><th>[9, 28, 21]</th><th>[9, 29, 20]</th><th>[9, 28, 20]</th></tr>
<tr><th>PCIE:PM_DATA3</th><th>[9, 29, 27]</th><th>[9, 28, 27]</th><th>[9, 29, 26]</th><th>[9, 28, 26]</th><th>[9, 29, 25]</th><th>[9, 28, 25]</th><th>[9, 29, 24]</th><th>[9, 28, 24]</th></tr>
<tr><th>PCIE:PM_DATA4</th><th>[9, 29, 31]</th><th>[9, 28, 31]</th><th>[9, 29, 30]</th><th>[9, 28, 30]</th><th>[9, 29, 29]</th><th>[9, 28, 29]</th><th>[9, 29, 28]</th><th>[9, 28, 28]</th></tr>
<tr><th>PCIE:PM_DATA5</th><th>[9, 29, 35]</th><th>[9, 28, 35]</th><th>[9, 29, 34]</th><th>[9, 28, 34]</th><th>[9, 29, 33]</th><th>[9, 28, 33]</th><th>[9, 29, 32]</th><th>[9, 28, 32]</th></tr>
<tr><th>PCIE:PM_DATA6</th><th>[9, 29, 39]</th><th>[9, 28, 39]</th><th>[9, 29, 38]</th><th>[9, 28, 38]</th><th>[9, 29, 37]</th><th>[9, 28, 37]</th><th>[9, 29, 36]</th><th>[9, 28, 36]</th></tr>
<tr><th>PCIE:PM_DATA7</th><th>[9, 29, 43]</th><th>[9, 28, 43]</th><th>[9, 29, 42]</th><th>[9, 28, 42]</th><th>[9, 29, 41]</th><th>[9, 28, 41]</th><th>[9, 29, 40]</th><th>[9, 28, 40]</th></tr>
<tr><th>PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE</th><th>[13, 29, 28]</th><th>[13, 28, 28]</th><th>[13, 29, 27]</th><th>[13, 28, 27]</th><th>[13, 29, 26]</th><th>[13, 28, 26]</th><th>[13, 29, 25]</th><th>[13, 28, 25]</th></tr>
<tr><th>PCIE:SPARE_BYTE0</th><th>[18, 29, 35]</th><th>[18, 28, 35]</th><th>[18, 29, 34]</th><th>[18, 28, 34]</th><th>[18, 29, 33]</th><th>[18, 28, 33]</th><th>[18, 29, 32]</th><th>[18, 28, 32]</th></tr>
<tr><th>PCIE:SPARE_BYTE1</th><th>[18, 29, 39]</th><th>[18, 28, 39]</th><th>[18, 29, 38]</th><th>[18, 28, 38]</th><th>[18, 29, 37]</th><th>[18, 28, 37]</th><th>[18, 29, 36]</th><th>[18, 28, 36]</th></tr>
<tr><th>PCIE:SPARE_BYTE2</th><th>[18, 29, 43]</th><th>[18, 28, 43]</th><th>[18, 29, 42]</th><th>[18, 28, 42]</th><th>[18, 29, 41]</th><th>[18, 28, 41]</th><th>[18, 29, 40]</th><th>[18, 28, 40]</th></tr>
<tr><th>PCIE:SPARE_BYTE3</th><th>[18, 29, 47]</th><th>[18, 28, 47]</th><th>[18, 29, 46]</th><th>[18, 28, 46]</th><th>[18, 29, 45]</th><th>[18, 28, 45]</th><th>[18, 29, 44]</th><th>[18, 28, 44]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_14_12"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_31_29"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_BIR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_BIR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSI_CAP_MULTIMSGCAP"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PL_AUTO_CONFIG"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_AUXCURRENT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_VERSION"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX0"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX3"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX4"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_INDEX5"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_NUM"></div>
<div id="bits-xc7v-PCIE_R-PCIE:USER_CLK_FREQ"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY</th><th>[4, 28, 25]</th><th>[4, 29, 24]</th><th>[4, 28, 24]</th></tr>
<tr><th>PCIE:DEV_CAP_ENDPOINT_L1_LATENCY</th><th>[4, 29, 26]</th><th>[4, 28, 26]</th><th>[4, 29, 25]</th></tr>
<tr><th>PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED</th><th>[4, 28, 29]</th><th>[4, 29, 28]</th><th>[4, 28, 28]</th></tr>
<tr><th>PCIE:DEV_CAP_RSVD_14_12</th><th>[4, 28, 33]</th><th>[4, 29, 32]</th><th>[4, 28, 32]</th></tr>
<tr><th>PCIE:DEV_CAP_RSVD_31_29</th><th>[4, 29, 35]</th><th>[4, 28, 35]</th><th>[4, 29, 34]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1</th><th>[6, 28, 1]</th><th>[6, 29, 0]</th><th>[6, 28, 0]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2</th><th>[6, 29, 2]</th><th>[6, 28, 2]</th><th>[6, 29, 1]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1</th><th>[6, 28, 4]</th><th>[6, 29, 3]</th><th>[6, 28, 3]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2</th><th>[6, 29, 5]</th><th>[6, 28, 5]</th><th>[6, 29, 4]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1</th><th>[6, 28, 7]</th><th>[6, 29, 6]</th><th>[6, 28, 6]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2</th><th>[6, 28, 9]</th><th>[6, 29, 8]</th><th>[6, 28, 8]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1</th><th>[6, 29, 10]</th><th>[6, 28, 10]</th><th>[6, 29, 9]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2</th><th>[6, 28, 12]</th><th>[6, 29, 11]</th><th>[6, 28, 11]</th></tr>
<tr><th>PCIE:MSIX_CAP_PBA_BIR</th><th>[7, 29, 13]</th><th>[7, 28, 13]</th><th>[7, 29, 12]</th></tr>
<tr><th>PCIE:MSIX_CAP_TABLE_BIR</th><th>[7, 29, 31]</th><th>[7, 28, 31]</th><th>[7, 29, 30]</th></tr>
<tr><th>PCIE:MSI_CAP_MULTIMSGCAP</th><th>[6, 29, 37]</th><th>[6, 28, 37]</th><th>[6, 29, 36]</th></tr>
<tr><th>PCIE:PL_AUTO_CONFIG</th><th>[16, 29, 33]</th><th>[16, 28, 33]</th><th>[16, 29, 32]</th></tr>
<tr><th>PCIE:PM_CAP_AUXCURRENT</th><th>[8, 28, 33]</th><th>[8, 29, 32]</th><th>[8, 28, 32]</th></tr>
<tr><th>PCIE:PM_CAP_VERSION</th><th>[9, 28, 1]</th><th>[9, 29, 0]</th><th>[9, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX0</th><th>[12, 28, 33]</th><th>[12, 29, 32]</th><th>[12, 28, 32]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX1</th><th>[12, 29, 34]</th><th>[12, 28, 34]</th><th>[12, 29, 33]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX2</th><th>[12, 28, 36]</th><th>[12, 29, 35]</th><th>[12, 28, 35]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX3</th><th>[12, 29, 37]</th><th>[12, 28, 37]</th><th>[12, 29, 36]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX4</th><th>[12, 28, 39]</th><th>[12, 29, 38]</th><th>[12, 28, 38]</th></tr>
<tr><th>PCIE:RBAR_CAP_INDEX5</th><th>[12, 28, 41]</th><th>[12, 29, 40]</th><th>[12, 28, 40]</th></tr>
<tr><th>PCIE:RBAR_NUM</th><th>[10, 28, 27]</th><th>[10, 29, 26]</th><th>[10, 28, 26]</th></tr>
<tr><th>PCIE:USER_CLK_FREQ</th><th>[15, 28, 3]</th><th>[15, 29, 2]</th><th>[15, 28, 2]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:CFG_ECRC_ERR_CPLSTAT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:DEV_CAP_RSVD_17_16"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_ASPM_SUPPORT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT_FUNC"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT_FUNC"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PCIE_CAP_RSVD_15_14"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT_FUNC"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE0"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE3"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE4"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE5"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE6"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_DATA_SCALE7"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RECRC_CHK"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RP_AUTO_SPD"></div>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TL_RX_RAM_RDATA_LATENCY"></div>
<div id="bits-xc7v-PCIE_R-PCIE:TL_TX_RAM_RDATA_LATENCY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:CFG_ECRC_ERR_CPLSTAT</th><th>[18, 29, 16]</th><th>[18, 28, 16]</th></tr>
<tr><th>PCIE:DEV_CAP2_MAX_ENDEND_TLP_PREFIXES</th><th>[4, 28, 21]</th><th>[4, 29, 20]</th></tr>
<tr><th>PCIE:DEV_CAP2_TPH_COMPLETER_SUPPORTED</th><th>[4, 28, 19]</th><th>[4, 29, 18]</th></tr>
<tr><th>PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT</th><th>[4, 28, 30]</th><th>[4, 29, 29]</th></tr>
<tr><th>PCIE:DEV_CAP_RSVD_17_16</th><th>[4, 28, 34]</th><th>[4, 29, 33]</th></tr>
<tr><th>PCIE:LINK_CAP_ASPM_SUPPORT</th><th>[5, 29, 46]</th><th>[5, 28, 46]</th></tr>
<tr><th>PCIE:LL_ACK_TIMEOUT_FUNC</th><th>[15, 29, 16]</th><th>[15, 28, 16]</th></tr>
<tr><th>PCIE:LL_REPLAY_TIMEOUT_FUNC</th><th>[15, 29, 32]</th><th>[15, 28, 32]</th></tr>
<tr><th>PCIE:PCIE_CAP_RSVD_15_14</th><th>[8, 28, 25]</th><th>[8, 29, 24]</th></tr>
<tr><th>PCIE:PM_ASPML0S_TIMEOUT_FUNC</th><th>[16, 29, 0]</th><th>[16, 28, 0]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE0</th><th>[9, 29, 3]</th><th>[9, 28, 3]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE1</th><th>[9, 29, 4]</th><th>[9, 28, 4]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE2</th><th>[9, 29, 5]</th><th>[9, 28, 5]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE3</th><th>[9, 29, 6]</th><th>[9, 28, 6]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE4</th><th>[9, 29, 7]</th><th>[9, 28, 7]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE5</th><th>[9, 29, 8]</th><th>[9, 28, 8]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE6</th><th>[9, 29, 9]</th><th>[9, 28, 9]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE7</th><th>[9, 29, 10]</th><th>[9, 28, 10]</th></tr>
<tr><th>PCIE:RECRC_CHK</th><th>[18, 29, 14]</th><th>[18, 28, 14]</th></tr>
<tr><th>PCIE:RP_AUTO_SPD</th><th>[18, 28, 21]</th><th>[18, 29, 20]</th></tr>
<tr><th>PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE</th><th>[13, 29, 24]</th><th>[13, 28, 24]</th></tr>
<tr><th>PCIE:TL_RX_RAM_RDATA_LATENCY</th><th>[17, 29, 1]</th><th>[17, 28, 1]</th></tr>
<tr><th>PCIE:TL_TX_RAM_RDATA_LATENCY</th><th>[17, 29, 7]</th><th>[17, 28, 7]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:EXT_CFG_CAP_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LINK_CAP_MAX_LINK_WIDTH"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LTSSM_MAX_LINK_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:EXT_CFG_CAP_PTR</th><th>[5, 29, 20]</th><th>[5, 28, 20]</th><th>[5, 29, 19]</th><th>[5, 28, 19]</th><th>[5, 29, 18]</th><th>[5, 28, 18]</th></tr>
<tr><th>PCIE:LINK_CAP_MAX_LINK_WIDTH</th><th>[16, 29, 10]</th><th>[16, 28, 10]</th><th>[16, 29, 9]</th><th>[16, 28, 9]</th><th>[16, 29, 8]</th><th>[16, 28, 8]</th></tr>
<tr><th>PCIE:LTSSM_MAX_LINK_WIDTH</th><th>[16, 29, 13]</th><th>[16, 28, 13]</th><th>[16, 29, 12]</th><th>[16, 28, 12]</th><th>[16, 29, 11]</th><th>[16, 28, 11]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:EXT_CFG_XP_CAP_PTR"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LAST_CONFIG_DWORD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:EXT_CFG_XP_CAP_PTR</th><th>[5, 29, 28]</th><th>[5, 28, 28]</th><th>[5, 29, 27]</th><th>[5, 28, 27]</th><th>[5, 29, 26]</th><th>[5, 28, 26]</th><th>[5, 29, 25]</th><th>[5, 28, 25]</th><th>[5, 29, 24]</th><th>[5, 28, 24]</th></tr>
<tr><th>PCIE:LAST_CONFIG_DWORD</th><th>[5, 29, 45]</th><th>[5, 28, 45]</th><th>[5, 29, 44]</th><th>[5, 28, 44]</th><th>[5, 29, 43]</th><th>[5, 28, 43]</th><th>[5, 29, 42]</th><th>[5, 28, 42]</th><th>[5, 29, 41]</th><th>[5, 28, 41]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:MSIX_CAP_PBA_OFFSET"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_OFFSET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:MSIX_CAP_PBA_OFFSET</th><th>[7, 28, 30]</th><th>[7, 29, 29]</th><th>[7, 28, 29]</th><th>[7, 29, 28]</th><th>[7, 28, 28]</th><th>[7, 29, 27]</th><th>[7, 28, 27]</th><th>[7, 29, 26]</th><th>[7, 28, 26]</th><th>[7, 29, 25]</th><th>[7, 28, 25]</th><th>[7, 29, 24]</th><th>[7, 28, 24]</th><th>[7, 29, 23]</th><th>[7, 28, 23]</th><th>[7, 29, 22]</th><th>[7, 28, 22]</th><th>[7, 29, 21]</th><th>[7, 28, 21]</th><th>[7, 29, 20]</th><th>[7, 28, 20]</th><th>[7, 29, 19]</th><th>[7, 28, 19]</th><th>[7, 29, 18]</th><th>[7, 28, 18]</th><th>[7, 29, 17]</th><th>[7, 28, 17]</th><th>[7, 29, 16]</th><th>[7, 28, 16]</th></tr>
<tr><th>PCIE:MSIX_CAP_TABLE_OFFSET</th><th>[7, 28, 46]</th><th>[7, 29, 45]</th><th>[7, 28, 45]</th><th>[7, 29, 44]</th><th>[7, 28, 44]</th><th>[7, 29, 43]</th><th>[7, 28, 43]</th><th>[7, 29, 42]</th><th>[7, 28, 42]</th><th>[7, 29, 41]</th><th>[7, 28, 41]</th><th>[7, 29, 40]</th><th>[7, 28, 40]</th><th>[7, 29, 39]</th><th>[7, 28, 39]</th><th>[7, 29, 38]</th><th>[7, 28, 38]</th><th>[7, 29, 37]</th><th>[7, 28, 37]</th><th>[7, 29, 36]</th><th>[7, 28, 36]</th><th>[7, 29, 35]</th><th>[7, 28, 35]</th><th>[7, 29, 34]</th><th>[7, 28, 34]</th><th>[7, 29, 33]</th><th>[7, 28, 33]</th><th>[7, 29, 32]</th><th>[7, 28, 32]</th></tr>
<tr><td>Non-inverted</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:ENABLE_MSG_ROUTE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:MSIX_CAP_TABLE_SIZE"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CD"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPD"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:ENABLE_MSG_ROUTE</th><th>[16, 29, 47]</th><th>[16, 28, 47]</th><th>[16, 29, 46]</th><th>[16, 28, 46]</th><th>[16, 29, 45]</th><th>[16, 28, 45]</th><th>[16, 29, 44]</th><th>[16, 28, 44]</th><th>[16, 29, 43]</th><th>[16, 28, 43]</th><th>[16, 29, 42]</th></tr>
<tr><th>PCIE:MSIX_CAP_TABLE_SIZE</th><th>[8, 28, 5]</th><th>[8, 29, 4]</th><th>[8, 28, 4]</th><th>[8, 29, 3]</th><th>[8, 28, 3]</th><th>[8, 29, 2]</th><th>[8, 28, 2]</th><th>[8, 29, 1]</th><th>[8, 28, 1]</th><th>[8, 29, 0]</th><th>[8, 28, 0]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_CD</th><th>[17, 28, 29]</th><th>[17, 29, 28]</th><th>[17, 28, 28]</th><th>[17, 29, 27]</th><th>[17, 28, 27]</th><th>[17, 29, 26]</th><th>[17, 28, 26]</th><th>[17, 29, 25]</th><th>[17, 28, 25]</th><th>[17, 29, 24]</th><th>[17, 28, 24]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_NPD</th><th>[17, 28, 45]</th><th>[17, 29, 44]</th><th>[17, 28, 44]</th><th>[17, 29, 43]</th><th>[17, 28, 43]</th><th>[17, 29, 42]</th><th>[17, 28, 42]</th><th>[17, 29, 41]</th><th>[17, 28, 41]</th><th>[17, 29, 40]</th><th>[17, 28, 40]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_PD</th><th>[18, 28, 5]</th><th>[18, 29, 4]</th><th>[18, 28, 4]</th><th>[18, 29, 3]</th><th>[18, 28, 3]</th><th>[18, 29, 2]</th><th>[18, 28, 2]</th><th>[18, 29, 1]</th><th>[18, 28, 1]</th><th>[18, 29, 0]</th><th>[18, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:INFER_EI"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_CAP_PMESUPPORT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5"></div>
<div id="bits-xc7v-PCIE_R-PCIE:RP_AUTO_SPD_LOOPCNT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC0_TX_LASTPACKET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:INFER_EI</th><th>[16, 28, 5]</th><th>[16, 29, 4]</th><th>[16, 28, 4]</th><th>[16, 29, 3]</th><th>[16, 28, 3]</th></tr>
<tr><th>PCIE:PM_CAP_PMESUPPORT</th><th>[8, 28, 47]</th><th>[8, 29, 46]</th><th>[8, 28, 46]</th><th>[8, 29, 45]</th><th>[8, 28, 45]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR0</th><th>[12, 29, 43]</th><th>[12, 28, 43]</th><th>[12, 29, 42]</th><th>[12, 28, 42]</th><th>[12, 29, 41]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR1</th><th>[12, 28, 46]</th><th>[12, 29, 45]</th><th>[12, 28, 45]</th><th>[12, 29, 44]</th><th>[12, 28, 44]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR2</th><th>[13, 28, 2]</th><th>[13, 29, 1]</th><th>[13, 28, 1]</th><th>[13, 29, 0]</th><th>[13, 28, 0]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR3</th><th>[13, 29, 4]</th><th>[13, 28, 4]</th><th>[13, 29, 3]</th><th>[13, 28, 3]</th><th>[13, 29, 2]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR4</th><th>[13, 28, 7]</th><th>[13, 29, 6]</th><th>[13, 28, 6]</th><th>[13, 29, 5]</th><th>[13, 28, 5]</th></tr>
<tr><th>PCIE:RBAR_CAP_CONTROL_ENCODEDBAR5</th><th>[13, 28, 10]</th><th>[13, 29, 9]</th><th>[13, 28, 9]</th><th>[13, 29, 8]</th><th>[13, 28, 8]</th></tr>
<tr><th>PCIE:RP_AUTO_SPD_LOOPCNT</th><th>[18, 29, 23]</th><th>[18, 28, 23]</th><th>[18, 29, 22]</th><th>[18, 28, 22]</th><th>[18, 29, 21]</th></tr>
<tr><th>PCIE:VC0_TX_LASTPACKET</th><th>[18, 29, 13]</th><th>[18, 28, 13]</th><th>[18, 29, 12]</th><th>[18, 28, 12]</th><th>[18, 29, 11]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC0_RX_RAM_LIMIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM</th><th>[13, 28, 22]</th><th>[13, 29, 21]</th><th>[13, 28, 21]</th><th>[13, 29, 20]</th><th>[13, 28, 20]</th><th>[13, 29, 19]</th><th>[13, 28, 19]</th><th>[13, 29, 18]</th><th>[13, 28, 18]</th><th>[13, 29, 17]</th><th>[13, 28, 17]</th><th>[13, 29, 16]</th><th>[13, 28, 16]</th></tr>
<tr><th>PCIE:VC0_RX_RAM_LIMIT</th><th>[17, 28, 22]</th><th>[17, 29, 21]</th><th>[17, 28, 21]</th><th>[17, 29, 20]</th><th>[17, 28, 20]</th><th>[17, 29, 19]</th><th>[17, 28, 19]</th><th>[17, 29, 18]</th><th>[17, 28, 18]</th><th>[17, 29, 17]</th><th>[17, 28, 17]</th><th>[17, 29, 16]</th><th>[17, 28, 16]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:LL_ACK_TIMEOUT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:LL_REPLAY_TIMEOUT"></div>
<div id="bits-xc7v-PCIE_R-PCIE:PM_ASPML0S_TIMEOUT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:LL_ACK_TIMEOUT</th><th>[15, 28, 15]</th><th>[15, 29, 14]</th><th>[15, 28, 14]</th><th>[15, 29, 13]</th><th>[15, 28, 13]</th><th>[15, 29, 12]</th><th>[15, 28, 12]</th><th>[15, 29, 11]</th><th>[15, 28, 11]</th><th>[15, 29, 10]</th><th>[15, 28, 10]</th><th>[15, 29, 9]</th><th>[15, 28, 9]</th><th>[15, 29, 8]</th><th>[15, 28, 8]</th></tr>
<tr><th>PCIE:LL_REPLAY_TIMEOUT</th><th>[15, 28, 31]</th><th>[15, 29, 30]</th><th>[15, 28, 30]</th><th>[15, 29, 29]</th><th>[15, 28, 29]</th><th>[15, 29, 28]</th><th>[15, 28, 28]</th><th>[15, 29, 27]</th><th>[15, 28, 27]</th><th>[15, 29, 26]</th><th>[15, 28, 26]</th><th>[15, 29, 25]</th><th>[15, 28, 25]</th><th>[15, 29, 24]</th><th>[15, 28, 24]</th></tr>
<tr><th>PCIE:PM_ASPML0S_TIMEOUT</th><th>[15, 28, 47]</th><th>[15, 29, 46]</th><th>[15, 28, 46]</th><th>[15, 29, 45]</th><th>[15, 28, 45]</th><th>[15, 29, 44]</th><th>[15, 28, 44]</th><th>[15, 29, 43]</th><th>[15, 28, 43]</th><th>[15, 29, 42]</th><th>[15, 28, 42]</th><th>[15, 29, 41]</th><th>[15, 28, 41]</th><th>[15, 29, 40]</th><th>[15, 28, 40]</th></tr>
<tr><td>Non-inverted</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-PCIE_R-PCIE:CRM_MODULE_RSTS"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_CH"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_NPH"></div>
<div id="bits-xc7v-PCIE_R-PCIE:VC0_TOTAL_CREDITS_PH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:CRM_MODULE_RSTS</th><th>[15, 29, 6]</th><th>[15, 28, 6]</th><th>[15, 29, 5]</th><th>[15, 28, 5]</th><th>[15, 29, 4]</th><th>[15, 28, 4]</th><th>[15, 29, 3]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_CH</th><th>[17, 28, 35]</th><th>[17, 29, 34]</th><th>[17, 28, 34]</th><th>[17, 29, 33]</th><th>[17, 28, 33]</th><th>[17, 29, 32]</th><th>[17, 28, 32]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_NPH</th><th>[17, 29, 38]</th><th>[17, 28, 38]</th><th>[17, 29, 37]</th><th>[17, 28, 37]</th><th>[17, 29, 36]</th><th>[17, 28, 36]</th><th>[17, 29, 35]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_PH</th><th>[18, 28, 11]</th><th>[18, 29, 10]</th><th>[18, 28, 10]</th><th>[18, 29, 9]</th><th>[18, 28, 9]</th><th>[18, 29, 8]</th><th>[18, 28, 8]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="cmt.html" class="btn btn-neutral float-left" title="Clock management tile" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="pcie3.html" class="btn btn-neutral float-right" title="PCI Express Gen3 cores" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>