#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Sep 17 14:29:35 2024
# Process ID: 14508
# Current directory: C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5848 C:\Users\VLSI_15\Desktop\RB\neuralNetwork-master\neuralNetwork-master\NN FPGA\myProject1\myProject1.xpr
# Log file: C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/vivado.log
# Journal file: C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1\vivado.jou
# Running On: vlsilab15-nitdelhi-ac-in, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16833 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/p_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2263.094 ; gain = 289.359
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/sc_xtlm_myBlock2_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_25.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_26.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_27.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_28.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_29.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_25.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_26.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_27.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_28.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_29.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/sigContent.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_24.mif'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Sig_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sig_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/axi_lite_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/maxFinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxFinder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zyNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'radd' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'i_valid' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v:378]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(dataWidth=8,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,dataWidth=8,layerNum=2,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,dataWidth=8,layerNum=3,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,dataWidth=8,layerNum=4,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(dataWidth=8,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,dataWidth=8,layerNum=2,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,dataWidth=8,layerNum=3,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,dataWidth=8,layerNum=4,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_wrapper_default
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.Sig_ROM(dataWidth=8)
Compiling module xil_defaultlib.neuron(layerNo=1,dataWidth=8,sig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=1,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=2,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=3,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=4,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,data...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=5,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=6,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=7,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=8,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=9,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=10,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=11,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=12,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=13,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=14,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=15,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=16,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=17,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=18,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=19,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=20,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=21,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=22,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=23,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=24,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=25,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=26,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=27,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=28,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=29,dat...
Compiling module xil_defaultlib.Layer_1(dataWidth=8,actType="sig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,numWeight=30,da...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=9,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=10,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=11,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=12,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=13,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=14,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=15,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=16,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=17,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=18,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=19,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=20,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=21,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=22,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=23,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=24,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=25,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=26,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=27,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=28,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=29,num...
Compiling module xil_defaultlib.Layer_2(numWeight=30,dataWidth=8...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,numWeight=30,da...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_3(NN=10,numWeight=30,dataW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,numWeight=10,da...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,layer...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_4(NN=10,numWeight=10,dataW...
Compiling module xil_defaultlib.maxFinder(inputWidth=8)
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2263.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Configuration completed                      0 ns
WARNING: File test_data_0000.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2263.094 ; gain = 0.000
run all
1. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0001.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
2. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0002.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
3. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0003.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
4. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0004.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
5. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0005.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
6. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0006.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
7. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0007.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
8. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0008.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
9. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0009.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
10. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0010.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
11. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0011.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
12. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0012.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
13. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0013.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
14. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0014.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
15. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0015.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
16. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0016.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
17. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0017.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
18. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0018.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
19. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0019.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
20. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0020.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
21. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0021.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
22. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0022.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
23. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0023.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
24. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0024.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
25. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0025.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
26. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0026.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
27. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0027.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
28. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0028.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
29. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0029.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
30. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0030.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
31. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0031.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
32. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0032.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
33. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0033.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
34. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0034.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
35. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0035.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
36. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0036.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
37. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0037.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
38. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0038.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
39. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0039.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
40. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0040.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
41. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0041.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
42. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0042.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
43. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0043.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
44. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0044.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
45. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0045.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
46. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0046.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
47. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0047.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
48. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0048.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
49. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0049.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
50. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0050.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
51. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0051.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
52. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0052.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
53. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0053.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
54. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0054.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
55. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0055.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
56. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0056.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
57. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0057.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
58. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0058.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
59. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0059.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
60. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0060.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
61. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0061.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
62. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0062.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
63. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0063.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
64. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0064.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
65. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0065.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
66. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0066.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
67. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0067.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
68. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0068.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
69. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0069.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
70. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0070.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
71. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0071.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
72. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0072.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
73. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0073.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
74. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0074.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
75. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0075.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
76. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0076.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
77. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0077.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
78. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0078.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
79. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0079.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
80. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0080.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
81. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0081.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
82. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0082.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
83. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0083.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
84. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0084.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
85. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0085.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
86. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0086.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
87. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0087.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
88. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0088.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
89. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0089.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
90. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0090.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
91. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0091.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
92. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0092.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
93. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0093.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
94. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0094.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
95. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0095.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
96. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0096.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
97. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0097.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
98. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0098.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
99. Accuracy: 0.000000, Detected number: 0, Expected: xx
WARNING: File test_data_0099.txt referenced from process on C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
100. Accuracy: 0.000000, Detected number: 0, Expected: xx
Accuracy: 0.000000
$stop called at time : 900235 ns : File "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v" Line 358
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2263.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'radd' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'i_valid' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v:378]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Configuration completed                      0 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2263.094 ; gain = 0.000
run all
1. Accuracy: 100.000000, Detected number: 7, Expected: 07
2. Accuracy: 50.000000, Detected number: 0, Expected: 02
3. Accuracy: 66.666667, Detected number: 1, Expected: 01
4. Accuracy: 75.000000, Detected number: 0, Expected: 00
5. Accuracy: 80.000000, Detected number: 4, Expected: 04
6. Accuracy: 83.333333, Detected number: 1, Expected: 01
7. Accuracy: 85.714286, Detected number: 4, Expected: 04
8. Accuracy: 75.000000, Detected number: 0, Expected: 09
9. Accuracy: 77.777778, Detected number: 5, Expected: 05
10. Accuracy: 80.000000, Detected number: 9, Expected: 09
11. Accuracy: 81.818182, Detected number: 0, Expected: 00
12. Accuracy: 83.333333, Detected number: 6, Expected: 06
13. Accuracy: 84.615385, Detected number: 9, Expected: 09
14. Accuracy: 85.714286, Detected number: 0, Expected: 00
15. Accuracy: 86.666667, Detected number: 1, Expected: 01
16. Accuracy: 87.500000, Detected number: 5, Expected: 05
17. Accuracy: 88.235294, Detected number: 9, Expected: 09
18. Accuracy: 88.888889, Detected number: 7, Expected: 07
19. Accuracy: 84.210526, Detected number: 0, Expected: 03
20. Accuracy: 85.000000, Detected number: 4, Expected: 04
21. Accuracy: 85.714286, Detected number: 9, Expected: 09
22. Accuracy: 86.363636, Detected number: 6, Expected: 06
23. Accuracy: 86.956522, Detected number: 6, Expected: 06
24. Accuracy: 87.500000, Detected number: 5, Expected: 05
25. Accuracy: 88.000000, Detected number: 4, Expected: 04
26. Accuracy: 88.461538, Detected number: 0, Expected: 00
27. Accuracy: 88.888889, Detected number: 7, Expected: 07
28. Accuracy: 89.285714, Detected number: 4, Expected: 04
29. Accuracy: 89.655172, Detected number: 0, Expected: 00
30. Accuracy: 90.000000, Detected number: 1, Expected: 01
31. Accuracy: 90.322581, Detected number: 3, Expected: 03
32. Accuracy: 90.625000, Detected number: 1, Expected: 01
33. Accuracy: 90.909091, Detected number: 3, Expected: 03
34. Accuracy: 91.176471, Detected number: 4, Expected: 04
35. Accuracy: 91.428571, Detected number: 7, Expected: 07
36. Accuracy: 91.666667, Detected number: 2, Expected: 02
37. Accuracy: 91.891892, Detected number: 7, Expected: 07
38. Accuracy: 92.105263, Detected number: 1, Expected: 01
39. Accuracy: 89.743590, Detected number: 0, Expected: 02
40. Accuracy: 90.000000, Detected number: 1, Expected: 01
41. Accuracy: 90.243902, Detected number: 1, Expected: 01
42. Accuracy: 90.476190, Detected number: 7, Expected: 07
43. Accuracy: 90.697674, Detected number: 4, Expected: 04
44. Accuracy: 88.636364, Detected number: 1, Expected: 02
45. Accuracy: 88.888889, Detected number: 3, Expected: 03
46. Accuracy: 89.130435, Detected number: 5, Expected: 05
47. Accuracy: 89.361702, Detected number: 1, Expected: 01
48. Accuracy: 89.583333, Detected number: 2, Expected: 02
49. Accuracy: 89.795918, Detected number: 4, Expected: 04
50. Accuracy: 90.000000, Detected number: 4, Expected: 04
51. Accuracy: 90.196078, Detected number: 6, Expected: 06
52. Accuracy: 90.384615, Detected number: 3, Expected: 03
53. Accuracy: 90.566038, Detected number: 5, Expected: 05
54. Accuracy: 90.740741, Detected number: 5, Expected: 05
55. Accuracy: 90.909091, Detected number: 6, Expected: 06
56. Accuracy: 91.071429, Detected number: 0, Expected: 00
57. Accuracy: 91.228070, Detected number: 4, Expected: 04
58. Accuracy: 91.379310, Detected number: 1, Expected: 01
59. Accuracy: 91.525424, Detected number: 9, Expected: 09
60. Accuracy: 90.000000, Detected number: 0, Expected: 05
61. Accuracy: 90.163934, Detected number: 7, Expected: 07
62. Accuracy: 90.322581, Detected number: 8, Expected: 08
63. Accuracy: 90.476190, Detected number: 9, Expected: 09
64. Accuracy: 90.625000, Detected number: 3, Expected: 03
65. Accuracy: 90.769231, Detected number: 7, Expected: 07
66. Accuracy: 90.909091, Detected number: 4, Expected: 04
67. Accuracy: 91.044776, Detected number: 6, Expected: 06
68. Accuracy: 91.176471, Detected number: 4, Expected: 04
69. Accuracy: 91.304348, Detected number: 3, Expected: 03
70. Accuracy: 91.428571, Detected number: 0, Expected: 00
71. Accuracy: 91.549296, Detected number: 7, Expected: 07
72. Accuracy: 91.666667, Detected number: 0, Expected: 00
73. Accuracy: 91.780822, Detected number: 2, Expected: 02
74. Accuracy: 91.891892, Detected number: 9, Expected: 09
75. Accuracy: 92.000000, Detected number: 1, Expected: 01
76. Accuracy: 92.105263, Detected number: 7, Expected: 07
77. Accuracy: 92.207792, Detected number: 3, Expected: 03
78. Accuracy: 92.307692, Detected number: 2, Expected: 02
79. Accuracy: 91.139241, Detected number: 0, Expected: 09
80. Accuracy: 91.250000, Detected number: 7, Expected: 07
81. Accuracy: 91.358025, Detected number: 7, Expected: 07
82. Accuracy: 91.463415, Detected number: 6, Expected: 06
83. Accuracy: 91.566265, Detected number: 2, Expected: 02
84. Accuracy: 91.666667, Detected number: 7, Expected: 07
85. Accuracy: 91.764706, Detected number: 8, Expected: 08
86. Accuracy: 91.860465, Detected number: 4, Expected: 04
87. Accuracy: 91.954023, Detected number: 7, Expected: 07
88. Accuracy: 92.045455, Detected number: 3, Expected: 03
89. Accuracy: 92.134831, Detected number: 6, Expected: 06
90. Accuracy: 92.222222, Detected number: 1, Expected: 01
91. Accuracy: 92.307692, Detected number: 3, Expected: 03
92. Accuracy: 92.391304, Detected number: 6, Expected: 06
93. Accuracy: 91.397849, Detected number: 0, Expected: 09
94. Accuracy: 90.425532, Detected number: 0, Expected: 03
95. Accuracy: 90.526316, Detected number: 1, Expected: 01
96. Accuracy: 89.583333, Detected number: 0, Expected: 04
97. Accuracy: 89.690722, Detected number: 1, Expected: 01
98. Accuracy: 88.775510, Detected number: 1, Expected: 07
99. Accuracy: 88.888889, Detected number: 6, Expected: 06
100. Accuracy: 89.000000, Detected number: 9, Expected: 09
Accuracy: 89.000000
$stop called at time : 900235 ns : File "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v" Line 358
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2274.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Sig_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sig_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/axi_lite_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/maxFinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxFinder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zyNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'radd' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'i_valid' [C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/zynet.v:378]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(dataWidth=8,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,dataWidth=8,layerNum=2,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,dataWidth=8,layerNum=3,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,dataWidth=8,layerNum=4,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(dataWidth=8,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,dataWidth=8,layerNum=2,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,dataWidth=8,layerNum=3,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,dataWidth=8,layerNum=4,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_wrapper_default
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.Sig_ROM(dataWidth=8)
Compiling module xil_defaultlib.neuron(layerNo=1,dataWidth=8,sig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=1,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=2,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=3,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=4,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,data...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=5,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=6,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=7,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=8,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=9,data...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=10,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=11,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=12,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=13,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=14,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=15,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=16,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=17,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=18,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=19,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=20,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=21,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=22,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=23,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=24,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=25,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=26,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=27,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=28,dat...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=29,dat...
Compiling module xil_defaultlib.Layer_1(dataWidth=8,actType="sig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,numWeight=30,da...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=9,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=10,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=11,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=12,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=13,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=14,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=15,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=16,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=17,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=18,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=19,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=20,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=21,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=22,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=23,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=24,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=25,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=26,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=27,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=28,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=29,num...
Compiling module xil_defaultlib.Layer_2(numWeight=30,dataWidth=8...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,numWeight=30,da...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_3(NN=10,numWeight=30,dataW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,numWeight=10,da...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,layer...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_4(NN=10,numWeight=10,dataW...
Compiling module xil_defaultlib.maxFinder(inputWidth=8)
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2274.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2274.816 ; gain = 0.000
Time resolution is 1 ps
Configuration completed                      0 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2274.816 ; gain = 0.000
run all
1. Accuracy: 100.000000, Detected number: 7, Expected: 07
2. Accuracy: 50.000000, Detected number: 0, Expected: 02
3. Accuracy: 66.666667, Detected number: 1, Expected: 01
4. Accuracy: 75.000000, Detected number: 0, Expected: 00
5. Accuracy: 80.000000, Detected number: 4, Expected: 04
6. Accuracy: 83.333333, Detected number: 1, Expected: 01
7. Accuracy: 85.714286, Detected number: 4, Expected: 04
8. Accuracy: 75.000000, Detected number: 0, Expected: 09
9. Accuracy: 77.777778, Detected number: 5, Expected: 05
10. Accuracy: 80.000000, Detected number: 9, Expected: 09
11. Accuracy: 81.818182, Detected number: 0, Expected: 00
12. Accuracy: 83.333333, Detected number: 6, Expected: 06
13. Accuracy: 84.615385, Detected number: 9, Expected: 09
14. Accuracy: 85.714286, Detected number: 0, Expected: 00
15. Accuracy: 86.666667, Detected number: 1, Expected: 01
16. Accuracy: 87.500000, Detected number: 5, Expected: 05
17. Accuracy: 88.235294, Detected number: 9, Expected: 09
18. Accuracy: 88.888889, Detected number: 7, Expected: 07
19. Accuracy: 84.210526, Detected number: 0, Expected: 03
20. Accuracy: 85.000000, Detected number: 4, Expected: 04
21. Accuracy: 85.714286, Detected number: 9, Expected: 09
22. Accuracy: 86.363636, Detected number: 6, Expected: 06
23. Accuracy: 86.956522, Detected number: 6, Expected: 06
24. Accuracy: 87.500000, Detected number: 5, Expected: 05
25. Accuracy: 88.000000, Detected number: 4, Expected: 04
26. Accuracy: 88.461538, Detected number: 0, Expected: 00
27. Accuracy: 88.888889, Detected number: 7, Expected: 07
28. Accuracy: 89.285714, Detected number: 4, Expected: 04
29. Accuracy: 89.655172, Detected number: 0, Expected: 00
30. Accuracy: 90.000000, Detected number: 1, Expected: 01
31. Accuracy: 90.322581, Detected number: 3, Expected: 03
32. Accuracy: 90.625000, Detected number: 1, Expected: 01
33. Accuracy: 90.909091, Detected number: 3, Expected: 03
34. Accuracy: 91.176471, Detected number: 4, Expected: 04
35. Accuracy: 91.428571, Detected number: 7, Expected: 07
36. Accuracy: 91.666667, Detected number: 2, Expected: 02
37. Accuracy: 91.891892, Detected number: 7, Expected: 07
38. Accuracy: 92.105263, Detected number: 1, Expected: 01
39. Accuracy: 89.743590, Detected number: 0, Expected: 02
40. Accuracy: 90.000000, Detected number: 1, Expected: 01
41. Accuracy: 90.243902, Detected number: 1, Expected: 01
42. Accuracy: 90.476190, Detected number: 7, Expected: 07
43. Accuracy: 90.697674, Detected number: 4, Expected: 04
44. Accuracy: 88.636364, Detected number: 1, Expected: 02
45. Accuracy: 88.888889, Detected number: 3, Expected: 03
46. Accuracy: 89.130435, Detected number: 5, Expected: 05
47. Accuracy: 89.361702, Detected number: 1, Expected: 01
48. Accuracy: 89.583333, Detected number: 2, Expected: 02
49. Accuracy: 89.795918, Detected number: 4, Expected: 04
50. Accuracy: 90.000000, Detected number: 4, Expected: 04
51. Accuracy: 90.196078, Detected number: 6, Expected: 06
52. Accuracy: 90.384615, Detected number: 3, Expected: 03
53. Accuracy: 90.566038, Detected number: 5, Expected: 05
54. Accuracy: 90.740741, Detected number: 5, Expected: 05
55. Accuracy: 90.909091, Detected number: 6, Expected: 06
56. Accuracy: 91.071429, Detected number: 0, Expected: 00
57. Accuracy: 91.228070, Detected number: 4, Expected: 04
58. Accuracy: 91.379310, Detected number: 1, Expected: 01
59. Accuracy: 91.525424, Detected number: 9, Expected: 09
60. Accuracy: 90.000000, Detected number: 0, Expected: 05
61. Accuracy: 90.163934, Detected number: 7, Expected: 07
62. Accuracy: 90.322581, Detected number: 8, Expected: 08
63. Accuracy: 90.476190, Detected number: 9, Expected: 09
64. Accuracy: 90.625000, Detected number: 3, Expected: 03
65. Accuracy: 90.769231, Detected number: 7, Expected: 07
66. Accuracy: 90.909091, Detected number: 4, Expected: 04
67. Accuracy: 91.044776, Detected number: 6, Expected: 06
68. Accuracy: 91.176471, Detected number: 4, Expected: 04
69. Accuracy: 91.304348, Detected number: 3, Expected: 03
70. Accuracy: 91.428571, Detected number: 0, Expected: 00
71. Accuracy: 91.549296, Detected number: 7, Expected: 07
72. Accuracy: 91.666667, Detected number: 0, Expected: 00
73. Accuracy: 91.780822, Detected number: 2, Expected: 02
74. Accuracy: 91.891892, Detected number: 9, Expected: 09
75. Accuracy: 92.000000, Detected number: 1, Expected: 01
76. Accuracy: 92.105263, Detected number: 7, Expected: 07
77. Accuracy: 92.207792, Detected number: 3, Expected: 03
78. Accuracy: 92.307692, Detected number: 2, Expected: 02
79. Accuracy: 91.139241, Detected number: 0, Expected: 09
80. Accuracy: 91.250000, Detected number: 7, Expected: 07
81. Accuracy: 91.358025, Detected number: 7, Expected: 07
82. Accuracy: 91.463415, Detected number: 6, Expected: 06
83. Accuracy: 91.566265, Detected number: 2, Expected: 02
84. Accuracy: 91.666667, Detected number: 7, Expected: 07
85. Accuracy: 91.764706, Detected number: 8, Expected: 08
86. Accuracy: 91.860465, Detected number: 4, Expected: 04
87. Accuracy: 91.954023, Detected number: 7, Expected: 07
88. Accuracy: 92.045455, Detected number: 3, Expected: 03
89. Accuracy: 92.134831, Detected number: 6, Expected: 06
90. Accuracy: 92.222222, Detected number: 1, Expected: 01
91. Accuracy: 92.307692, Detected number: 3, Expected: 03
92. Accuracy: 92.391304, Detected number: 6, Expected: 06
93. Accuracy: 91.397849, Detected number: 0, Expected: 09
94. Accuracy: 90.425532, Detected number: 0, Expected: 03
95. Accuracy: 90.526316, Detected number: 1, Expected: 01
96. Accuracy: 89.583333, Detected number: 0, Expected: 04
97. Accuracy: 89.690722, Detected number: 1, Expected: 01
98. Accuracy: 88.775510, Detected number: 1, Expected: 07
99. Accuracy: 88.888889, Detected number: 6, Expected: 06
100. Accuracy: 89.000000, Detected number: 9, Expected: 09
Accuracy: 89.000000
$stop called at time : 900235 ns : File "C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/src/fpga/tb/top_sim.v" Line 358
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2274.816 ; gain = 0.000
launch_runs synth_1 -jobs 12
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Sep 17 14:33:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/myProject1/myProject1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2292.223 ; gain = 17.406
