<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91rm9200_mc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91rm9200_mc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91rm9200_mc.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Ivan Kokshaysky</span>
<span class="cm"> * Copyright (C) SAN People</span>
<span class="cm"> *</span>
<span class="cm"> * Memory Controllers (MC, EBI, SMC, SDRAMC, BFC) - System peripherals registers.</span>
<span class="cm"> * Based on AT91RM9200 datasheet revision E.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91RM9200_MC_H</span>
<span class="cp">#define AT91RM9200_MC_H</span>

<span class="cm">/* Memory Controller */</span>
<span class="cp">#define AT91_MC_RCR		0x00			</span><span class="cm">/* MC Remap Control Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_RCB		(1 &lt;&lt;  0)		</span><span class="cm">/* Remap Command Bit */</span><span class="cp"></span>

<span class="cp">#define AT91_MC_ASR		0x04			</span><span class="cm">/* MC Abort Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_UNADD		(1 &lt;&lt;  0)		</span><span class="cm">/* Undefined Address Abort Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_MISADD		(1 &lt;&lt;  1)		</span><span class="cm">/* Misaligned Address Abort Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_ABTSZ		(3 &lt;&lt;  8)		</span><span class="cm">/* Abort Size Status */</span><span class="cp"></span>
<span class="cp">#define			AT91_MC_ABTSZ_BYTE		(0 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_MC_ABTSZ_HALFWORD		(1 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_MC_ABTSZ_WORD		(2 &lt;&lt; 8)</span>
<span class="cp">#define		AT91_MC_ABTTYP		(3 &lt;&lt; 10)		</span><span class="cm">/* Abort Type Status */</span><span class="cp"></span>
<span class="cp">#define			AT91_MC_ABTTYP_DATAREAD		(0 &lt;&lt; 10)</span>
<span class="cp">#define			AT91_MC_ABTTYP_DATAWRITE	(1 &lt;&lt; 10)</span>
<span class="cp">#define			AT91_MC_ABTTYP_FETCH		(2 &lt;&lt; 10)</span>
<span class="cp">#define		AT91_MC_MST0		(1 &lt;&lt; 16)		</span><span class="cm">/* ARM920T Abort Source */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_MST1		(1 &lt;&lt; 17)		</span><span class="cm">/* PDC Abort Source */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_MST2		(1 &lt;&lt; 18)		</span><span class="cm">/* UHP Abort Source */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_MST3		(1 &lt;&lt; 19)		</span><span class="cm">/* EMAC Abort Source */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_SVMST0		(1 &lt;&lt; 24)		</span><span class="cm">/* Saved ARM920T Abort Source */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_SVMST1		(1 &lt;&lt; 25)		</span><span class="cm">/* Saved PDC Abort Source */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_SVMST2		(1 &lt;&lt; 26)		</span><span class="cm">/* Saved UHP Abort Source */</span><span class="cp"></span>
<span class="cp">#define		AT91_MC_SVMST3		(1 &lt;&lt; 27)		</span><span class="cm">/* Saved EMAC Abort Source */</span><span class="cp"></span>

<span class="cp">#define AT91_MC_AASR		0x08			</span><span class="cm">/* MC Abort Address Status Register */</span><span class="cp"></span>

<span class="cp">#define AT91_MC_MPR		0x0c			</span><span class="cm">/* MC Master Priority Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_MPR_MSTP0		(7 &lt;&lt;  0)		</span><span class="cm">/* ARM920T Priority */</span><span class="cp"></span>
<span class="cp">#define		AT91_MPR_MSTP1		(7 &lt;&lt;  4)		</span><span class="cm">/* PDC Priority */</span><span class="cp"></span>
<span class="cp">#define		AT91_MPR_MSTP2		(7 &lt;&lt;  8)		</span><span class="cm">/* UHP Priority */</span><span class="cp"></span>
<span class="cp">#define		AT91_MPR_MSTP3		(7 &lt;&lt; 12)		</span><span class="cm">/* EMAC Priority */</span><span class="cp"></span>

<span class="cm">/* External Bus Interface (EBI) registers */</span>
<span class="cp">#define AT91_EBI_CSA		0x60			</span><span class="cm">/* Chip Select Assignment Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EBI_CS0A		(1 &lt;&lt; 0)		</span><span class="cm">/* Chip Select 0 Assignment */</span><span class="cp"></span>
<span class="cp">#define			AT91_EBI_CS0A_SMC		(0 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_EBI_CS0A_BFC		(1 &lt;&lt; 0)</span>
<span class="cp">#define		AT91_EBI_CS1A		(1 &lt;&lt; 1)		</span><span class="cm">/* Chip Select 1 Assignment */</span><span class="cp"></span>
<span class="cp">#define			AT91_EBI_CS1A_SMC		(0 &lt;&lt; 1)</span>
<span class="cp">#define			AT91_EBI_CS1A_SDRAMC		(1 &lt;&lt; 1)</span>
<span class="cp">#define		AT91_EBI_CS3A		(1 &lt;&lt; 3)		</span><span class="cm">/* Chip Select 2 Assignment */</span><span class="cp"></span>
<span class="cp">#define			AT91_EBI_CS3A_SMC		(0 &lt;&lt; 3)</span>
<span class="cp">#define			AT91_EBI_CS3A_SMC_SMARTMEDIA	(1 &lt;&lt; 3)</span>
<span class="cp">#define		AT91_EBI_CS4A		(1 &lt;&lt; 4)		</span><span class="cm">/* Chip Select 3 Assignment */</span><span class="cp"></span>
<span class="cp">#define			AT91_EBI_CS4A_SMC		(0 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_EBI_CS4A_SMC_COMPACTFLASH	(1 &lt;&lt; 4)</span>
<span class="cp">#define AT91_EBI_CFGR		(AT91_MC + 0x64)	</span><span class="cm">/* Configuration Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_EBI_DBPUC		(1 &lt;&lt; 0)		</span><span class="cm">/* Data Bus Pull-Up Configuration */</span><span class="cp"></span>

<span class="cm">/* Static Memory Controller (SMC) registers */</span>
<span class="cp">#define	AT91_SMC_CSR(n)		(0x70 + ((n) * 4))	</span><span class="cm">/* SMC Chip Select Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_NWS		(0x7f &lt;&lt;  0)		</span><span class="cm">/* Number of Wait States */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NWS_(x)	((x) &lt;&lt; 0)</span>
<span class="cp">#define		AT91_SMC_WSEN		(1    &lt;&lt;  7)		</span><span class="cm">/* Wait State Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_TDF		(0xf  &lt;&lt;  8)		</span><span class="cm">/* Data Float Time */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_TDF_(x)	((x) &lt;&lt; 8)</span>
<span class="cp">#define		AT91_SMC_BAT		(1    &lt;&lt; 12)		</span><span class="cm">/* Byte Access Type */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_DBW		(3    &lt;&lt; 13)		</span><span class="cm">/* Data Bus Width */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_DBW_16		(1 &lt;&lt; 13)</span>
<span class="cp">#define			AT91_SMC_DBW_8		(2 &lt;&lt; 13)</span>
<span class="cp">#define		AT91_SMC_DPR		(1 &lt;&lt; 15)		</span><span class="cm">/* Data Read Protocol */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_ACSS		(3 &lt;&lt; 16)		</span><span class="cm">/* Address to Chip Select Setup */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_ACSS_STD	(0 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_SMC_ACSS_1		(1 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_SMC_ACSS_2		(2 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_SMC_ACSS_3		(3 &lt;&lt; 16)</span>
<span class="cp">#define		AT91_SMC_RWSETUP	(7 &lt;&lt; 24)		</span><span class="cm">/* Read &amp; Write Signal Time Setup */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_RWSETUP_(x)	((x) &lt;&lt; 24)</span>
<span class="cp">#define		AT91_SMC_RWHOLD		(7 &lt;&lt; 28)		</span><span class="cm">/* Read &amp; Write Signal Hold Time */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_RWHOLD_(x)	((x) &lt;&lt; 28)</span>

<span class="cm">/* Burst Flash Controller register */</span>
<span class="cp">#define AT91_BFC_MR		0xc0			</span><span class="cm">/* Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_BFC_BFCOM		(3   &lt;&lt;  0)		</span><span class="cm">/* Burst Flash Controller Operating Mode */</span><span class="cp"></span>
<span class="cp">#define			AT91_BFC_BFCOM_DISABLED	(0 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_BFC_BFCOM_ASYNC	(1 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_BFC_BFCOM_BURST	(2 &lt;&lt; 0)</span>
<span class="cp">#define		AT91_BFC_BFCC		(3   &lt;&lt;  2)		</span><span class="cm">/* Burst Flash Controller Clock */</span><span class="cp"></span>
<span class="cp">#define			AT91_BFC_BFCC_MCK	(1 &lt;&lt; 2)</span>
<span class="cp">#define			AT91_BFC_BFCC_DIV2	(2 &lt;&lt; 2)</span>
<span class="cp">#define			AT91_BFC_BFCC_DIV4	(3 &lt;&lt; 2)</span>
<span class="cp">#define		AT91_BFC_AVL		(0xf &lt;&lt;  4)		</span><span class="cm">/* Address Valid Latency */</span><span class="cp"></span>
<span class="cp">#define		AT91_BFC_PAGES		(7   &lt;&lt;  8)		</span><span class="cm">/* Page Size */</span><span class="cp"></span>
<span class="cp">#define			AT91_BFC_PAGES_NO_PAGE	(0 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_BFC_PAGES_16	(1 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_BFC_PAGES_32	(2 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_BFC_PAGES_64	(3 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_BFC_PAGES_128	(4 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_BFC_PAGES_256	(5 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_BFC_PAGES_512	(6 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_BFC_PAGES_1024	(7 &lt;&lt; 8)</span>
<span class="cp">#define		AT91_BFC_OEL		(3   &lt;&lt; 12)		</span><span class="cm">/* Output Enable Latency */</span><span class="cp"></span>
<span class="cp">#define		AT91_BFC_BAAEN		(1   &lt;&lt; 16)		</span><span class="cm">/* Burst Address Advance Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_BFC_BFOEH		(1   &lt;&lt; 17)		</span><span class="cm">/* Burst Flash Output Enable Handling */</span><span class="cp"></span>
<span class="cp">#define		AT91_BFC_MUXEN		(1   &lt;&lt; 18)		</span><span class="cm">/* Multiplexed Bus Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_BFC_RDYEN		(1   &lt;&lt; 19)		</span><span class="cm">/* Ready Enable Mode */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
