###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        81607   # Number of WRITE/WRITEP commands
num_reads_done                 =       969972   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       747869   # Number of read row buffer hits
num_read_cmds                  =       969972   # Number of READ/READP commands
num_writes_done                =        81615   # Number of read requests issued
num_write_row_hits             =        50548   # Number of write row buffer hits
num_act_cmds                   =       254340   # Number of ACT commands
num_pre_cmds                   =       254311   # Number of PRE commands
num_ondemand_pres              =       230321   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9464322   # Cyles of rank active rank.0
rank_active_cycles.1           =      9187018   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       535678   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       812982   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       989069   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18535   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8453   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3470   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2388   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3037   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2335   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1055   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1056   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1484   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20706   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           24   # Write cmd latency (cycles)
write_latency[40-59]           =           29   # Write cmd latency (cycles)
write_latency[60-79]           =           62   # Write cmd latency (cycles)
write_latency[80-99]           =          140   # Write cmd latency (cycles)
write_latency[100-119]         =          224   # Write cmd latency (cycles)
write_latency[120-139]         =          353   # Write cmd latency (cycles)
write_latency[140-159]         =          512   # Write cmd latency (cycles)
write_latency[160-179]         =          802   # Write cmd latency (cycles)
write_latency[180-199]         =         1207   # Write cmd latency (cycles)
write_latency[200-]            =        78252   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       310548   # Read request latency (cycles)
read_latency[40-59]            =       110774   # Read request latency (cycles)
read_latency[60-79]            =       125337   # Read request latency (cycles)
read_latency[80-99]            =        67976   # Read request latency (cycles)
read_latency[100-119]          =        52809   # Read request latency (cycles)
read_latency[120-139]          =        45968   # Read request latency (cycles)
read_latency[140-159]          =        33782   # Read request latency (cycles)
read_latency[160-179]          =        27068   # Read request latency (cycles)
read_latency[180-199]          =        22447   # Read request latency (cycles)
read_latency[200-]             =       173262   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.07382e+08   # Write energy
read_energy                    =  3.91093e+09   # Read energy
act_energy                     =  6.95874e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.57125e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.90231e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90574e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7327e+09   # Active standby energy rank.1
average_read_latency           =      137.753   # Average read request latency (cycles)
average_interarrival           =      9.50936   # Average request interarrival latency (cycles)
total_energy                   =  1.80046e+10   # Total energy (pJ)
average_power                  =      1800.46   # Average power (mW)
average_bandwidth              =      8.97354   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        89979   # Number of WRITE/WRITEP commands
num_reads_done                 =      1083705   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       859326   # Number of read row buffer hits
num_read_cmds                  =      1083705   # Number of READ/READP commands
num_writes_done                =        89980   # Number of read requests issued
num_write_row_hits             =        53218   # Number of write row buffer hits
num_act_cmds                   =       262502   # Number of ACT commands
num_pre_cmds                   =       262473   # Number of PRE commands
num_ondemand_pres              =       237074   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9332508   # Cyles of rank active rank.0
rank_active_cycles.1           =      9291118   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       667492   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       708882   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1114844   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15259   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8475   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3138   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2403   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3132   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2269   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          993   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1043   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1511   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20623   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           14   # Write cmd latency (cycles)
write_latency[40-59]           =           16   # Write cmd latency (cycles)
write_latency[60-79]           =           30   # Write cmd latency (cycles)
write_latency[80-99]           =          102   # Write cmd latency (cycles)
write_latency[100-119]         =          164   # Write cmd latency (cycles)
write_latency[120-139]         =          286   # Write cmd latency (cycles)
write_latency[140-159]         =          443   # Write cmd latency (cycles)
write_latency[160-179]         =          705   # Write cmd latency (cycles)
write_latency[180-199]         =         1059   # Write cmd latency (cycles)
write_latency[200-]            =        87160   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       316863   # Read request latency (cycles)
read_latency[40-59]            =       121676   # Read request latency (cycles)
read_latency[60-79]            =       129001   # Read request latency (cycles)
read_latency[80-99]            =        75808   # Read request latency (cycles)
read_latency[100-119]          =        59731   # Read request latency (cycles)
read_latency[120-139]          =        51918   # Read request latency (cycles)
read_latency[140-159]          =        40294   # Read request latency (cycles)
read_latency[160-179]          =        33345   # Read request latency (cycles)
read_latency[180-199]          =        28232   # Read request latency (cycles)
read_latency[200-]             =       226834   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.49175e+08   # Write energy
read_energy                    =   4.3695e+09   # Read energy
act_energy                     =  7.18205e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.20396e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.40263e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82348e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79766e+09   # Active standby energy rank.1
average_read_latency           =      150.578   # Average read request latency (cycles)
average_interarrival           =      8.52008   # Average request interarrival latency (cycles)
total_energy                   =  1.85233e+10   # Total energy (pJ)
average_power                  =      1852.33   # Average power (mW)
average_bandwidth              =      10.0154   # Average bandwidth
