// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module simple_calculator_div10 (
        ap_ready,
        r_val,
        ap_return
);


output   ap_ready;
input  [5:0] r_val;
output  [1:0] ap_return;

wire   [5:0] mul_ln7_fu_22_p0;
wire   [7:0] mul_ln7_fu_22_p1;
wire   [12:0] mul_ln7_fu_22_p2;
wire   [12:0] mul_ln7_fu_22_p00;

simple_calculator_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U1(
    .din0(mul_ln7_fu_22_p0),
    .din1(mul_ln7_fu_22_p1),
    .dout(mul_ln7_fu_22_p2)
);

assign ap_ready = 1'b1;

assign mul_ln7_fu_22_p00 = r_val;

assign ap_return = {{mul_ln7_fu_22_p2[11:10]}};

assign mul_ln7_fu_22_p0 = mul_ln7_fu_22_p00;

assign mul_ln7_fu_22_p1 = 13'd103;

endmodule //simple_calculator_div10
