// Seed: 2978494767
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    input id_9,
    output logic id_10,
    output logic id_11,
    output id_12,
    input logic id_13,
    input id_14,
    input id_15,
    input logic id_16,
    input logic id_17,
    input id_18,
    input logic id_19,
    output logic id_20,
    input id_21
);
  logic id_22 = 1 & id_0 & 1 & 1;
endmodule
