# sv-uvm-labs
This project implements a simple hardware design using SystemVerilog and builds a verification environment based on the UVM architecture.
## Project List
### 1. Adder
https://edaplayground.com/x/Px73
