<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='525' ll='527' type='bool llvm::GCNSubtarget::hasFlatInstOffsets() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1697' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel16SelectFlatOffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3418' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1206' u='c' c='_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4082' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7032' u='c' c='_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb'/>
