{"vcs1":{"timestamp_begin":1680990143.691987907, "rt":0.36, "ut":0.16, "st":0.10}}
{"vcselab":{"timestamp_begin":1680990144.122451053, "rt":0.43, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1680990144.606465154, "rt":0.20, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680990143.339539004}
{"VCS_COMP_START_TIME": 1680990143.339539004}
{"VCS_COMP_END_TIME": 1680990144.880246773}
{"VCS_USER_OPTIONS": "+lint=all -sverilog datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337080}}
{"stitch_vcselab": {"peak_mem": 222604}}
