set_property SRC_FILE_INFO {cfile:D:/Xilinx/ip_repo/edit_AXI_MandelRISC_v1_0.srcs/constrs_1/imports/new/timing.xdc rfile:../../../edit_AXI_MandelRISC_v1_0.srcs/constrs_1/imports/new/timing.xdc id:1} [current_design]
set_property SRC_FILE_INFO {cfile:d:/Xilinx/ip_repo/AXI_MandelRISC_1.0/src/async_fifo_32x32/async_fifo_32x32/async_fifo_32x32_clocks.xdc rfile:../../../AXI_MandelRISC_1.0/src/async_fifo_32x32/async_fifo_32x32/async_fifo_32x32_clocks.xdc id:2 order:LATE scoped_inst:AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0} [current_design]
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 2 -setup -from [get_pins {AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg*/RAM*/CLK}] -through [get_nets *prod31_h* -hierarchical] -to [get_pins {AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[*]/D}]
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 1 -hold -from [get_pins {AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg*/RAM*/CLK}] -through [get_nets *prod31_h* -hierarchical] -to [get_pins {AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[*]/D}]
set_property src_info {type:SCOPED_XDC file:2 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports m00_axi_aclk]]]
set_property src_info {type:SCOPED_XDC file:2 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_ports mr_clk]]]
