
001_register_clock_configuration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008fc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a84  08000a84  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000a84  08000a84  00010a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000a88  08000a88  00010a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08000a8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  7 .bss          0000009c  20000024  20000024  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000c0  200000c0  00020024  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   000040c6  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000bf3  00000000  00000000  0002411a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000005d0  00000000  00000000  00024d10  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000548  00000000  00000000  000252e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001fba  00000000  00000000  00025828  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002083  00000000  00000000  000277e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00029865  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000017ac  00000000  00000000  000298e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002b090  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000a6c 	.word	0x08000a6c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08000a6c 	.word	0x08000a6c

080001c8 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	460b      	mov	r3, r1
 80001d2:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80001d4:	2300      	movs	r3, #0
 80001d6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80001d8:	4b08      	ldr	r3, [pc, #32]	; (80001fc <DAC_SetChannel1Data+0x34>)
 80001da:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80001dc:	68fa      	ldr	r2, [r7, #12]
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	4413      	add	r3, r2
 80001e2:	3308      	adds	r3, #8
 80001e4:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	461a      	mov	r2, r3
 80001ea:	887b      	ldrh	r3, [r7, #2]
 80001ec:	6013      	str	r3, [r2, #0]
}
 80001ee:	bf00      	nop
 80001f0:	3714      	adds	r7, #20
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	40007400 	.word	0x40007400

08000200 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000200:	b480      	push	{r7}
 8000202:	b085      	sub	sp, #20
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
 8000208:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800020a:	2300      	movs	r3, #0
 800020c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000214:	68fa      	ldr	r2, [r7, #12]
 8000216:	4b25      	ldr	r3, [pc, #148]	; (80002ac <DMA_Init+0xac>)
 8000218:	4013      	ands	r3, r2
 800021a:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	681a      	ldr	r2, [r3, #0]
 8000220:	683b      	ldr	r3, [r7, #0]
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000226:	683b      	ldr	r3, [r7, #0]
 8000228:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800022a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800022c:	683b      	ldr	r3, [r7, #0]
 800022e:	699b      	ldr	r3, [r3, #24]
 8000230:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000236:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000238:	683b      	ldr	r3, [r7, #0]
 800023a:	6a1b      	ldr	r3, [r3, #32]
 800023c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800023e:	683b      	ldr	r3, [r7, #0]
 8000240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000242:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000248:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800024e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000250:	683b      	ldr	r3, [r7, #0]
 8000252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000254:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	695b      	ldr	r3, [r3, #20]
 8000266:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	f023 0307 	bic.w	r3, r3, #7
 800026e:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000270:	683b      	ldr	r3, [r7, #0]
 8000272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000274:	683b      	ldr	r3, [r7, #0]
 8000276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000278:	4313      	orrs	r3, r2
 800027a:	68fa      	ldr	r2, [r7, #12]
 800027c:	4313      	orrs	r3, r2
 800027e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	68fa      	ldr	r2, [r7, #12]
 8000284:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000286:	683b      	ldr	r3, [r7, #0]
 8000288:	691a      	ldr	r2, [r3, #16]
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	685a      	ldr	r2, [r3, #4]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	689a      	ldr	r2, [r3, #8]
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	60da      	str	r2, [r3, #12]
}
 800029e:	bf00      	nop
 80002a0:	3714      	adds	r7, #20
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	f01c803f 	.word	0xf01c803f

080002b0 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
 80002b8:	460b      	mov	r3, r1
 80002ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002bc:	78fb      	ldrb	r3, [r7, #3]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d006      	beq.n	80002d0 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f043 0201 	orr.w	r2, r3, #1
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002ce:	e005      	b.n	80002dc <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	f023 0201 	bic.w	r2, r3, #1
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	601a      	str	r2, [r3, #0]
}
 80002dc:	bf00      	nop
 80002de:	370c      	adds	r7, #12
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr

080002e8 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80002f0:	2300      	movs	r3, #0
 80002f2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	f003 0301 	and.w	r3, r3, #1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d002      	beq.n	8000306 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000300:	2301      	movs	r3, #1
 8000302:	73fb      	strb	r3, [r7, #15]
 8000304:	e001      	b.n	800030a <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000306:	2300      	movs	r3, #0
 8000308:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800030a:	7bfb      	ldrb	r3, [r7, #15]
}
 800030c:	4618      	mov	r0, r3
 800030e:	3714      	adds	r7, #20
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr

08000318 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000318:	b480      	push	{r7}
 800031a:	b087      	sub	sp, #28
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
 8000320:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000322:	2300      	movs	r3, #0
 8000324:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000326:	2300      	movs	r3, #0
 8000328:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	4a15      	ldr	r2, [pc, #84]	; (8000384 <DMA_GetFlagStatus+0x6c>)
 800032e:	4293      	cmp	r3, r2
 8000330:	d802      	bhi.n	8000338 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000332:	4b15      	ldr	r3, [pc, #84]	; (8000388 <DMA_GetFlagStatus+0x70>)
 8000334:	613b      	str	r3, [r7, #16]
 8000336:	e001      	b.n	800033c <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000338:	4b14      	ldr	r3, [pc, #80]	; (800038c <DMA_GetFlagStatus+0x74>)
 800033a:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800033c:	683b      	ldr	r3, [r7, #0]
 800033e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000342:	2b00      	cmp	r3, #0
 8000344:	d003      	beq.n	800034e <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000346:	693b      	ldr	r3, [r7, #16]
 8000348:	685b      	ldr	r3, [r3, #4]
 800034a:	60fb      	str	r3, [r7, #12]
 800034c:	e002      	b.n	8000354 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800034e:	693b      	ldr	r3, [r7, #16]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800035a:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800035e:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000360:	68fa      	ldr	r2, [r7, #12]
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	4013      	ands	r3, r2
 8000366:	2b00      	cmp	r3, #0
 8000368:	d002      	beq.n	8000370 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800036a:	2301      	movs	r3, #1
 800036c:	75fb      	strb	r3, [r7, #23]
 800036e:	e001      	b.n	8000374 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000370:	2300      	movs	r3, #0
 8000372:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000374:	7dfb      	ldrb	r3, [r7, #23]
}
 8000376:	4618      	mov	r0, r3
 8000378:	371c      	adds	r7, #28
 800037a:	46bd      	mov	sp, r7
 800037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000380:	4770      	bx	lr
 8000382:	bf00      	nop
 8000384:	4002640f 	.word	0x4002640f
 8000388:	40026000 	.word	0x40026000
 800038c:	40026400 	.word	0x40026400

08000390 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
 8000398:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a10      	ldr	r2, [pc, #64]	; (80003e0 <DMA_ClearFlag+0x50>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d802      	bhi.n	80003a8 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003a2:	4b10      	ldr	r3, [pc, #64]	; (80003e4 <DMA_ClearFlag+0x54>)
 80003a4:	60fb      	str	r3, [r7, #12]
 80003a6:	e001      	b.n	80003ac <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003a8:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <DMA_ClearFlag+0x58>)
 80003aa:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003ac:	683b      	ldr	r3, [r7, #0]
 80003ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d007      	beq.n	80003c6 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003bc:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003c0:	68fa      	ldr	r2, [r7, #12]
 80003c2:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80003c4:	e006      	b.n	80003d4 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003cc:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003d0:	68fa      	ldr	r2, [r7, #12]
 80003d2:	6093      	str	r3, [r2, #8]
}
 80003d4:	bf00      	nop
 80003d6:	3714      	adds	r7, #20
 80003d8:	46bd      	mov	sp, r7
 80003da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003de:	4770      	bx	lr
 80003e0:	4002640f 	.word	0x4002640f
 80003e4:	40026000 	.word	0x40026000
 80003e8:	40026400 	.word	0x40026400

080003ec <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80003f0:	4a12      	ldr	r2, [pc, #72]	; (800043c <RCC_DeInit+0x50>)
 80003f2:	4b12      	ldr	r3, [pc, #72]	; (800043c <RCC_DeInit+0x50>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	f043 0301 	orr.w	r3, r3, #1
 80003fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003fc:	4b0f      	ldr	r3, [pc, #60]	; (800043c <RCC_DeInit+0x50>)
 80003fe:	2200      	movs	r2, #0
 8000400:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 8000402:	4a0e      	ldr	r2, [pc, #56]	; (800043c <RCC_DeInit+0x50>)
 8000404:	4b0d      	ldr	r3, [pc, #52]	; (800043c <RCC_DeInit+0x50>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 800040c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000410:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000412:	4b0a      	ldr	r3, [pc, #40]	; (800043c <RCC_DeInit+0x50>)
 8000414:	4a0a      	ldr	r2, [pc, #40]	; (8000440 <RCC_DeInit+0x54>)
 8000416:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000418:	4b08      	ldr	r3, [pc, #32]	; (800043c <RCC_DeInit+0x50>)
 800041a:	4a0a      	ldr	r2, [pc, #40]	; (8000444 <RCC_DeInit+0x58>)
 800041c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000420:	4a06      	ldr	r2, [pc, #24]	; (800043c <RCC_DeInit+0x50>)
 8000422:	4b06      	ldr	r3, [pc, #24]	; (800043c <RCC_DeInit+0x50>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800042a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800042c:	4b03      	ldr	r3, [pc, #12]	; (800043c <RCC_DeInit+0x50>)
 800042e:	2200      	movs	r2, #0
 8000430:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 8000432:	bf00      	nop
 8000434:	46bd      	mov	sp, r7
 8000436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043a:	4770      	bx	lr
 800043c:	40023800 	.word	0x40023800
 8000440:	24003010 	.word	0x24003010
 8000444:	20003000 	.word	0x20003000

08000448 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	460b      	mov	r3, r1
 8000452:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	887a      	ldrh	r2, [r7, #2]
 8000458:	819a      	strh	r2, [r3, #12]
}
 800045a:	bf00      	nop
 800045c:	370c      	adds	r7, #12
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr

08000466 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000466:	b480      	push	{r7}
 8000468:	b085      	sub	sp, #20
 800046a:	af00      	add	r7, sp, #0
 800046c:	6078      	str	r0, [r7, #4]
 800046e:	460b      	mov	r3, r1
 8000470:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000472:	2300      	movs	r3, #0
 8000474:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	891b      	ldrh	r3, [r3, #8]
 800047a:	b29a      	uxth	r2, r3
 800047c:	887b      	ldrh	r3, [r7, #2]
 800047e:	4013      	ands	r3, r2
 8000480:	b29b      	uxth	r3, r3
 8000482:	2b00      	cmp	r3, #0
 8000484:	d002      	beq.n	800048c <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000486:	2301      	movs	r3, #1
 8000488:	73fb      	strb	r3, [r7, #15]
 800048a:	e001      	b.n	8000490 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800048c:	2300      	movs	r3, #0
 800048e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000490:	7bfb      	ldrb	r3, [r7, #15]
}
 8000492:	4618      	mov	r0, r3
 8000494:	3714      	adds	r7, #20
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr
	...

080004a0 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80004a4:	4b38      	ldr	r3, [pc, #224]	; (8000588 <Audio_MAL_IRQHandler+0xe8>)
 80004a6:	681a      	ldr	r2, [r3, #0]
 80004a8:	4b38      	ldr	r3, [pc, #224]	; (800058c <Audio_MAL_IRQHandler+0xec>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4619      	mov	r1, r3
 80004ae:	4610      	mov	r0, r2
 80004b0:	f7ff ff32 	bl	8000318 <DMA_GetFlagStatus>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d064      	beq.n	8000584 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80004ba:	4b35      	ldr	r3, [pc, #212]	; (8000590 <Audio_MAL_IRQHandler+0xf0>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d04c      	beq.n	800055c <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80004c2:	bf00      	nop
 80004c4:	4b30      	ldr	r3, [pc, #192]	; (8000588 <Audio_MAL_IRQHandler+0xe8>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4618      	mov	r0, r3
 80004ca:	f7ff ff0d 	bl	80002e8 <DMA_GetCmdStatus>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d1f7      	bne.n	80004c4 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80004d4:	4b2c      	ldr	r3, [pc, #176]	; (8000588 <Audio_MAL_IRQHandler+0xe8>)
 80004d6:	681a      	ldr	r2, [r3, #0]
 80004d8:	4b2c      	ldr	r3, [pc, #176]	; (800058c <Audio_MAL_IRQHandler+0xec>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4619      	mov	r1, r3
 80004de:	4610      	mov	r0, r2
 80004e0:	f7ff ff56 	bl	8000390 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80004e4:	4b2b      	ldr	r3, [pc, #172]	; (8000594 <Audio_MAL_IRQHandler+0xf4>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	461a      	mov	r2, r3
 80004ea:	4b2b      	ldr	r3, [pc, #172]	; (8000598 <Audio_MAL_IRQHandler+0xf8>)
 80004ec:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80004ee:	4b28      	ldr	r3, [pc, #160]	; (8000590 <Audio_MAL_IRQHandler+0xf0>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80004f6:	4293      	cmp	r3, r2
 80004f8:	bf28      	it	cs
 80004fa:	4613      	movcs	r3, r2
 80004fc:	4a26      	ldr	r2, [pc, #152]	; (8000598 <Audio_MAL_IRQHandler+0xf8>)
 80004fe:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000500:	4b21      	ldr	r3, [pc, #132]	; (8000588 <Audio_MAL_IRQHandler+0xe8>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4924      	ldr	r1, [pc, #144]	; (8000598 <Audio_MAL_IRQHandler+0xf8>)
 8000506:	4618      	mov	r0, r3
 8000508:	f7ff fe7a 	bl	8000200 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 800050c:	4b1e      	ldr	r3, [pc, #120]	; (8000588 <Audio_MAL_IRQHandler+0xe8>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2101      	movs	r1, #1
 8000512:	4618      	mov	r0, r3
 8000514:	f7ff fecc 	bl	80002b0 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000518:	4b1e      	ldr	r3, [pc, #120]	; (8000594 <Audio_MAL_IRQHandler+0xf4>)
 800051a:	681a      	ldr	r2, [r3, #0]
 800051c:	4b1c      	ldr	r3, [pc, #112]	; (8000590 <Audio_MAL_IRQHandler+0xf0>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000524:	d203      	bcs.n	800052e <Audio_MAL_IRQHandler+0x8e>
 8000526:	4b1a      	ldr	r3, [pc, #104]	; (8000590 <Audio_MAL_IRQHandler+0xf0>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	005b      	lsls	r3, r3, #1
 800052c:	e000      	b.n	8000530 <Audio_MAL_IRQHandler+0x90>
 800052e:	4b1b      	ldr	r3, [pc, #108]	; (800059c <Audio_MAL_IRQHandler+0xfc>)
 8000530:	4413      	add	r3, r2
 8000532:	4a18      	ldr	r2, [pc, #96]	; (8000594 <Audio_MAL_IRQHandler+0xf4>)
 8000534:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000536:	4b16      	ldr	r3, [pc, #88]	; (8000590 <Audio_MAL_IRQHandler+0xf0>)
 8000538:	681a      	ldr	r2, [r3, #0]
 800053a:	4b15      	ldr	r3, [pc, #84]	; (8000590 <Audio_MAL_IRQHandler+0xf0>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000542:	428b      	cmp	r3, r1
 8000544:	bf28      	it	cs
 8000546:	460b      	movcs	r3, r1
 8000548:	1ad3      	subs	r3, r2, r3
 800054a:	4a11      	ldr	r2, [pc, #68]	; (8000590 <Audio_MAL_IRQHandler+0xf0>)
 800054c:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800054e:	4b0e      	ldr	r3, [pc, #56]	; (8000588 <Audio_MAL_IRQHandler+0xe8>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	2101      	movs	r1, #1
 8000554:	4618      	mov	r0, r3
 8000556:	f7ff feab 	bl	80002b0 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800055a:	e013      	b.n	8000584 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 800055c:	4b0a      	ldr	r3, [pc, #40]	; (8000588 <Audio_MAL_IRQHandler+0xe8>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2100      	movs	r1, #0
 8000562:	4618      	mov	r0, r3
 8000564:	f7ff fea4 	bl	80002b0 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000568:	4b07      	ldr	r3, [pc, #28]	; (8000588 <Audio_MAL_IRQHandler+0xe8>)
 800056a:	681a      	ldr	r2, [r3, #0]
 800056c:	4b07      	ldr	r3, [pc, #28]	; (800058c <Audio_MAL_IRQHandler+0xec>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4619      	mov	r1, r3
 8000572:	4610      	mov	r0, r2
 8000574:	f7ff ff0c 	bl	8000390 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000578:	4b06      	ldr	r3, [pc, #24]	; (8000594 <Audio_MAL_IRQHandler+0xf4>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	2100      	movs	r1, #0
 800057e:	4618      	mov	r0, r3
 8000580:	f000 f8b6 	bl	80006f0 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8000584:	bf00      	nop
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20000008 	.word	0x20000008
 800058c:	2000000c 	.word	0x2000000c
 8000590:	20000000 	.word	0x20000000
 8000594:	20000040 	.word	0x20000040
 8000598:	20000080 	.word	0x20000080
 800059c:	0001fffe 	.word	0x0001fffe

080005a0 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80005a4:	f7ff ff7c 	bl	80004a0 <Audio_MAL_IRQHandler>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}

080005ac <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80005b0:	f7ff ff76 	bl	80004a0 <Audio_MAL_IRQHandler>
}
 80005b4:	bf00      	nop
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80005bc:	2102      	movs	r1, #2
 80005be:	480d      	ldr	r0, [pc, #52]	; (80005f4 <SPI3_IRQHandler+0x3c>)
 80005c0:	f7ff ff51 	bl	8000466 <SPI_I2S_GetFlagStatus>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d011      	beq.n	80005ee <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80005ca:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <SPI3_IRQHandler+0x40>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b02      	cmp	r3, #2
 80005d0:	d106      	bne.n	80005e0 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80005d2:	f000 f898 	bl	8000706 <EVAL_AUDIO_GetSampleCallBack>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4619      	mov	r1, r3
 80005da:	2004      	movs	r0, #4
 80005dc:	f7ff fdf4 	bl	80001c8 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80005e0:	f000 f891 	bl	8000706 <EVAL_AUDIO_GetSampleCallBack>
 80005e4:	4603      	mov	r3, r0
 80005e6:	4619      	mov	r1, r3
 80005e8:	4802      	ldr	r0, [pc, #8]	; (80005f4 <SPI3_IRQHandler+0x3c>)
 80005ea:	f7ff ff2d 	bl	8000448 <SPI_I2S_SendData>
  }
}
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40003c00 	.word	0x40003c00
 80005f8:	20000004 	.word	0x20000004

080005fc <RCC_Config>:
extern uint32_t SystemCoreClock;

uint32_t systemClock;

void RCC_Config(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
	RCC->CR &= 0x00000083;
 8000600:	4a2c      	ldr	r2, [pc, #176]	; (80006b4 <RCC_Config+0xb8>)
 8000602:	4b2c      	ldr	r3, [pc, #176]	; (80006b4 <RCC_Config+0xb8>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	f003 0383 	and.w	r3, r3, #131	; 0x83
 800060a:	6013      	str	r3, [r2, #0]
	RCC->CR &= ~(1<<0);                     //HSI OFF
 800060c:	4a29      	ldr	r2, [pc, #164]	; (80006b4 <RCC_Config+0xb8>)
 800060e:	4b29      	ldr	r3, [pc, #164]	; (80006b4 <RCC_Config+0xb8>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f023 0301 	bic.w	r3, r3, #1
 8000616:	6013      	str	r3, [r2, #0]
	RCC->CR |= 1<<16;                      // HSE ON
 8000618:	4a26      	ldr	r2, [pc, #152]	; (80006b4 <RCC_Config+0xb8>)
 800061a:	4b26      	ldr	r3, [pc, #152]	; (80006b4 <RCC_Config+0xb8>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000622:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & (1<<17)));           // WAIT HSE ACTIVE
 8000624:	bf00      	nop
 8000626:	4b23      	ldr	r3, [pc, #140]	; (80006b4 <RCC_Config+0xb8>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800062e:	2b00      	cmp	r3, #0
 8000630:	d0f9      	beq.n	8000626 <RCC_Config+0x2a>
	RCC->CR |= 1<<19;
 8000632:	4a20      	ldr	r2, [pc, #128]	; (80006b4 <RCC_Config+0xb8>)
 8000634:	4b1f      	ldr	r3, [pc, #124]	; (80006b4 <RCC_Config+0xb8>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800063c:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (1<<2); //PLLM2 1     div->4
	RCC->PLLCFGR &= ~(1<<3); //PLLM3 0    div->4
	RCC->PLLCFGR &= ~(1<<4); //PLLM4 0    div->4
	RCC->PLLCFGR &= ~(1<<5); //PLLM5 0    div->4*/

	RCC->PLLCFGR = 0X00000000;            //PLLCFGR RESET
 800063e:	4b1d      	ldr	r3, [pc, #116]	; (80006b4 <RCC_Config+0xb8>)
 8000640:	2200      	movs	r2, #0
 8000642:	605a      	str	r2, [r3, #4]
	RCC->PLLCFGR |= (1<<22);              //PLL SOURCE HSE
 8000644:	4a1b      	ldr	r2, [pc, #108]	; (80006b4 <RCC_Config+0xb8>)
 8000646:	4b1b      	ldr	r3, [pc, #108]	; (80006b4 <RCC_Config+0xb8>)
 8000648:	685b      	ldr	r3, [r3, #4]
 800064a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800064e:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (4<<0);               //PLL M 4
 8000650:	4a18      	ldr	r2, [pc, #96]	; (80006b4 <RCC_Config+0xb8>)
 8000652:	4b18      	ldr	r3, [pc, #96]	; (80006b4 <RCC_Config+0xb8>)
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	f043 0304 	orr.w	r3, r3, #4
 800065a:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (168<<6);             //PLL N 168
 800065c:	4a15      	ldr	r2, [pc, #84]	; (80006b4 <RCC_Config+0xb8>)
 800065e:	4b15      	ldr	r3, [pc, #84]	; (80006b4 <RCC_Config+0xb8>)
 8000660:	685b      	ldr	r3, [r3, #4]
 8000662:	f443 5328 	orr.w	r3, r3, #10752	; 0x2a00
 8000666:	6053      	str	r3, [r2, #4]

	RCC->CR |= (1<<24);              //PLL ON
 8000668:	4a12      	ldr	r2, [pc, #72]	; (80006b4 <RCC_Config+0xb8>)
 800066a:	4b12      	ldr	r3, [pc, #72]	; (80006b4 <RCC_Config+0xb8>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000672:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & (1<<25)));           // WAIT PLL ACTIVE
 8000674:	bf00      	nop
 8000676:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <RCC_Config+0xb8>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800067e:	2b00      	cmp	r3, #0
 8000680:	d0f9      	beq.n	8000676 <RCC_Config+0x7a>

	RCC->CFGR &= ~(1<<0);
 8000682:	4a0c      	ldr	r2, [pc, #48]	; (80006b4 <RCC_Config+0xb8>)
 8000684:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <RCC_Config+0xb8>)
 8000686:	689b      	ldr	r3, [r3, #8]
 8000688:	f023 0301 	bic.w	r3, r3, #1
 800068c:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (1<<1);                //system clock is pll
 800068e:	4a09      	ldr	r2, [pc, #36]	; (80006b4 <RCC_Config+0xb8>)
 8000690:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <RCC_Config+0xb8>)
 8000692:	689b      	ldr	r3, [r3, #8]
 8000694:	f043 0302 	orr.w	r3, r3, #2
 8000698:	6093      	str	r3, [r2, #8]
	while(!(RCC->CFGR & (1<<1)));       //select system clock pll clock
 800069a:	bf00      	nop
 800069c:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <RCC_Config+0xb8>)
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	f003 0302 	and.w	r3, r3, #2
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d0f9      	beq.n	800069c <RCC_Config+0xa0>


}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	40023800 	.word	0x40023800

080006b8 <main>:



int main(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  systemClock= SystemCoreClock;
 80006bc:	4b0a      	ldr	r3, [pc, #40]	; (80006e8 <main+0x30>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a0a      	ldr	r2, [pc, #40]	; (80006ec <main+0x34>)
 80006c2:	6013      	str	r3, [r2, #0]

  RCC_DeInit();
 80006c4:	f7ff fe92 	bl	80003ec <RCC_DeInit>

  SystemCoreClockUpdate(); // 16 000 000
 80006c8:	f000 f8b4 	bl	8000834 <SystemCoreClockUpdate>

  systemClock = SystemCoreClock;
 80006cc:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <main+0x30>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a06      	ldr	r2, [pc, #24]	; (80006ec <main+0x34>)
 80006d2:	6013      	str	r3, [r2, #0]

  RCC_Config();
 80006d4:	f7ff ff92 	bl	80005fc <RCC_Config>

  SystemCoreClockUpdate();
 80006d8:	f000 f8ac 	bl	8000834 <SystemCoreClockUpdate>

  systemClock = SystemCoreClock;
 80006dc:	4b02      	ldr	r3, [pc, #8]	; (80006e8 <main+0x30>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a02      	ldr	r2, [pc, #8]	; (80006ec <main+0x34>)
 80006e2:	6013      	str	r3, [r2, #0]

  while (1)
 80006e4:	e7fe      	b.n	80006e4 <main+0x2c>
 80006e6:	bf00      	nop
 80006e8:	20000010 	.word	0x20000010
 80006ec:	200000bc 	.word	0x200000bc

080006f0 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80006fa:	bf00      	nop
}
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr

08000706 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8000706:	b480      	push	{r7}
 8000708:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 800070a:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800070e:	4618      	mov	r0, r3
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr

08000718 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000718:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000750 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800071c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800071e:	e003      	b.n	8000728 <LoopCopyDataInit>

08000720 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000720:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000722:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000724:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000726:	3104      	adds	r1, #4

08000728 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000728:	480b      	ldr	r0, [pc, #44]	; (8000758 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800072a:	4b0c      	ldr	r3, [pc, #48]	; (800075c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800072c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800072e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000730:	d3f6      	bcc.n	8000720 <CopyDataInit>
  ldr  r2, =_sbss
 8000732:	4a0b      	ldr	r2, [pc, #44]	; (8000760 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000734:	e002      	b.n	800073c <LoopFillZerobss>

08000736 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000736:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000738:	f842 3b04 	str.w	r3, [r2], #4

0800073c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800073c:	4b09      	ldr	r3, [pc, #36]	; (8000764 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800073e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000740:	d3f9      	bcc.n	8000736 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000742:	f000 f841 	bl	80007c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000746:	f000 f96d 	bl	8000a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800074a:	f7ff ffb5 	bl	80006b8 <main>
  bx  lr    
 800074e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000750:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000754:	08000a8c 	.word	0x08000a8c
  ldr  r0, =_sdata
 8000758:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800075c:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 8000760:	20000024 	.word	0x20000024
  ldr  r3, = _ebss
 8000764:	200000c0 	.word	0x200000c0

08000768 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000768:	e7fe      	b.n	8000768 <ADC_IRQHandler>

0800076a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800076a:	b480      	push	{r7}
 800076c:	af00      	add	r7, sp, #0
}
 800076e:	bf00      	nop
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr

08000778 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800077c:	e7fe      	b.n	800077c <HardFault_Handler+0x4>

0800077e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800077e:	b480      	push	{r7}
 8000780:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000782:	e7fe      	b.n	8000782 <MemManage_Handler+0x4>

08000784 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000788:	e7fe      	b.n	8000788 <BusFault_Handler+0x4>

0800078a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800078a:	b480      	push	{r7}
 800078c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800078e:	e7fe      	b.n	800078e <UsageFault_Handler+0x4>

08000790 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr

0800079e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800079e:	b480      	push	{r7}
 80007a0:	af00      	add	r7, sp, #0
}
 80007a2:	bf00      	nop
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
}
 80007b0:	bf00      	nop
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr

080007ba <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80007ba:	b480      	push	{r7}
 80007bc:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80007be:	bf00      	nop
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr

080007c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007cc:	4a16      	ldr	r2, [pc, #88]	; (8000828 <SystemInit+0x60>)
 80007ce:	4b16      	ldr	r3, [pc, #88]	; (8000828 <SystemInit+0x60>)
 80007d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80007dc:	4a13      	ldr	r2, [pc, #76]	; (800082c <SystemInit+0x64>)
 80007de:	4b13      	ldr	r3, [pc, #76]	; (800082c <SystemInit+0x64>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	f043 0301 	orr.w	r3, r3, #1
 80007e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80007e8:	4b10      	ldr	r3, [pc, #64]	; (800082c <SystemInit+0x64>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80007ee:	4a0f      	ldr	r2, [pc, #60]	; (800082c <SystemInit+0x64>)
 80007f0:	4b0e      	ldr	r3, [pc, #56]	; (800082c <SystemInit+0x64>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80007f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	; (800082c <SystemInit+0x64>)
 8000800:	4a0b      	ldr	r2, [pc, #44]	; (8000830 <SystemInit+0x68>)
 8000802:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000804:	4a09      	ldr	r2, [pc, #36]	; (800082c <SystemInit+0x64>)
 8000806:	4b09      	ldr	r3, [pc, #36]	; (800082c <SystemInit+0x64>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800080e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000810:	4b06      	ldr	r3, [pc, #24]	; (800082c <SystemInit+0x64>)
 8000812:	2200      	movs	r2, #0
 8000814:	60da      	str	r2, [r3, #12]
  _ExtMemCtl();
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000816:	f000 f889 	bl	800092c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800081a:	4b03      	ldr	r3, [pc, #12]	; (8000828 <SystemInit+0x60>)
 800081c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000820:	609a      	str	r2, [r3, #8]
#endif
}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	e000ed00 	.word	0xe000ed00
 800082c:	40023800 	.word	0x40023800
 8000830:	24003010 	.word	0x24003010

08000834 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000834:	b480      	push	{r7}
 8000836:	b087      	sub	sp, #28
 8000838:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
 800083e:	2300      	movs	r3, #0
 8000840:	617b      	str	r3, [r7, #20]
 8000842:	2302      	movs	r3, #2
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	2300      	movs	r3, #0
 8000848:	60bb      	str	r3, [r7, #8]
 800084a:	2302      	movs	r3, #2
 800084c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800084e:	4b32      	ldr	r3, [pc, #200]	; (8000918 <SystemCoreClockUpdate+0xe4>)
 8000850:	689b      	ldr	r3, [r3, #8]
 8000852:	f003 030c 	and.w	r3, r3, #12
 8000856:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000858:	693b      	ldr	r3, [r7, #16]
 800085a:	2b04      	cmp	r3, #4
 800085c:	d007      	beq.n	800086e <SystemCoreClockUpdate+0x3a>
 800085e:	2b08      	cmp	r3, #8
 8000860:	d009      	beq.n	8000876 <SystemCoreClockUpdate+0x42>
 8000862:	2b00      	cmp	r3, #0
 8000864:	d13d      	bne.n	80008e2 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000866:	4b2d      	ldr	r3, [pc, #180]	; (800091c <SystemCoreClockUpdate+0xe8>)
 8000868:	4a2d      	ldr	r2, [pc, #180]	; (8000920 <SystemCoreClockUpdate+0xec>)
 800086a:	601a      	str	r2, [r3, #0]
      break;
 800086c:	e03d      	b.n	80008ea <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800086e:	4b2b      	ldr	r3, [pc, #172]	; (800091c <SystemCoreClockUpdate+0xe8>)
 8000870:	4a2c      	ldr	r2, [pc, #176]	; (8000924 <SystemCoreClockUpdate+0xf0>)
 8000872:	601a      	str	r2, [r3, #0]
      break;
 8000874:	e039      	b.n	80008ea <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000876:	4b28      	ldr	r3, [pc, #160]	; (8000918 <SystemCoreClockUpdate+0xe4>)
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	0d9b      	lsrs	r3, r3, #22
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000882:	4b25      	ldr	r3, [pc, #148]	; (8000918 <SystemCoreClockUpdate+0xe4>)
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800088a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d00c      	beq.n	80008ac <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000892:	4a24      	ldr	r2, [pc, #144]	; (8000924 <SystemCoreClockUpdate+0xf0>)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	fbb2 f3f3 	udiv	r3, r2, r3
 800089a:	4a1f      	ldr	r2, [pc, #124]	; (8000918 <SystemCoreClockUpdate+0xe4>)
 800089c:	6852      	ldr	r2, [r2, #4]
 800089e:	0992      	lsrs	r2, r2, #6
 80008a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80008a4:	fb02 f303 	mul.w	r3, r2, r3
 80008a8:	617b      	str	r3, [r7, #20]
 80008aa:	e00b      	b.n	80008c4 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80008ac:	4a1c      	ldr	r2, [pc, #112]	; (8000920 <SystemCoreClockUpdate+0xec>)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80008b4:	4a18      	ldr	r2, [pc, #96]	; (8000918 <SystemCoreClockUpdate+0xe4>)
 80008b6:	6852      	ldr	r2, [r2, #4]
 80008b8:	0992      	lsrs	r2, r2, #6
 80008ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80008be:	fb02 f303 	mul.w	r3, r2, r3
 80008c2:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <SystemCoreClockUpdate+0xe4>)
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	0c1b      	lsrs	r3, r3, #16
 80008ca:	f003 0303 	and.w	r3, r3, #3
 80008ce:	3301      	adds	r3, #1
 80008d0:	005b      	lsls	r3, r3, #1
 80008d2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80008d4:	697a      	ldr	r2, [r7, #20]
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80008dc:	4a0f      	ldr	r2, [pc, #60]	; (800091c <SystemCoreClockUpdate+0xe8>)
 80008de:	6013      	str	r3, [r2, #0]
      break;
 80008e0:	e003      	b.n	80008ea <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <SystemCoreClockUpdate+0xe8>)
 80008e4:	4a0e      	ldr	r2, [pc, #56]	; (8000920 <SystemCoreClockUpdate+0xec>)
 80008e6:	601a      	str	r2, [r3, #0]
      break;
 80008e8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80008ea:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <SystemCoreClockUpdate+0xe4>)
 80008ec:	689b      	ldr	r3, [r3, #8]
 80008ee:	091b      	lsrs	r3, r3, #4
 80008f0:	f003 030f 	and.w	r3, r3, #15
 80008f4:	4a0c      	ldr	r2, [pc, #48]	; (8000928 <SystemCoreClockUpdate+0xf4>)
 80008f6:	5cd3      	ldrb	r3, [r2, r3]
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80008fc:	4b07      	ldr	r3, [pc, #28]	; (800091c <SystemCoreClockUpdate+0xe8>)
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	693b      	ldr	r3, [r7, #16]
 8000902:	fa22 f303 	lsr.w	r3, r2, r3
 8000906:	4a05      	ldr	r2, [pc, #20]	; (800091c <SystemCoreClockUpdate+0xe8>)
 8000908:	6013      	str	r3, [r2, #0]
}
 800090a:	bf00      	nop
 800090c:	371c      	adds	r7, #28
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	40023800 	.word	0x40023800
 800091c:	20000010 	.word	0x20000010
 8000920:	00f42400 	.word	0x00f42400
 8000924:	007a1200 	.word	0x007a1200
 8000928:	20000014 	.word	0x20000014

0800092c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	607b      	str	r3, [r7, #4]
 8000936:	2300      	movs	r3, #0
 8000938:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800093a:	4a36      	ldr	r2, [pc, #216]	; (8000a14 <SetSysClock+0xe8>)
 800093c:	4b35      	ldr	r3, [pc, #212]	; (8000a14 <SetSysClock+0xe8>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000944:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000946:	4b33      	ldr	r3, [pc, #204]	; (8000a14 <SetSysClock+0xe8>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800094e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3301      	adds	r3, #1
 8000954:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d103      	bne.n	8000964 <SetSysClock+0x38>
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000962:	d1f0      	bne.n	8000946 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000964:	4b2b      	ldr	r3, [pc, #172]	; (8000a14 <SetSysClock+0xe8>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800096c:	2b00      	cmp	r3, #0
 800096e:	d002      	beq.n	8000976 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000970:	2301      	movs	r3, #1
 8000972:	603b      	str	r3, [r7, #0]
 8000974:	e001      	b.n	800097a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000976:	2300      	movs	r3, #0
 8000978:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d142      	bne.n	8000a06 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000980:	4a24      	ldr	r2, [pc, #144]	; (8000a14 <SetSysClock+0xe8>)
 8000982:	4b24      	ldr	r3, [pc, #144]	; (8000a14 <SetSysClock+0xe8>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000986:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800098a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800098c:	4a22      	ldr	r2, [pc, #136]	; (8000a18 <SetSysClock+0xec>)
 800098e:	4b22      	ldr	r3, [pc, #136]	; (8000a18 <SetSysClock+0xec>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000996:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000998:	4a1e      	ldr	r2, [pc, #120]	; (8000a14 <SetSysClock+0xe8>)
 800099a:	4b1e      	ldr	r3, [pc, #120]	; (8000a14 <SetSysClock+0xe8>)
 800099c:	689b      	ldr	r3, [r3, #8]
 800099e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80009a0:	4a1c      	ldr	r2, [pc, #112]	; (8000a14 <SetSysClock+0xe8>)
 80009a2:	4b1c      	ldr	r3, [pc, #112]	; (8000a14 <SetSysClock+0xe8>)
 80009a4:	689b      	ldr	r3, [r3, #8]
 80009a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009aa:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80009ac:	4a19      	ldr	r2, [pc, #100]	; (8000a14 <SetSysClock+0xe8>)
 80009ae:	4b19      	ldr	r3, [pc, #100]	; (8000a14 <SetSysClock+0xe8>)
 80009b0:	689b      	ldr	r3, [r3, #8]
 80009b2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80009b6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80009b8:	4b16      	ldr	r3, [pc, #88]	; (8000a14 <SetSysClock+0xe8>)
 80009ba:	4a18      	ldr	r2, [pc, #96]	; (8000a1c <SetSysClock+0xf0>)
 80009bc:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80009be:	4a15      	ldr	r2, [pc, #84]	; (8000a14 <SetSysClock+0xe8>)
 80009c0:	4b14      	ldr	r3, [pc, #80]	; (8000a14 <SetSysClock+0xe8>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009c8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80009ca:	bf00      	nop
 80009cc:	4b11      	ldr	r3, [pc, #68]	; (8000a14 <SetSysClock+0xe8>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d0f9      	beq.n	80009cc <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80009d8:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <SetSysClock+0xf4>)
 80009da:	f240 6205 	movw	r2, #1541	; 0x605
 80009de:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80009e0:	4a0c      	ldr	r2, [pc, #48]	; (8000a14 <SetSysClock+0xe8>)
 80009e2:	4b0c      	ldr	r3, [pc, #48]	; (8000a14 <SetSysClock+0xe8>)
 80009e4:	689b      	ldr	r3, [r3, #8]
 80009e6:	f023 0303 	bic.w	r3, r3, #3
 80009ea:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80009ec:	4a09      	ldr	r2, [pc, #36]	; (8000a14 <SetSysClock+0xe8>)
 80009ee:	4b09      	ldr	r3, [pc, #36]	; (8000a14 <SetSysClock+0xe8>)
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	f043 0302 	orr.w	r3, r3, #2
 80009f6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80009f8:	bf00      	nop
 80009fa:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <SetSysClock+0xe8>)
 80009fc:	689b      	ldr	r3, [r3, #8]
 80009fe:	f003 030c 	and.w	r3, r3, #12
 8000a02:	2b08      	cmp	r3, #8
 8000a04:	d1f9      	bne.n	80009fa <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000a06:	bf00      	nop
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	40023800 	.word	0x40023800
 8000a18:	40007000 	.word	0x40007000
 8000a1c:	07405408 	.word	0x07405408
 8000a20:	40023c00 	.word	0x40023c00

08000a24 <__libc_init_array>:
 8000a24:	b570      	push	{r4, r5, r6, lr}
 8000a26:	4e0d      	ldr	r6, [pc, #52]	; (8000a5c <__libc_init_array+0x38>)
 8000a28:	4c0d      	ldr	r4, [pc, #52]	; (8000a60 <__libc_init_array+0x3c>)
 8000a2a:	1ba4      	subs	r4, r4, r6
 8000a2c:	10a4      	asrs	r4, r4, #2
 8000a2e:	2500      	movs	r5, #0
 8000a30:	42a5      	cmp	r5, r4
 8000a32:	d109      	bne.n	8000a48 <__libc_init_array+0x24>
 8000a34:	4e0b      	ldr	r6, [pc, #44]	; (8000a64 <__libc_init_array+0x40>)
 8000a36:	4c0c      	ldr	r4, [pc, #48]	; (8000a68 <__libc_init_array+0x44>)
 8000a38:	f000 f818 	bl	8000a6c <_init>
 8000a3c:	1ba4      	subs	r4, r4, r6
 8000a3e:	10a4      	asrs	r4, r4, #2
 8000a40:	2500      	movs	r5, #0
 8000a42:	42a5      	cmp	r5, r4
 8000a44:	d105      	bne.n	8000a52 <__libc_init_array+0x2e>
 8000a46:	bd70      	pop	{r4, r5, r6, pc}
 8000a48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a4c:	4798      	blx	r3
 8000a4e:	3501      	adds	r5, #1
 8000a50:	e7ee      	b.n	8000a30 <__libc_init_array+0xc>
 8000a52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a56:	4798      	blx	r3
 8000a58:	3501      	adds	r5, #1
 8000a5a:	e7f2      	b.n	8000a42 <__libc_init_array+0x1e>
 8000a5c:	08000a84 	.word	0x08000a84
 8000a60:	08000a84 	.word	0x08000a84
 8000a64:	08000a84 	.word	0x08000a84
 8000a68:	08000a88 	.word	0x08000a88

08000a6c <_init>:
 8000a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a6e:	bf00      	nop
 8000a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a72:	bc08      	pop	{r3}
 8000a74:	469e      	mov	lr, r3
 8000a76:	4770      	bx	lr

08000a78 <_fini>:
 8000a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a7a:	bf00      	nop
 8000a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a7e:	bc08      	pop	{r3}
 8000a80:	469e      	mov	lr, r3
 8000a82:	4770      	bx	lr
