
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max INF

==========================================================================
detailed place report_clock_min_period
--------------------------------------------------------------------------

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dco (input port)
Endpoint: clockp[1] (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.01    0.00    0.00    0.00 v dco (in)
                                         dco (net)
                  0.00    0.00    0.00 v input2/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
    26    0.33    1.35    3.14    3.14 v input2/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         net2 (net)
                  1.35    0.00    3.14 v _30_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_4)
     2    0.02    0.17    0.71    3.85 ^ _30_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_4)
                                         dstage[9].id.trim[0] (net)
                  0.17    0.00    3.85 ^ dstage[9].id.delayen0/EN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.21    0.31    4.17 v dstage[9].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.in (net)
                  0.21    0.00    4.17 v dstage[10].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.42    4.59 ^ dstage[10].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[10].id.d1 (net)
                  0.17    0.00    4.59 ^ dstage[10].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05    4.64 v dstage[10].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[10].id.d2 (net)
                  0.06    0.00    4.64 v dstage[10].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.30    0.48    5.13 ^ dstage[10].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.out (net)
                  0.30    0.00    5.13 ^ dstage[11].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36    5.49 v dstage[11].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[11].id.d1 (net)
                  0.15    0.00    5.49 v dstage[11].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.08    0.05    5.54 ^ dstage[11].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[11].id.d2 (net)
                  0.08    0.00    5.54 ^ dstage[11].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.46    6.00 v dstage[11].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[11].id.out (net)
                  0.23    0.00    6.00 v iss.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     4    0.06    0.15    0.47    6.47 ^ iss.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[0].id.in (net)
                  0.92    0.00    6.47 ^ dstage[0].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.38    6.85 v dstage[0].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[0].id.d1 (net)
                  0.15    0.00    6.85 v dstage[0].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.07    0.05    6.90 ^ dstage[0].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[0].id.d2 (net)
                  0.07    0.00    6.90 ^ dstage[0].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.46    7.35 v dstage[0].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.out (net)
                  0.23    0.00    7.35 v dstage[1].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.43    7.78 ^ dstage[1].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[1].id.d1 (net)
                  0.16    0.00    7.78 ^ dstage[1].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05    7.83 v dstage[1].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[1].id.d2 (net)
                  0.06    0.00    7.83 v dstage[1].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.32    0.50    8.32 ^ dstage[1].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[1].id.out (net)
                  0.32    0.00    8.32 ^ dstage[2].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36    8.69 v dstage[2].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[2].id.d1 (net)
                  0.15    0.00    8.69 v dstage[2].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.07    0.05    8.73 ^ dstage[2].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[2].id.d2 (net)
                  0.07    0.00    8.73 ^ dstage[2].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.05    0.24    0.47    9.20 v dstage[2].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[2].id.out (net)
                  0.24    0.00    9.20 v dstage[3].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.43    9.64 ^ dstage[3].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[3].id.d1 (net)
                  0.17    0.00    9.64 ^ dstage[3].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05    9.69 v dstage[3].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[3].id.d2 (net)
                  0.06    0.00    9.69 v dstage[3].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.33    0.50   10.19 ^ dstage[3].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[3].id.out (net)
                  0.33    0.00   10.19 ^ dstage[4].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36   10.55 v dstage[4].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[4].id.d1 (net)
                  0.15    0.00   10.55 v dstage[4].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.08    0.05   10.60 ^ dstage[4].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[4].id.d2 (net)
                  0.08    0.00   10.60 ^ dstage[4].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.46   11.06 v dstage[4].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[4].id.out (net)
                  0.23    0.00   11.06 v dstage[5].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.43   11.49 ^ dstage[5].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[5].id.d1 (net)
                  0.17    0.00   11.49 ^ dstage[5].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05   11.54 v dstage[5].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[5].id.d2 (net)
                  0.06    0.00   11.54 v dstage[5].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     4    0.05    0.40    0.55   12.08 ^ dstage[5].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[5].id.out (net)
                  0.40    0.00   12.08 ^ dstage[6].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.37   12.45 v dstage[6].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[6].id.d1 (net)
                  0.15    0.00   12.45 v dstage[6].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.07    0.05   12.50 ^ dstage[6].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[6].id.d2 (net)
                  0.07    0.00   12.50 ^ dstage[6].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.46   12.96 v dstage[6].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[6].id.out (net)
                  0.23    0.00   12.96 v dstage[7].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.43   13.39 ^ dstage[7].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[7].id.d1 (net)
                  0.16    0.00   13.39 ^ dstage[7].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05   13.44 v dstage[7].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[7].id.d2 (net)
                  0.06    0.00   13.44 v dstage[7].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.31    0.49   13.93 ^ dstage[7].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[7].id.out (net)
                  0.31    0.00   13.93 ^ dstage[8].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36   14.28 v dstage[8].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[8].id.d1 (net)
                  0.15    0.00   14.28 v dstage[8].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.07    0.05   14.33 ^ dstage[8].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[8].id.d2 (net)
                  0.07    0.00   14.33 ^ dstage[8].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.46   14.78 v dstage[8].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[8].id.out (net)
                  0.23    0.00   14.79 v dstage[9].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.38   15.17 ^ dstage[9].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[10].id.in (net)
                  0.30    0.00   15.17 ^ dstage[10].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.36   15.53 v dstage[10].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[10].id.out (net)
                  0.22    0.00   15.53 v dstage[11].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.45   15.97 ^ dstage[11].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[11].id.out (net)
                  0.31    0.00   15.97 ^ iss.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.13    0.39   16.36 v iss.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         iss.d1 (net)
                  0.13    0.00   16.36 v iss.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.13    0.12   16.48 ^ iss.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         iss.d2 (net)
                  0.13    0.00   16.48 ^ iss.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     4    0.06    0.28    0.52   17.00 v iss.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.in (net)
                  0.48    0.00   17.00 v dstage[0].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.52   17.52 ^ dstage[0].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[0].id.out (net)
                  0.31    0.00   17.52 ^ dstage[1].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.36   17.89 v dstage[1].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[1].id.out (net)
                  0.23    0.00   17.89 v dstage[2].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.05    0.13    0.46   18.34 ^ dstage[2].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[2].id.out (net)
                  0.34    0.00   18.34 ^ dstage[3].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.37   18.71 v dstage[3].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[3].id.out (net)
                  0.24    0.00   18.71 v dstage[4].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.45   19.17 ^ dstage[4].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[4].id.out (net)
                  0.31    0.00   19.17 ^ dstage[5].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     4    0.05    0.12    0.38   19.54 v dstage[5].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[5].id.out (net)
                  0.27    0.00   19.54 v ibufp10/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.03    0.27    0.24   19.79 ^ ibufp10/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         c[1] (net)
                  0.27    0.00   19.79 ^ ibufp11/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     1    0.00    0.07    0.05   19.84 v ibufp11/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                                         net58 (net)
                  0.07    0.00   19.84 v output58/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.01    0.22    2.19   22.03 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[1] (net)
                  0.22    0.00   22.03 v clockp[1] (out)
                                 22.03   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.847801923751831

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5477

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.26549845933914185

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.32179999351501465

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8250

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.66e-03   1.14e-03   2.10e-08   5.80e-03 100.0%
Clock                  0.00e+00   0.00e+00   2.23e-09   2.23e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.66e-03   1.14e-03   2.32e-08   5.80e-03 100.0%
                          80.3%      19.7%       0.0%
