{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1474010093009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474010093015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 16 01:14:52 2016 " "Processing started: Fri Sep 16 01:14:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474010093015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010093015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010093015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1474010093450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1474010093450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/vector_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/vector_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 vector_register " "Found entity 1: vector_register" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/vector_lane.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/vector_lane.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../Proyecto 2 Completo/top.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/rom32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/rom32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom32 " "Found entity 1: rom32" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p ripple_adder2.v(35) " "Verilog HDL Declaration information at ripple_adder2.v(35): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474010105245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g ripple_adder2.v(35) " "Verilog HDL Declaration information at ripple_adder2.v(35): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474010105246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p ripple_adder2.v(52) " "Verilog HDL Declaration information at ripple_adder2.v(52): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474010105246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g ripple_adder2.v(52) " "Verilog HDL Declaration information at ripple_adder2.v(52): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474010105246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/ripple_adder2.v 8 8 " "Found 8 design units, including 8 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/ripple_adder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105247 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_LA " "Found entity 2: fulladder_LA" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105247 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead " "Found entity 3: lookahead" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105247 ""} { "Info" "ISGN_ENTITY_NAME" "4 CLA " "Found entity 4: CLA" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105247 ""} { "Info" "ISGN_ENTITY_NAME" "5 add16_LA " "Found entity 5: add16_LA" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105247 ""} { "Info" "ISGN_ENTITY_NAME" "6 ripple_adder " "Found entity 6: ripple_adder" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105247 ""} { "Info" "ISGN_ENTITY_NAME" "7 proj1_testbench " "Found entity 7: proj1_testbench" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105247 ""} { "Info" "ISGN_ENTITY_NAME" "8 proj1_testbench_CLA " "Found entity 8: proj1_testbench_CLA" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../../Proyecto 2 Completo/reg32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/reg32.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../Proyecto 2 Completo/reg_file.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/procesador_vectorial_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/procesador_vectorial_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_vectorial_test " "Found entity 1: procesador_vectorial_test" {  } { { "../../Proyecto 2 Completo/procesador_vectorial_test.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/procesador_vectorial_test.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/procesador_vectorial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/procesador_vectorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_vectorial " "Found entity 1: procesador_vectorial" {  } { { "../../Proyecto 2 Completo/procesador_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/procesador_vectorial.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../../Proyecto 2 Completo/mux3.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../../Proyecto 2 Completo/mux2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mux2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IF_pc IF_PC mips_pipeline.v(35) " "Verilog HDL Declaration information at mips_pipeline.v(35): object \"IF_pc\" differs only in case from object \"IF_PC\" in the same scope" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474010105262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_rd2 MEM_RD2 mips_pipeline.v(92) " "Verilog HDL Declaration information at mips_pipeline.v(92): object \"MEM_rd2\" differs only in case from object \"MEM_RD2\" in the same scope" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1474010105262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mips_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mips_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_pipeline " "Found entity 1: mips_pipeline" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mem32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32 " "Found entity 1: mem32" {  } { { "../../Proyecto 2 Completo/mem32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mem32.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mapeo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mapeo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapeo " "Found entity 1: mapeo" {  } { { "../../Proyecto 2 Completo/mapeo.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mapeo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/lane_vectorial_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/lane_vectorial_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 lane_vectorial_control " "Found entity 1: lane_vectorial_control" {  } { { "../../Proyecto 2 Completo/lane_vectorial_control.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/lane_vectorial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/lane_vectorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 lane_vectorial " "Found entity 1: lane_vectorial" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/control_pipeline_vectorial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/control_pipeline_vectorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_pipeline_vectorial " "Found entity 1: control_pipeline_vectorial" {  } { { "../../Proyecto 2 Completo/control_pipeline_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline_vectorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/control_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/control_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_pipeline " "Found entity 1: control_pipeline" {  } { { "../../Proyecto 2 Completo/control_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/alu_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/alu_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ctl " "Found entity 1: alu_ctl" {  } { { "../../Proyecto 2 Completo/alu_ctl.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/alu_ctl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../Proyecto 2 Completo/alu.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/add32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "../../Proyecto 2 Completo/add32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/add32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorVGA " "Found entity 1: ControladorVGA" {  } { { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/font_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file graphic_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphic_generator " "Found entity 1: graphic_generator" {  } { { "graphic_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/graphic_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file text_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_generator " "Found entity 1: text_generator" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "criptography.v 1 1 " "Found 1 design units, including 1 entities, in source file criptography.v" { { "Info" "ISGN_ENTITY_NAME" "1 criptography " "Found entity 1: criptography" {  } { { "criptography.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/criptography.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxvga.v 1 1 " "Found 1 design units, including 1 entities, in source file muxvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxVGA " "Found entity 1: muxVGA" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dual.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_dual.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dual " "Found entity 1: ram_dual" {  } { { "ram_dual.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ram_dual.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_ram " "Found entity 1: dual_ram" {  } { { "dual_ram.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/dual_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "update_enable procesador_vectorial.v(49) " "Verilog HDL Implicit Net warning at procesador_vectorial.v(49): created implicit net for \"update_enable\"" {  } { { "../../Proyecto 2 Completo/procesador_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/procesador_vectorial.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X background.v(187) " "Verilog HDL Implicit Net warning at background.v(187): created implicit net for \"X\"" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_data background.v(189) " "Verilog HDL Implicit Net warning at background.v(189): created implicit net for \"write_data\"" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 vga_adapter.v(301) " "Verilog HDL Implicit Net warning at vga_adapter.v(301): created implicit net for \"CLOCK_50\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset graphic_generator.v(32) " "Verilog HDL Implicit Net warning at graphic_generator.v(32): created implicit net for \"reset\"" {  } { { "graphic_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/graphic_generator.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControladorVGA " "Elaborating entity \"ControladorVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1474010105436 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "vga_pll inst1 " "Block or symbol \"vga_pll\" of instance \"inst1\" overlaps another block or symbol" {  } { { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 136 200 440 320 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1474010105437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:inst " "Elaborating entity \"background\" for hierarchy \"background:inst\"" {  } { { "ControladorVGA.bdf" "inst" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 264 768 984 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color background.v(56) " "Verilog HDL or VHDL warning at background.v(56): object \"color\" assigned a value but never read" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474010105439 "|ControladorVGA|background:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vcc background.v(74) " "Verilog HDL or VHDL warning at background.v(74): object \"vcc\" assigned a value but never read" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474010105439 "|ControladorVGA|background:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_pipeline background:inst\|mips_pipeline:procesador " "Elaborating entity \"mips_pipeline\" for hierarchy \"background:inst\|mips_pipeline:procesador\"" {  } { { "background.v" "procesador" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_store_mem mips_pipeline.v(39) " "Verilog HDL or VHDL warning at mips_pipeline.v(39): object \"data_store_mem\" assigned a value but never read" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474010105449 "|ControladorVGA|background:inst|mips_pipeline:procesador"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ID_ALUOp mips_pipeline.v(58) " "Verilog HDL warning at mips_pipeline.v(58): object ID_ALUOp used but never assigned" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1474010105450 "|ControladorVGA|background:inst|mips_pipeline:procesador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_rs mips_pipeline.v(68) " "Verilog HDL or VHDL warning at mips_pipeline.v(68): object \"EX_rs\" assigned a value but never read" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474010105450 "|ControladorVGA|background:inst|mips_pipeline:procesador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_vd_vec mips_pipeline.v(68) " "Verilog HDL or VHDL warning at mips_pipeline.v(68): object \"EX_vd_vec\" assigned a value but never read" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474010105451 "|ControladorVGA|background:inst|mips_pipeline:procesador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_ALUOp mips_pipeline.v(83) " "Verilog HDL or VHDL warning at mips_pipeline.v(83): object \"EX_ALUOp\" assigned a value but never read" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474010105451 "|ControladorVGA|background:inst|mips_pipeline:procesador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_memout_vec mips_pipeline.v(111) " "Verilog HDL or VHDL warning at mips_pipeline.v(111): object \"WB_memout_vec\" assigned a value but never read" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474010105451 "|ControladorVGA|background:inst|mips_pipeline:procesador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 mips_pipeline.v(405) " "Verilog HDL assignment warning at mips_pipeline.v(405): truncated value with size 6 to match size of target (5)" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474010105451 "|ControladorVGA|background:inst|mips_pipeline:procesador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mips_pipeline.v(409) " "Verilog HDL assignment warning at mips_pipeline.v(409): truncated value with size 32 to match size of target (5)" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474010105451 "|ControladorVGA|background:inst|mips_pipeline:procesador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 background:inst\|mips_pipeline:procesador\|reg32:IF_PC " "Elaborating entity \"reg32\" for hierarchy \"background:inst\|mips_pipeline:procesador\|reg32:IF_PC\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "IF_PC" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 background:inst\|mips_pipeline:procesador\|add32:IF_PCADD " "Elaborating entity \"add32\" for hierarchy \"background:inst\|mips_pipeline:procesador\|add32:IF_PCADD\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "IF_PCADD" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 background:inst\|mips_pipeline:procesador\|mux2:IF_SMUX " "Elaborating entity \"mux2\" for hierarchy \"background:inst\|mips_pipeline:procesador\|mux2:IF_SMUX\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "IF_SMUX" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom32 background:inst\|mips_pipeline:procesador\|rom32:IMEM " "Elaborating entity \"rom32\" for hierarchy \"background:inst\|mips_pipeline:procesador\|rom32:IMEM\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "IMEM" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105458 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address rom32.v(19) " "Verilog HDL Always Construct warning at rom32.v(19): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105459 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out rom32.v(16) " "Verilog HDL Always Construct warning at rom32.v(16): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474010105462 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] rom32.v(20) " "Inferred latch for \"data_out\[0\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105463 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] rom32.v(20) " "Inferred latch for \"data_out\[1\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105463 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] rom32.v(20) " "Inferred latch for \"data_out\[2\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105464 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] rom32.v(20) " "Inferred latch for \"data_out\[3\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105464 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] rom32.v(20) " "Inferred latch for \"data_out\[4\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105464 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] rom32.v(20) " "Inferred latch for \"data_out\[5\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105464 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] rom32.v(20) " "Inferred latch for \"data_out\[6\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105464 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] rom32.v(20) " "Inferred latch for \"data_out\[7\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105464 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] rom32.v(20) " "Inferred latch for \"data_out\[8\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105464 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] rom32.v(20) " "Inferred latch for \"data_out\[9\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105464 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] rom32.v(20) " "Inferred latch for \"data_out\[10\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105464 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] rom32.v(20) " "Inferred latch for \"data_out\[11\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105464 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] rom32.v(20) " "Inferred latch for \"data_out\[12\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] rom32.v(20) " "Inferred latch for \"data_out\[13\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] rom32.v(20) " "Inferred latch for \"data_out\[14\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] rom32.v(20) " "Inferred latch for \"data_out\[15\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] rom32.v(20) " "Inferred latch for \"data_out\[16\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] rom32.v(20) " "Inferred latch for \"data_out\[17\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] rom32.v(20) " "Inferred latch for \"data_out\[18\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] rom32.v(20) " "Inferred latch for \"data_out\[19\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] rom32.v(20) " "Inferred latch for \"data_out\[20\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] rom32.v(20) " "Inferred latch for \"data_out\[21\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] rom32.v(20) " "Inferred latch for \"data_out\[22\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105465 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] rom32.v(20) " "Inferred latch for \"data_out\[23\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105466 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] rom32.v(20) " "Inferred latch for \"data_out\[24\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105466 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] rom32.v(20) " "Inferred latch for \"data_out\[25\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105466 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] rom32.v(20) " "Inferred latch for \"data_out\[26\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105466 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] rom32.v(20) " "Inferred latch for \"data_out\[27\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105466 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] rom32.v(20) " "Inferred latch for \"data_out\[28\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105466 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] rom32.v(20) " "Inferred latch for \"data_out\[29\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105466 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] rom32.v(20) " "Inferred latch for \"data_out\[30\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105466 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] rom32.v(20) " "Inferred latch for \"data_out\[31\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105466 "|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file background:inst\|mips_pipeline:procesador\|reg_file:RFILE " "Elaborating entity \"reg_file\" for hierarchy \"background:inst\|mips_pipeline:procesador\|reg_file:RFILE\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "RFILE" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane_vectorial_control background:inst\|mips_pipeline:procesador\|lane_vectorial_control:vector_register_mappingVd " "Elaborating entity \"lane_vectorial_control\" for hierarchy \"background:inst\|mips_pipeline:procesador\|lane_vectorial_control:vector_register_mappingVd\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "vector_register_mappingVd" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_register background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank " "Elaborating entity \"vector_register\" for hierarchy \"background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "vector_register_bank" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105507 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105514 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105514 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105515 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105516 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105517 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105518 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105519 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105520 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105521 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105522 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105523 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105524 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105525 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105526 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105527 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105528 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105529 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105530 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105531 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105532 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105533 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105534 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105535 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105536 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105537 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105538 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105539 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105540 "|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_pipeline background:inst\|mips_pipeline:procesador\|control_pipeline:CTL " "Elaborating entity \"control_pipeline\" for hierarchy \"background:inst\|mips_pipeline:procesador\|control_pipeline:CTL\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "CTL" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105542 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TipoInstr control_pipeline.v(5) " "Output port \"TipoInstr\" at control_pipeline.v(5) has no driver" {  } { { "../../Proyecto 2 Completo/control_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1474010105543 "|ControladorVGA|background:inst|mips_pipeline:procesador|control_pipeline:CTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_pipeline_vectorial background:inst\|mips_pipeline:procesador\|control_pipeline_vectorial:CTL_vectorial " "Elaborating entity \"control_pipeline_vectorial\" for hierarchy \"background:inst\|mips_pipeline:procesador\|control_pipeline_vectorial:CTL_vectorial\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "CTL_vectorial" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 background:inst\|mips_pipeline:procesador\|mux2:ID_RW_SMUX " "Elaborating entity \"mux2\" for hierarchy \"background:inst\|mips_pipeline:procesador\|mux2:ID_RW_SMUX\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "ID_RW_SMUX" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu background:inst\|mips_pipeline:procesador\|alu:EX_ALU " "Elaborating entity \"alu\" for hierarchy \"background:inst\|mips_pipeline:procesador\|alu:EX_ALU\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "EX_ALU" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane_vectorial background:inst\|mips_pipeline:procesador\|lane_vectorial:VLANES\[0\].lane_vectorial " "Elaborating entity \"lane_vectorial\" for hierarchy \"background:inst\|mips_pipeline:procesador\|lane_vectorial:VLANES\[0\].lane_vectorial\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VLANES\[0\].lane_vectorial" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105565 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(31) " "Verilog HDL Always Construct warning at lane_vectorial.v(31): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105566 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(32) " "Verilog HDL Always Construct warning at lane_vectorial.v(32): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105566 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(34) " "Verilog HDL Always Construct warning at lane_vectorial.v(34): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105566 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(35) " "Verilog HDL Always Construct warning at lane_vectorial.v(35): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105566 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(36) " "Verilog HDL Always Construct warning at lane_vectorial.v(36): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105567 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(38) " "Verilog HDL Always Construct warning at lane_vectorial.v(38): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105567 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(39) " "Verilog HDL Always Construct warning at lane_vectorial.v(39): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105567 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105567 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105567 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105567 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105568 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(47) " "Verilog HDL Always Construct warning at lane_vectorial.v(47): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105568 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(48) " "Verilog HDL Always Construct warning at lane_vectorial.v(48): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105568 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(62) " "Verilog HDL Always Construct warning at lane_vectorial.v(62): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105568 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(63) " "Verilog HDL Always Construct warning at lane_vectorial.v(63): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105569 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res lane_vectorial.v(27) " "Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474010105569 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane_vectorial background:inst\|mips_pipeline:procesador\|lane_vectorial:VLANES\[1\].lane_vectorial " "Elaborating entity \"lane_vectorial\" for hierarchy \"background:inst\|mips_pipeline:procesador\|lane_vectorial:VLANES\[1\].lane_vectorial\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VLANES\[1\].lane_vectorial" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105618 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(31) " "Verilog HDL Always Construct warning at lane_vectorial.v(31): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105619 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(32) " "Verilog HDL Always Construct warning at lane_vectorial.v(32): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105619 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(34) " "Verilog HDL Always Construct warning at lane_vectorial.v(34): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105619 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(35) " "Verilog HDL Always Construct warning at lane_vectorial.v(35): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105619 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(36) " "Verilog HDL Always Construct warning at lane_vectorial.v(36): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105619 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(38) " "Verilog HDL Always Construct warning at lane_vectorial.v(38): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105619 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(39) " "Verilog HDL Always Construct warning at lane_vectorial.v(39): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105619 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105620 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105620 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105620 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105620 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(47) " "Verilog HDL Always Construct warning at lane_vectorial.v(47): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105620 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(48) " "Verilog HDL Always Construct warning at lane_vectorial.v(48): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105620 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(62) " "Verilog HDL Always Construct warning at lane_vectorial.v(62): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105621 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(63) " "Verilog HDL Always Construct warning at lane_vectorial.v(63): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105621 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res lane_vectorial.v(27) " "Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474010105622 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane_vectorial background:inst\|mips_pipeline:procesador\|lane_vectorial:VLANES\[2\].lane_vectorial " "Elaborating entity \"lane_vectorial\" for hierarchy \"background:inst\|mips_pipeline:procesador\|lane_vectorial:VLANES\[2\].lane_vectorial\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VLANES\[2\].lane_vectorial" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105659 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(31) " "Verilog HDL Always Construct warning at lane_vectorial.v(31): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105659 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(32) " "Verilog HDL Always Construct warning at lane_vectorial.v(32): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105659 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(34) " "Verilog HDL Always Construct warning at lane_vectorial.v(34): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105660 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(35) " "Verilog HDL Always Construct warning at lane_vectorial.v(35): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105660 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(36) " "Verilog HDL Always Construct warning at lane_vectorial.v(36): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105660 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(38) " "Verilog HDL Always Construct warning at lane_vectorial.v(38): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105660 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(39) " "Verilog HDL Always Construct warning at lane_vectorial.v(39): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105660 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105660 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105661 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105661 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105661 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(47) " "Verilog HDL Always Construct warning at lane_vectorial.v(47): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105661 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(48) " "Verilog HDL Always Construct warning at lane_vectorial.v(48): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105661 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(62) " "Verilog HDL Always Construct warning at lane_vectorial.v(62): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105662 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(63) " "Verilog HDL Always Construct warning at lane_vectorial.v(63): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105662 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res lane_vectorial.v(27) " "Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474010105663 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane_vectorial background:inst\|mips_pipeline:procesador\|lane_vectorial:VLANES\[3\].lane_vectorial " "Elaborating entity \"lane_vectorial\" for hierarchy \"background:inst\|mips_pipeline:procesador\|lane_vectorial:VLANES\[3\].lane_vectorial\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VLANES\[3\].lane_vectorial" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105679 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(31) " "Verilog HDL Always Construct warning at lane_vectorial.v(31): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105680 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(32) " "Verilog HDL Always Construct warning at lane_vectorial.v(32): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105680 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(34) " "Verilog HDL Always Construct warning at lane_vectorial.v(34): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105680 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(35) " "Verilog HDL Always Construct warning at lane_vectorial.v(35): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105680 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(36) " "Verilog HDL Always Construct warning at lane_vectorial.v(36): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105681 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(38) " "Verilog HDL Always Construct warning at lane_vectorial.v(38): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105681 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(39) " "Verilog HDL Always Construct warning at lane_vectorial.v(39): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105681 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105681 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105681 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105681 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105681 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(47) " "Verilog HDL Always Construct warning at lane_vectorial.v(47): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105681 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(48) " "Verilog HDL Always Construct warning at lane_vectorial.v(48): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105682 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(62) " "Verilog HDL Always Construct warning at lane_vectorial.v(62): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105682 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(63) " "Verilog HDL Always Construct warning at lane_vectorial.v(63): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1474010105682 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res lane_vectorial.v(27) " "Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474010105683 "|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 background:inst\|mips_pipeline:procesador\|mux2:EX_RFMUX " "Elaborating entity \"mux2\" for hierarchy \"background:inst\|mips_pipeline:procesador\|mux2:EX_RFMUX\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "EX_RFMUX" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:inst\|altsyncram:altsyncram_component\"" {  } { { "background.v" "altsyncram_component" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:inst\|altsyncram:altsyncram_component\"" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../prueba3.mif " "Parameter \"init_file\" = \"../prueba3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010105758 ""}  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474010105758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgg2 " "Found entity 1: altsyncram_qgg2" {  } { { "db/altsyncram_qgg2.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_qgg2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgg2 background:inst\|altsyncram:altsyncram_component\|altsyncram_qgg2:auto_generated " "Elaborating entity \"altsyncram_qgg2\" for hierarchy \"background:inst\|altsyncram:altsyncram_component\|altsyncram_qgg2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g0b " "Found entity 1: decode_g0b" {  } { { "db/decode_g0b.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/decode_g0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g0b background:inst\|altsyncram:altsyncram_component\|altsyncram_qgg2:auto_generated\|decode_g0b:decode2 " "Elaborating entity \"decode_g0b\" for hierarchy \"background:inst\|altsyncram:altsyncram_component\|altsyncram_qgg2:auto_generated\|decode_g0b:decode2\"" {  } { { "db/altsyncram_qgg2.tdf" "decode2" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_qgg2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9ca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9ca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9ca " "Found entity 1: decode_9ca" {  } { { "db/decode_9ca.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/decode_9ca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010105967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010105967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9ca background:inst\|altsyncram:altsyncram_component\|altsyncram_qgg2:auto_generated\|decode_9ca:rden_decode_b " "Elaborating entity \"decode_9ca\" for hierarchy \"background:inst\|altsyncram:altsyncram_component\|altsyncram_qgg2:auto_generated\|decode_9ca:rden_decode_b\"" {  } { { "db/altsyncram_qgg2.tdf" "rden_decode_b" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_qgg2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010105968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dsb " "Found entity 1: mux_dsb" {  } { { "db/mux_dsb.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/mux_dsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010106024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dsb background:inst\|altsyncram:altsyncram_component\|altsyncram_qgg2:auto_generated\|mux_dsb:mux4 " "Elaborating entity \"mux_dsb\" for hierarchy \"background:inst\|altsyncram:altsyncram_component\|altsyncram_qgg2:auto_generated\|mux_dsb:mux4\"" {  } { { "db/altsyncram_qgg2.tdf" "mux4" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_qgg2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010106024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter background:inst\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"background:inst\|vga_adapter:VGA\"" {  } { { "background.v" "VGA" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010106036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeEn vga_adapter.v(185) " "Verilog HDL or VHDL warning at vga_adapter.v(185): object \"writeEn\" assigned a value but never read" {  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1474010106037 "|ControladorVGA|background:inst|vga_adapter:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxVGA background:inst\|vga_adapter:VGA\|muxVGA:muxdata " "Elaborating entity \"muxVGA\" for hierarchy \"background:inst\|vga_adapter:VGA\|muxVGA:muxdata\"" {  } { { "vga_adapter.v" "muxdata" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010106037 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "sel muxVGA.v(8) " "Verilog HDL Event Control warning at muxVGA.v(8): posedge or negedge of vector \"sel\" depends solely on its least-significant bit" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 8 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1474010106038 "|ControladorVGA|background:inst|vga_adapter:VGA|muxVGA:muxdata"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller background:inst\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"background:inst\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010106039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 vga_controller.v(131) " "Verilog HDL assignment warning at vga_controller.v(131): truncated value with size 10 to match size of target (9)" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474010106040 "|ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\"" {  } { { "vga_controller.v" "controller_translator" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010106041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_generator background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit " "Elaborating entity \"text_generator\" for hierarchy \"background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\"" {  } { { "vga_adapter.v" "generador_texto_unit" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010106043 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "char_addr text_generator.v(144) " "Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable \"char_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474010106044 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row_addr text_generator.v(144) " "Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable \"row_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474010106044 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_addr text_generator.v(144) " "Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable \"bit_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474010106044 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_addr text_generator.v(144) " "Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable \"rom_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1474010106044 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[0\] text_generator.v(151) " "Inferred latch for \"rom_addr\[0\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106044 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[1\] text_generator.v(151) " "Inferred latch for \"rom_addr\[1\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106044 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[2\] text_generator.v(151) " "Inferred latch for \"rom_addr\[2\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106044 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[3\] text_generator.v(151) " "Inferred latch for \"rom_addr\[3\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[4\] text_generator.v(151) " "Inferred latch for \"rom_addr\[4\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[5\] text_generator.v(151) " "Inferred latch for \"rom_addr\[5\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[6\] text_generator.v(151) " "Inferred latch for \"rom_addr\[6\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[7\] text_generator.v(151) " "Inferred latch for \"rom_addr\[7\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[8\] text_generator.v(151) " "Inferred latch for \"rom_addr\[8\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[9\] text_generator.v(151) " "Inferred latch for \"rom_addr\[9\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[10\] text_generator.v(151) " "Inferred latch for \"rom_addr\[10\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[0\] text_generator.v(151) " "Inferred latch for \"bit_addr\[0\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[1\] text_generator.v(151) " "Inferred latch for \"bit_addr\[1\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[2\] text_generator.v(151) " "Inferred latch for \"bit_addr\[2\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106045 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:inst1 " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:inst1\"" {  } { { "ControladorVGA.bdf" "inst1" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 136 200 440 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010106054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:inst1\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010106090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:inst1\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010106092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010106092 ""}  } { { "vga_pll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474010106092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010106151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010106151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010106152 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a altsyncram_component 32 15 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 32. The formal width of the signal in the module is 15.  The extra bits will be ignored." {  } { { "background.v" "altsyncram_component" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v" 148 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1474010106368 "|ControladorVGA|background:inst|altsyncram:altsyncram_component"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|file_array_rtl_0 " "Inferred dual-clock RAM node \"background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|file_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1474010107157 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|file_array_rtl_1 " "Inferred dual-clock RAM node \"background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|file_array_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1474010107158 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|Ram0 " "RAM logic \"background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "text_generator.v" "Ram0" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 176 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1474010107158 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1474010107158 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|file_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|file_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|file_array_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|file_array_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1474010108813 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1474010108813 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1474010108813 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Mult2\"" {  } { { "vga_address_translator.v" "Mult2" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1474010108815 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1474010108815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|altsyncram:file_array_rtl_0 " "Elaborated megafunction instantiation \"background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|altsyncram:file_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010108841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|altsyncram:file_array_rtl_0 " "Instantiated megafunction \"background:inst\|mips_pipeline:procesador\|reg_file:RFILE\|altsyncram:file_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108841 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474010108841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7uj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7uj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7uj1 " "Found entity 1: altsyncram_7uj1" {  } { { "db/altsyncram_7uj1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_7uj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010108900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010108900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|lpm_mult:Mult2\"" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010108935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|lpm_mult:Mult2 " "Instantiated megafunction \"background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010108936 ""}  } { { "vga_address_translator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474010108936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8jt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8jt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8jt " "Found entity 1: mult_8jt" {  } { { "db/mult_8jt.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/mult_8jt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474010108986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010108986 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1474010109540 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[9\] background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[11\] " "Duplicate LATCH primitive \"background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[9\]\" merged with LATCH primitive \"background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[11\]\"" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010109596 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[3\] background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[10\] " "Duplicate LATCH primitive \"background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[3\]\" merged with LATCH primitive \"background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[10\]\"" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010109596 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[6\] background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[8\] " "Duplicate LATCH primitive \"background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[6\]\" merged with LATCH primitive \"background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[8\]\"" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010109596 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[5\] background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[8\] " "Duplicate LATCH primitive \"background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[5\]\" merged with LATCH primitive \"background:inst\|mips_pipeline:procesador\|rom32:IMEM\|data_out\[8\]\"" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1474010109596 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1474010109596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[6\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109599 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[4\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109599 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[1\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109599 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[0\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109599 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[2\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109599 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[5\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109600 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[0\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109600 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[8\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109600 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[7\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109600 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[10\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109600 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[3\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109600 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[2\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109600 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[1\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109601 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[9\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474010109601 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474010109601 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 360 1096 1272 376 "VGA_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474010111084 "|ControladorVGA|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1474010111084 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1474010111330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/output_files/ControladorVGA.map.smsg " "Generated suppressed messages file C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/output_files/ControladorVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010126886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1474010127435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474010127435 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_pll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 103 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 136 200 440 320 "inst1" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1474010127549 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch " "No output dependent on input pin \"switch\"" {  } { { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 424 448 616 440 "switch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474010127782 "|ControladorVGA|switch"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1474010127782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4372 " "Implemented 4372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1474010127783 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1474010127783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4139 " "Implemented 4139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1474010127783 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1474010127783 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1474010127783 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1474010127783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1474010127783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474010127924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 16 01:15:27 2016 " "Processing ended: Fri Sep 16 01:15:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474010127924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474010127924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474010127924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1474010127924 ""}
