============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:29 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

Clock Period 
-------------
clk    900.0 
VCLK   900.0 


  Cost    Critical             Violating 
 Group   Path Slack    TNS       Paths   
-----------------------------------------
clk          -296.8   -6873.7         26 
default    No paths       0.0            
VCLK          -27.5     -27.5          1 
-----------------------------------------
Total                 -6901.2         27 

Instance Count
--------------
Leaf Instance Count             156 
Physical Instance count           0 
Sequential Instance Count        26 
Combinational Instance Count    130 
Hierarchical Instance Count       0 

Area
----
Cell Area                          1678.422
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    1678.422
Net Area                           0.000
Total Area (Cell+Physical+Net)     1678.422

Runtime                            0.0 seconds
Elapsed Runtime                    19 seconds
Genus peak memory usage            727.11 
Innovus peak memory usage          no_value 
Hostname                           localhost
