OpenROAD v2.0-8853-g3ec606c02 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading liberty file for fast: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ff_100C_1v95.lib.gz
Reading liberty file for slow: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz
Reading liberty file for typical: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__tt_025C_1v80.lib.gz
Reading ODB: inputs/Stack_LIFO.odb
Reading SDC: inputs/Stack_LIFO.sdc
Warning: There are 11 input ports missing set_input_delay.
Warning: There are 10 output ports missing set_output_delay.
Warning: There are 72 unclocked register/latch pins.
Warning: There are 90 unconstrained endpoints.
[INFO ORD-0030] Using 2 thread(s).
[INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%
[INFO FLW-0001] Setting global routing adjustment for met1 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met2 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%
#######################################
# Clock tree synthesis
# (skip if no clocks defined)
#######################################
if {[llength [all_clocks]] > 0} {
  # Clone clock tree inverters next to register loads
  # so cts does not try to buffer the inverted clocks.
  repair_clock_inverters
  set sc_cts_arguments []
  if {$openroad_cts_balance_levels == "true"} {
    lappend sc_cts_arguments "-balance_levels"
  }
  clock_tree_synthesis -root_buf $sc_clkbuf -buf_list $sc_clkbuf \
    -sink_clustering_enable \
    -sink_clustering_size $openroad_cts_cluster_size \
    -sink_clustering_max_diameter $openroad_cts_cluster_diameter \
    -distance_between_buffers $openroad_cts_distance_between_buffers \
    {*}$sc_cts_arguments
  set_propagated_clock [all_clocks]
  estimate_parasitics -placement
  repair_clock_nets
  set_placement_padding -global \
    -left $openroad_dpl_padding \
    -right $openroad_dpl_padding
  set dpl_args []
  if { $openroad_dpl_disallow_one_site == "true" } {
    lappend dpl_args "-disallow_one_site_gaps"
  }
  detailed_placement -max_displacement $openroad_dpl_max_displacement \
    {*}$dpl_args
  check_placement -verbose
  estimate_parasitics -placement
  set repair_timing_args []
  if { $openroad_rsz_skip_pin_swap == "true" } {
    lappend repair_timing_args "-skip_pin_swap"
  }
  puts "Repair setup violations"
  repair_timing -setup \
    -setup_margin $openroad_rsz_setup_slack_margin \
    -hold_margin $openroad_rsz_hold_slack_margin \
    -repair_tns $openroad_rsz_repair_tns
  estimate_parasitics -placement
  puts "Repair hold violations"
  repair_timing -hold \
    -setup_margin $openroad_rsz_setup_slack_margin \
    -hold_margin $openroad_rsz_hold_slack_margin \
    -repair_tns $openroad_rsz_repair_tns
  detailed_placement -max_displacement $openroad_dpl_max_displacement \
    {*}$dpl_args
  check_placement -verbose
}
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hd__clkbuf_4.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1552.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 16 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0021]  Distance between buffers: 3 units (100 um).
[INFO CTS-0023]  Original sink region: [(43895, 77460), (137805, 161900)].
[INFO CTS-0024]  Normalized sink region: [(3.37654, 5.95846), (10.6004, 12.4538)].
[INFO CTS-0025]     Width:  7.2238.
[INFO CTS-0026]     Height: 6.4954.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6119 X 6.4954
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 168.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO RSZ-0058] Using max wire length 19521um.
Placement Analysis
---------------------------------
total displacement         28.0 u
average displacement        0.0 u
max displacement            5.4 u
original HPWL            5759.2 u
legalized HPWL           5904.9 u
delta HPWL                    3 %

Repair setup violations
Repair hold violations
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            5904.9 u
legalized HPWL           5904.9 u
delta HPWL                    0 %

global_connect
# estimate for metrics
estimate_parasitics -placement
SC_METRIC: report_checks -path_delay max
Startpoint: index_$_SDFFE_PN0P__Q_7
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: index_$_SDFFE_PN0P__Q (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.25    0.25 ^ clk (in)
   0.01    0.52    0.77 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.02    0.50    1.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    1.27 ^ index_$_SDFFE_PN0P__Q_7/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.03    1.72    2.99 ^ index_$_SDFFE_PN0P__Q_7/Q (sky130_fd_sc_hd__dfxtp_2)
   0.03    0.42    3.41 v _207_/Y (sky130_fd_sc_hd__inv_2)
   0.02    0.88    4.29 v next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1/COUT (sky130_fd_sc_hd__ha_2)
   0.00    0.58    4.87 v _180_/Y (sky130_fd_sc_hd__nor3b_1)
   0.01    0.53    5.40 v _182_/X (sky130_fd_sc_hd__and2_0)
   0.00    0.79    6.20 v next_index_$_MUX__Y_A_$_XOR__Y_A_sky130_fd_sc_hd__ha_1_COUT/COUT (sky130_fd_sc_hd__ha_1)
   0.00    0.46    6.66 ^ _168_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    0.28    6.93 v _169_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.57    7.50 ^ _170_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.25    7.75 v _171_/Y (sky130_fd_sc_hd__a21oi_1)
           0.00    7.75 v index_$_SDFFE_PN0P__Q/D (sky130_fd_sc_hd__dfxtp_1)
                   7.75   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.01    0.25   10.25 ^ clk (in)
   0.01    0.52   10.77 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.02    0.49   11.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   11.26 ^ index_$_SDFFE_PN0P__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00   11.26   clock reconvergence pessimism
          -0.72   10.54   library setup time
                  10.54   data required time
----------------------------------------------------------------
                  10.54   data required time
                  -7.75   data arrival time
----------------------------------------------------------------
                   2.79   slack (MET)

SC_METRIC: report_checks -path_delay min
Startpoint: index_$_SDFFE_PN0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: index_$_SDFFE_PN0P__Q_2
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: fast

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.04    0.04 ^ clk (in)
   0.01    0.10    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.03    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.26 ^ index_$_SDFFE_PN0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.01    0.23    0.50 ^ index_$_SDFFE_PN0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.04    0.54 v _163_/Y (sky130_fd_sc_hd__a21oi_1)
           0.00    0.54 v index_$_SDFFE_PN0P__Q_2/D (sky130_fd_sc_hd__dfxtp_1)
                   0.54   data arrival time

           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.04    0.04 ^ clk (in)
   0.01    0.10    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.03    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.26 ^ index_$_SDFFE_PN0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00    0.26   clock reconvergence pessimism
          -0.02    0.24   library hold time
                   0.24   data required time
----------------------------------------------------------------
                   0.24   data required time
                  -0.54   data arrival time
----------------------------------------------------------------
                   0.30   slack (MET)

SC_METRIC: unconstrained
Startpoint: index_$_SDFFE_PN0P__Q_7
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: index_$_SDFFE_PN0P__Q (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.25    0.25 ^ clk (in)
   0.01    0.52    0.77 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.02    0.50    1.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    1.27 ^ index_$_SDFFE_PN0P__Q_7/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.03    1.72    2.99 ^ index_$_SDFFE_PN0P__Q_7/Q (sky130_fd_sc_hd__dfxtp_2)
   0.03    0.42    3.41 v _207_/Y (sky130_fd_sc_hd__inv_2)
   0.02    0.88    4.29 v next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1/COUT (sky130_fd_sc_hd__ha_2)
   0.00    0.58    4.87 v _180_/Y (sky130_fd_sc_hd__nor3b_1)
   0.01    0.53    5.40 v _182_/X (sky130_fd_sc_hd__and2_0)
   0.00    0.79    6.20 v next_index_$_MUX__Y_A_$_XOR__Y_A_sky130_fd_sc_hd__ha_1_COUT/COUT (sky130_fd_sc_hd__ha_1)
   0.00    0.46    6.66 ^ _168_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    0.28    6.93 v _169_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.57    7.50 ^ _170_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.25    7.75 v _171_/Y (sky130_fd_sc_hd__a21oi_1)
           0.00    7.75 v index_$_SDFFE_PN0P__Q/D (sky130_fd_sc_hd__dfxtp_1)
                   7.75   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.01    0.25   10.25 ^ clk (in)
   0.01    0.52   10.77 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.02    0.49   11.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   11.26 ^ index_$_SDFFE_PN0P__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00   11.26   clock reconvergence pessimism
          -0.72   10.54   library setup time
                  10.54   data required time
----------------------------------------------------------------
                  10.54   data required time
                  -7.75   data arrival time
----------------------------------------------------------------
                   2.79   slack (MET)

SC_METRIC: clock_skew
Clock clk
Latency      CRPR       Skew
index_$_SDFFE_PN0P__Q_4/CLK ^
   1.26
index_$_SDFFE_PN0P__Q_2/CLK ^
   1.27      0.00      -0.01

SC_METRIC: DRV violators

SC_METRIC: floating nets
SC_METRIC: tns
tns 0.00

SC_METRIC: setupslack
worst slack 2.79

SC_METRIC: holdslack
worst slack 0.30

SC_METRIC: fmax
138.6697020922942 MHz
SC_METRIC: power
Power for corner: fast
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.52e-04   2.44e-05   2.22e-06   1.79e-04  51.1%
Combinational          8.08e-05   8.91e-05   1.25e-06   1.71e-04  48.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.33e-04   1.13e-04   3.47e-06   3.50e-04 100.0%
                          66.6%      32.5%       1.0%

Power for corner: slow
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.86e-05   1.14e-05   4.40e-07   7.05e-05  48.4%
Combinational          3.52e-05   3.99e-05   6.62e-11   7.51e-05  51.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.38e-05   5.13e-05   4.40e-07   1.46e-04 100.0%
                          64.5%      35.2%       0.3%

Power for corner: typical
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.24e-04   2.03e-05   4.40e-07   1.44e-04  51.3%
Combinational          6.36e-05   7.33e-05   5.06e-10   1.37e-04  48.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.87e-04   9.36e-05   4.41e-07   2.81e-04 100.0%
                          66.6%      33.3%       0.2%

SC_METRIC: cellarea
Design area 3201 u^2 12% utilization.
