{"experiment": {"id":  "e98645",
                    "name": "Introduction to Verilog Abstraction Levels",
                    "discipline_id": "cse",
                    "institute_id": "COEP",
                    "developers": [{"name":"dev1", "email": "dev1_id"},
                                    {"name":"dev2", "email": "dev2_id"}],
                    "hosting_info": [{"hosting_status": "hosted", "hosted_on": "institute", "hosted_url": "http://coep.vlab.co.in/index.php?sub=29&brch=88&sim=1407&cnt=3001"}],
                    "integration_level": "4",
                    "assets": [{"asset_type": "images", "path": "vlabs.ac.in/images/static/logo.png"},
                                {"asset_type": "videos", "path": "vlabs.ac.in/video/abc.mkv"}],
                    "sections" : ["Aim", 
 							 "Pre Test", 
 							 "Theory", 
 							 "Procedure and Demo", 
 							 "Simulation", 
 							 "Post Test", 
 							 "Reference", 
 							 "People", 
 							 "Feedback"]
                  }
}
