
---------- Begin Simulation Statistics ----------
final_tick                               118940582500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220019                       # Simulator instruction rate (inst/s)
host_mem_usage                                 861824                       # Number of bytes of host memory used
host_op_rate                                   224036                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   454.51                       # Real time elapsed on the host
host_tick_rate                              261692331                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101825745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118941                       # Number of seconds simulated
sim_ticks                                118940582500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.758759                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6758938                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              6985350                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             590302                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9574574                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17746200                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                105                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             214                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              109                       # Number of indirect misses.
system.cpu.branchPred.lookups                22327165                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  834975                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           72                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101825745                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.378812                       # CPI: cycles per instruction
system.cpu.discardedOps                      12237350                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           70707638                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          35491080                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12654878                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                156                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        29050896                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.420378                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        237881165                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   9      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                64640826     63.48%     63.48% # Class of committed instruction
system.cpu.op_class_0::IntMult                    133      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       3      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     29      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     34      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     36      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    26      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::MemRead               26916802     26.43%     89.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10267847     10.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101825745                       # Class of committed instruction
system.cpu.tickCycles                       208830269                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        98758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230538                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1242856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2486990                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            322                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              42125                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        85124                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13634                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89648                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89648                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42125                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       362311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 362311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13881408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13881408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131780                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131780    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              131780                       # Request fanout histogram
system.membus.reqLayer0.occupancy           603685000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          713496750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            835670                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          489                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          518562                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408457                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       834927                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3729149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3731124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    126793280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126872128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           99080                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5447936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1343214                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000240                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015505                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1342891     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    323      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1343214                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1981745000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1865079500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1114500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1112253                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1112354                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 101                       # number of overall hits
system.l2.overall_hits::.cpu.data             1112253                       # number of overall hits
system.l2.overall_hits::total                 1112354                       # number of overall hits
system.l2.demand_misses::.cpu.inst                642                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             131131                       # number of demand (read+write) misses
system.l2.demand_misses::total                 131773                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               642                       # number of overall misses
system.l2.overall_misses::.cpu.data            131131                       # number of overall misses
system.l2.overall_misses::total                131773                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49541000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11321645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11371186000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49541000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11321645000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11371186000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              743                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1243384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1244127                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             743                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1243384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1244127                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.864065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.105463                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105916                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.864065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.105463                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105916                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86338.432560                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86293.747581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86338.432560                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86293.747581                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               85124                       # number of writebacks
system.l2.writebacks::total                     85124                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        131131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            131773                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       131131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           131773                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10010335000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10053456000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10010335000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10053456000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.864065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.105463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.864065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.105463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105916                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76338.432560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76293.747581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76338.432560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76293.747581                       # average overall mshr miss latency
system.l2.replacements                          99080                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       737761                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           737761                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       737761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       737761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          489                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              489                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          489                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          489                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            318809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                318809                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           89648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89648                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7925668500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7925668500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        408457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            408457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.219480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.219480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88408.759816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88408.759816                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        89648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7029188500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7029188500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.219480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.219480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78408.759816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78408.759816                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          642                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              642                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49541000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49541000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.864065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.864065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          642                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          642                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43121000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43121000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.864065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.864065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        793444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            793444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        41483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3395976500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3395976500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       834927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        834927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.049685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81864.293807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81864.293807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        41483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2981146500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2981146500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.049685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71864.293807                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71864.293807                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       134500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       134500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27779.582752                       # Cycle average of tags in use
system.l2.tags.total_refs                     2486982                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131848                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.862493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.372741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       143.128507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27625.081505                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.843051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.847766                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28122                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20027760                       # Number of tag accesses
system.l2.tags.data_accesses                 20027760                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          41088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8392384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8433472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5447936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5447936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          131131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        85124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              85124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            345450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          70559466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70904916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       345450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           345450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45803845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45803845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45803845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           345450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         70559466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            116708761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     85124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    131025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005072360500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              374292                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              80293                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131773                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      85124                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131773                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    85124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5307                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2156879000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  658335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4625635250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16381.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35131.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    65246                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31452                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131773                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                85124                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  118421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       120076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    115.539625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.287293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.455453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        88158     73.42%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21750     18.11%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4091      3.41%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1773      1.48%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1734      1.44%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          754      0.63%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          361      0.30%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          171      0.14%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1284      1.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       120076                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.755334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.096006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.942003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4798     97.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           27      0.55%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           91      1.85%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.294656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.261066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1898     38.57%     38.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      1.79%     40.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2532     51.45%     91.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              393      7.99%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8426688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5446848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8433472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5447936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        70.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  118732055000                       # Total gap between requests
system.mem_ctrls.avgGap                     547412.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      8385600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5446848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 345449.796330028912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 70502429.227635577321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 45794697.533114902675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       131131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        85124                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16830750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4608804500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2788005285750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26216.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35146.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32752282.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            426814920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            226857510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           468276900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          219824640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9388626000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19007646360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29666744640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        59404790970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.449303                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  76935668500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3971500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  38033414000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            430527720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            228830910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           471825480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          224433900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9388626000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19253722770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29459522400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        59457489180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.892366                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  76394666750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3971500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38574415750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     43460657                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43460657                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     43460657                       # number of overall hits
system.cpu.icache.overall_hits::total        43460657                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          743                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            743                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          743                       # number of overall misses
system.cpu.icache.overall_misses::total           743                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52461000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52461000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52461000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52461000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     43461400                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43461400                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43461400                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43461400                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70606.998654                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70606.998654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70606.998654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70606.998654                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          489                       # number of writebacks
system.cpu.icache.writebacks::total               489                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          743                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          743                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          743                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          743                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51718000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51718000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51718000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51718000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69606.998654                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69606.998654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69606.998654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69606.998654                       # average overall mshr miss latency
system.cpu.icache.replacements                    489                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     43460657                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43460657                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          743                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           743                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52461000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52461000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43461400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43461400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70606.998654                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70606.998654                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51718000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51718000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69606.998654                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69606.998654                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.070325                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43461400                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               743                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          58494.481830                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.070325                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          86923543                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         86923543                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     37851234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37851234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     37851355                       # number of overall hits
system.cpu.dcache.overall_hits::total        37851355                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1282336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1282336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1282339                       # number of overall misses
system.cpu.dcache.overall_misses::total       1282339                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28520355000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28520355000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28520355000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28520355000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     39133570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39133570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     39133694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39133694                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032768                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032768                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22240.937633                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22240.937633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22240.885600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22240.885600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       737761                       # number of writebacks
system.cpu.dcache.writebacks::total            737761                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        38948                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        38948                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        38948                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        38948                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1243388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1243388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1243391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1243391                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24913160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24913160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24913415500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24913415500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031773                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031773                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20036.513140                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20036.513140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20036.670283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20036.670283                       # average overall mshr miss latency
system.cpu.dcache.replacements                1242367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28032020                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28032020                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       835433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        835433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13854205500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13854205500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28867453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28867453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028940                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028940                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16583.263410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16583.263410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          509                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          509                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       834924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       834924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13007177000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13007177000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15578.875443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15578.875443                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9819214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9819214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       446896                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       446896                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14665927500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14665927500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10266110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10266110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32817.316557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32817.316557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        38439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        38439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       408457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       408457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11905768000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11905768000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039787                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039787                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29148.155130                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29148.155130                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          121                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           121                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          124                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          124                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.024194                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024194                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       255500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       255500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024194                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024194                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31714.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31714.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30714.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30714.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.397707                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            39094818                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1243391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.442095                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.397707                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          623                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          79510923                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         79510923                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 118940582500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118940582500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
