[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~branch_comp|branch_comp>io_BrLt",
    "sources":[
      "~branch_comp|branch_comp>io_BrUn",
      "~branch_comp|branch_comp>io_rs1",
      "~branch_comp|branch_comp>io_rs2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~branch_comp|branch_comp>io_BrEq",
    "sources":[
      "~branch_comp|branch_comp>io_BrUn",
      "~branch_comp|branch_comp>io_rs1",
      "~branch_comp|branch_comp>io_rs2"
    ]
  }
]