

================================================================
== Vitis HLS Report for 'decision_function_40'
================================================================
* Date:           Thu Jan 23 13:40:32 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.596 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_42_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_42_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_38_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_38_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_37_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_37_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_26_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_26_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 24 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 25 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_52_val_read, i18 33281" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1044 = icmp_slt  i18 %x_6_val_read, i18 8395" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1044' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1045 = icmp_slt  i18 %x_2_val_read, i18 1468" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1045' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1046 = icmp_slt  i18 %x_16_val_read, i18 98" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1046' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1047 = icmp_slt  i18 %x_6_val_read, i18 8661" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1047' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1048 = icmp_slt  i18 %x_23_val_read, i18 6" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1048' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1049 = icmp_slt  i18 %x_13_val_read, i18 389" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1049' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1050 = icmp_slt  i18 %x_3_val_read, i18 92071" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1050' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %x_23_val_read, i32 2, i32 17" [firmware/BDT.h:86]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%icmp_ln86_1388 = icmp_slt  i16 %tmp, i16 1" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1388' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1052 = icmp_slt  i18 %x_5_val_read, i18 9579" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1052' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1053 = icmp_slt  i18 %x_38_val_read, i18 1" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1053' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1054 = icmp_slt  i18 %x_14_val_read, i18 22" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1054' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1055 = icmp_slt  i18 %x_33_val_read, i18 816" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1055' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1056 = icmp_slt  i18 %x_1_val_read, i18 17053" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1056' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1057 = icmp_slt  i18 %x_49_val_read, i18 82847" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1057' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1058 = icmp_slt  i18 %x_45_val_read, i18 422" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1058' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1059 = icmp_slt  i18 %x_49_val_read, i18 8877" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1059' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1060 = icmp_slt  i18 %x_7_val_read, i18 935" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1060' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1061 = icmp_slt  i18 %x_10_val_read, i18 906" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1061' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1062 = icmp_slt  i18 %x_42_val_read, i18 286" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1062' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %x_37_val_read, i32 2, i32 17" [firmware/BDT.h:86]   --->   Operation 47 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%icmp_ln86_1389 = icmp_slt  i16 %tmp_21, i16 1" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1389' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1064 = icmp_slt  i18 %x_39_val_read, i18 1110" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1064' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_1065 = icmp_slt  i18 %x_26_val_read, i18 1507" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1065' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_1066 = icmp_slt  i18 %x_33_val_read, i18 530" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1066' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_1067 = icmp_slt  i18 %x_23_val_read, i18 5" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1067' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln86_1068 = icmp_slt  i18 %x_7_val_read, i18 3891" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1068' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%icmp_ln86_1069 = icmp_slt  i18 %x_25_val_read, i18 33" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1069' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%icmp_ln86_1070 = icmp_slt  i18 %x_24_val_read, i18 271" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1070' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln86_1071 = icmp_slt  i18 %x_1_val_read, i18 46976" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1071' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln86_1072 = icmp_slt  i18 %x_7_val_read, i18 13131" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1072' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %x_44_val_read, i32 3, i32 17" [firmware/BDT.h:86]   --->   Operation 58 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.77ns)   --->   "%icmp_ln86_1390 = icmp_slt  i15 %tmp_22, i15 1" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_1390' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1044, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_501 = xor i1 %icmp_ln86_1044, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_501" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln102_1005 = and i1 %icmp_ln86_1046, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1005' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_205)   --->   "%xor_ln104_503 = xor i1 %icmp_ln86_1046, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_205 = and i1 %and_ln102, i1 %xor_ln104_503" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_205' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns)   --->   "%and_ln102_1006 = and i1 %icmp_ln86_1047, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1006' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_206)   --->   "%xor_ln104_504 = xor i1 %icmp_ln86_1047, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_206 = and i1 %and_ln104, i1 %xor_ln104_504" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns)   --->   "%and_ln102_1009 = and i1 %icmp_ln86_1050, i1 %and_ln102_1005" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1009' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_507 = xor i1 %icmp_ln86_1050, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_1010 = and i1 %icmp_ln86_1388, i1 %and_ln104_205" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1010' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1016)   --->   "%xor_ln104_508 = xor i1 %icmp_ln86_1388, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns)   --->   "%and_ln102_1011 = and i1 %icmp_ln86_1052, i1 %and_ln102_1006" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1011' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1020)   --->   "%xor_ln104_509 = xor i1 %icmp_ln86_1052, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.12ns)   --->   "%and_ln102_1012 = and i1 %icmp_ln86_1053, i1 %and_ln104_206" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1012' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1024)   --->   "%xor_ln104_510 = xor i1 %icmp_ln86_1053, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1012)   --->   "%and_ln102_1017 = and i1 %icmp_ln86_1058, i1 %and_ln102_1009" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1033 = and i1 %icmp_ln86_1059, i1 %xor_ln104_507" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1018 = and i1 %and_ln102_1033, i1 %and_ln102_1005" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1014)   --->   "%and_ln102_1019 = and i1 %icmp_ln86_1060, i1 %and_ln102_1010" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1016)   --->   "%and_ln102_1034 = and i1 %icmp_ln86_1061, i1 %xor_ln104_508" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1016)   --->   "%and_ln102_1020 = and i1 %and_ln102_1034, i1 %and_ln104_205" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1018)   --->   "%and_ln102_1021 = and i1 %icmp_ln86_1062, i1 %and_ln102_1011" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1020)   --->   "%and_ln102_1035 = and i1 %icmp_ln86_1389, i1 %xor_ln104_509" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1020)   --->   "%and_ln102_1022 = and i1 %and_ln102_1035, i1 %and_ln102_1006" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1022)   --->   "%and_ln102_1023 = and i1 %icmp_ln86_1064, i1 %and_ln102_1012" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1024)   --->   "%and_ln102_1036 = and i1 %icmp_ln86_1065, i1 %xor_ln104_510" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1024)   --->   "%and_ln102_1024 = and i1 %and_ln102_1036, i1 %and_ln104_206" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1012)   --->   "%xor_ln117 = xor i1 %and_ln102_1017, i1 1" [firmware/BDT.h:117]   --->   Operation 89 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1012)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 90 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1009, i1 %and_ln102_1018" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1012)   --->   "%select_ln117 = select i1 %and_ln102_1009, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1012)   --->   "%select_ln117_1011 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1012)   --->   "%zext_ln117_117 = zext i2 %select_ln117_1011" [firmware/BDT.h:117]   --->   Operation 94 'zext' 'zext_ln117_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1014)   --->   "%or_ln117_954 = or i1 %and_ln102_1005, i1 %and_ln102_1019" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1012 = select i1 %and_ln102_1005, i3 %zext_ln117_117, i3 4" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1012' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln117_955 = or i1 %and_ln102_1005, i1 %and_ln102_1010" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_955' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1014)   --->   "%select_ln117_1013 = select i1 %or_ln117_954, i3 %select_ln117_1012, i3 5" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1016)   --->   "%or_ln117_956 = or i1 %or_ln117_955, i1 %and_ln102_1020" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1014 = select i1 %or_ln117_955, i3 %select_ln117_1013, i3 6" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1014' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1016)   --->   "%select_ln117_1015 = select i1 %or_ln117_956, i3 %select_ln117_1014, i3 7" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1016)   --->   "%zext_ln117_118 = zext i3 %select_ln117_1015" [firmware/BDT.h:117]   --->   Operation 102 'zext' 'zext_ln117_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1018)   --->   "%or_ln117_957 = or i1 %and_ln102, i1 %and_ln102_1021" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1016 = select i1 %and_ln102, i4 %zext_ln117_118, i4 8" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1016' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.12ns)   --->   "%or_ln117_958 = or i1 %and_ln102, i1 %and_ln102_1011" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_958' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1018)   --->   "%select_ln117_1017 = select i1 %or_ln117_957, i4 %select_ln117_1016, i4 9" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1020)   --->   "%or_ln117_959 = or i1 %or_ln117_958, i1 %and_ln102_1022" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1018 = select i1 %or_ln117_958, i4 %select_ln117_1017, i4 10" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1018' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.12ns)   --->   "%or_ln117_960 = or i1 %and_ln102, i1 %and_ln102_1006" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_960' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1020)   --->   "%select_ln117_1019 = select i1 %or_ln117_959, i4 %select_ln117_1018, i4 11" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1022)   --->   "%or_ln117_961 = or i1 %or_ln117_960, i1 %and_ln102_1023" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1020 = select i1 %or_ln117_960, i4 %select_ln117_1019, i4 12" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1020' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.12ns)   --->   "%or_ln117_962 = or i1 %or_ln117_960, i1 %and_ln102_1012" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_962' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1022)   --->   "%select_ln117_1021 = select i1 %or_ln117_961, i4 %select_ln117_1020, i4 13" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1024)   --->   "%or_ln117_963 = or i1 %or_ln117_962, i1 %and_ln102_1024" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1022 = select i1 %or_ln117_962, i4 %select_ln117_1021, i4 14" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_1022' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1024)   --->   "%select_ln117_1023 = select i1 %or_ln117_963, i4 %select_ln117_1022, i4 15" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1024)   --->   "%zext_ln117_119 = zext i4 %select_ln117_1023" [firmware/BDT.h:117]   --->   Operation 118 'zext' 'zext_ln117_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1024 = select i1 %icmp_ln86, i5 %zext_ln117_119, i5 16" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1024' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 120 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns)   --->   "%and_ln102_1004 = and i1 %icmp_ln86_1045, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1004' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_204)   --->   "%xor_ln104_502 = xor i1 %icmp_ln86_1045, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_204 = and i1 %xor_ln104_502, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 124 'and' 'and_ln104_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns)   --->   "%and_ln102_1007 = and i1 %icmp_ln86_1048, i1 %and_ln102_1004" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1007' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_207)   --->   "%xor_ln104_505 = xor i1 %icmp_ln86_1048, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_207 = and i1 %and_ln102_1004, i1 %xor_ln104_505" [firmware/BDT.h:104]   --->   Operation 127 'and' 'and_ln104_207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns)   --->   "%and_ln102_1008 = and i1 %icmp_ln86_1049, i1 %and_ln104_204" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1008' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_208)   --->   "%xor_ln104_506 = xor i1 %icmp_ln86_1049, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_208 = and i1 %and_ln104_204, i1 %xor_ln104_506" [firmware/BDT.h:104]   --->   Operation 130 'and' 'and_ln104_208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.12ns)   --->   "%and_ln102_1013 = and i1 %icmp_ln86_1054, i1 %and_ln102_1007" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1013' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1028)   --->   "%xor_ln104_511 = xor i1 %icmp_ln86_1054, i1 1" [firmware/BDT.h:104]   --->   Operation 132 'xor' 'xor_ln104_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.12ns)   --->   "%and_ln102_1014 = and i1 %icmp_ln86_1055, i1 %and_ln104_207" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1014' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%xor_ln104_512 = xor i1 %icmp_ln86_1055, i1 1" [firmware/BDT.h:104]   --->   Operation 134 'xor' 'xor_ln104_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.12ns)   --->   "%and_ln102_1015 = and i1 %icmp_ln86_1056, i1 %and_ln102_1008" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1015' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1036)   --->   "%xor_ln104_513 = xor i1 %icmp_ln86_1056, i1 1" [firmware/BDT.h:104]   --->   Operation 136 'xor' 'xor_ln104_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.12ns)   --->   "%and_ln102_1016 = and i1 %icmp_ln86_1057, i1 %and_ln104_208" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1016' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_514 = xor i1 %icmp_ln86_1057, i1 1" [firmware/BDT.h:104]   --->   Operation 138 'xor' 'xor_ln104_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1026)   --->   "%and_ln102_1025 = and i1 %icmp_ln86_1066, i1 %and_ln102_1013" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1028)   --->   "%and_ln102_1037 = and i1 %icmp_ln86_1067, i1 %xor_ln104_511" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1028)   --->   "%and_ln102_1026 = and i1 %and_ln102_1037, i1 %and_ln102_1007" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1030)   --->   "%and_ln102_1027 = and i1 %icmp_ln86_1068, i1 %and_ln102_1014" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%and_ln102_1038 = and i1 %icmp_ln86_1069, i1 %xor_ln104_512" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%and_ln102_1028 = and i1 %and_ln102_1038, i1 %and_ln104_207" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1034)   --->   "%and_ln102_1029 = and i1 %icmp_ln86_1070, i1 %and_ln102_1015" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1036)   --->   "%and_ln102_1039 = and i1 %icmp_ln86_1071, i1 %xor_ln104_513" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1036)   --->   "%and_ln102_1030 = and i1 %and_ln102_1039, i1 %and_ln102_1008" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1038)   --->   "%and_ln102_1031 = and i1 %icmp_ln86_1072, i1 %and_ln102_1016" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1040 = and i1 %icmp_ln86_1390, i1 %xor_ln104_514" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1032 = and i1 %and_ln102_1040, i1 %and_ln104_208" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1026)   --->   "%or_ln117_964 = or i1 %icmp_ln86, i1 %and_ln102_1025" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.12ns)   --->   "%or_ln117_965 = or i1 %icmp_ln86, i1 %and_ln102_1013" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_965' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1026)   --->   "%select_ln117_1025 = select i1 %or_ln117_964, i5 %select_ln117_1024, i5 17" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1028)   --->   "%or_ln117_966 = or i1 %or_ln117_965, i1 %and_ln102_1026" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1026 = select i1 %or_ln117_965, i5 %select_ln117_1025, i5 18" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1026' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.12ns)   --->   "%or_ln117_967 = or i1 %icmp_ln86, i1 %and_ln102_1007" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_967' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1028)   --->   "%select_ln117_1027 = select i1 %or_ln117_966, i5 %select_ln117_1026, i5 19" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1030)   --->   "%or_ln117_968 = or i1 %or_ln117_967, i1 %and_ln102_1027" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1028 = select i1 %or_ln117_967, i5 %select_ln117_1027, i5 20" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1028' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln117_969 = or i1 %or_ln117_967, i1 %and_ln102_1014" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_969' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1030)   --->   "%select_ln117_1029 = select i1 %or_ln117_968, i5 %select_ln117_1028, i5 21" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%or_ln117_970 = or i1 %or_ln117_969, i1 %and_ln102_1028" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1030 = select i1 %or_ln117_969, i5 %select_ln117_1029, i5 22" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1030' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.12ns)   --->   "%or_ln117_971 = or i1 %icmp_ln86, i1 %and_ln102_1004" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_971' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%select_ln117_1031 = select i1 %or_ln117_970, i5 %select_ln117_1030, i5 23" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1034)   --->   "%or_ln117_972 = or i1 %or_ln117_971, i1 %and_ln102_1029" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1032 = select i1 %or_ln117_971, i5 %select_ln117_1031, i5 24" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1032' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.12ns)   --->   "%or_ln117_973 = or i1 %or_ln117_971, i1 %and_ln102_1015" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_973' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1034)   --->   "%select_ln117_1033 = select i1 %or_ln117_972, i5 %select_ln117_1032, i5 25" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1036)   --->   "%or_ln117_974 = or i1 %or_ln117_973, i1 %and_ln102_1030" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1034 = select i1 %or_ln117_973, i5 %select_ln117_1033, i5 26" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1034' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.12ns)   --->   "%or_ln117_975 = or i1 %or_ln117_971, i1 %and_ln102_1008" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_975' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1036)   --->   "%select_ln117_1035 = select i1 %or_ln117_974, i5 %select_ln117_1034, i5 27" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1038)   --->   "%or_ln117_976 = or i1 %or_ln117_975, i1 %and_ln102_1031" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1036 = select i1 %or_ln117_975, i5 %select_ln117_1035, i5 28" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_1036' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.12ns)   --->   "%or_ln117_977 = or i1 %or_ln117_975, i1 %and_ln102_1016" [firmware/BDT.h:117]   --->   Operation 176 'or' 'or_ln117_977' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1038)   --->   "%select_ln117_1037 = select i1 %or_ln117_976, i5 %select_ln117_1036, i5 29" [firmware/BDT.h:117]   --->   Operation 177 'select' 'select_ln117_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_978 = or i1 %or_ln117_977, i1 %and_ln102_1032" [firmware/BDT.h:117]   --->   Operation 178 'or' 'or_ln117_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1038 = select i1 %or_ln117_977, i5 %select_ln117_1037, i5 30" [firmware/BDT.h:117]   --->   Operation 179 'select' 'select_ln117_1038' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1039 = select i1 %or_ln117_978, i5 %select_ln117_1038, i5 31" [firmware/BDT.h:117]   --->   Operation 180 'select' 'select_ln117_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 4068, i5 1, i12 555, i5 2, i12 1460, i5 3, i12 225, i5 4, i12 3931, i5 5, i12 881, i5 6, i12 120, i5 7, i12 3796, i5 8, i12 3637, i5 9, i12 682, i5 10, i12 815, i5 11, i12 286, i5 12, i12 3452, i5 13, i12 367, i5 14, i12 701, i5 15, i12 92, i5 16, i12 3631, i5 17, i12 291, i5 18, i12 3611, i5 19, i12 2774, i5 20, i12 4032, i5 21, i12 13, i5 22, i12 3221, i5 23, i12 4029, i5 24, i12 4075, i5 25, i12 3363, i5 26, i12 525, i5 27, i12 3857, i5 28, i12 225, i5 29, i12 1743, i5 30, i12 2680, i5 31, i12 3755, i12 0, i5 %select_ln117_1039" [firmware/BDT.h:118]   --->   Operation 181 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 182 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.596ns
The critical path consists of the following:
	wire read operation ('x_52_val_read', firmware/BDT.h:86) on port 'x_52_val' (firmware/BDT.h:86) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [48]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [83]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1005', firmware/BDT.h:102) [89]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1009', firmware/BDT.h:102) [101]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [143]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1011', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1012', firmware/BDT.h:117) [148]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1013', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1014', firmware/BDT.h:117) [152]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1015', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1016', firmware/BDT.h:117) [156]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1017', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1018', firmware/BDT.h:117) [160]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1019', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1020', firmware/BDT.h:117) [164]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1021', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1022', firmware/BDT.h:117) [168]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1023', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1024', firmware/BDT.h:117) [172]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [82]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1004', firmware/BDT.h:102) [86]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1007', firmware/BDT.h:102) [95]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1013', firmware/BDT.h:102) [109]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_965', firmware/BDT.h:117) [173]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1026', firmware/BDT.h:117) [176]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1027', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1028', firmware/BDT.h:117) [180]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1029', firmware/BDT.h:117) [182]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1030', firmware/BDT.h:117) [184]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1031', firmware/BDT.h:117) [186]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1032', firmware/BDT.h:117) [188]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1033', firmware/BDT.h:117) [190]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1034', firmware/BDT.h:117) [192]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1035', firmware/BDT.h:117) [194]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1036', firmware/BDT.h:117) [196]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1037', firmware/BDT.h:117) [198]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1038', firmware/BDT.h:117) [200]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1039', firmware/BDT.h:117) [201]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [202]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
