{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 11 17:42:03 2018 " "Info: Processing started: Fri May 11 17:42:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Orga -c Orga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Orga -c Orga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 2 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register instruction\[3\]~reg0DUPLICATE register IDR\[7\] 130.7 MHz 7.651 ns Internal " "Info: Clock \"clk\" has Internal fmax of 130.7 MHz between source register \"instruction\[3\]~reg0DUPLICATE\" and destination register \"IDR\[7\]\" (period= 7.651 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.446 ns + Longest register register " "Info: + Longest register to register delay is 7.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction\[3\]~reg0DUPLICATE 1 REG LCFF_X26_Y13_N3 120 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N3; Fanout = 120; REG Node = 'instruction\[3\]~reg0DUPLICATE'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[3]~reg0DUPLICATE } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.272 ns) 1.572 ns Mux62~0 2 COMB LCCOMB_X29_Y18_N20 1 " "Info: 2: + IC(1.300 ns) + CELL(0.272 ns) = 1.572 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 1; COMB Node = 'Mux62~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { instruction[3]~reg0DUPLICATE Mux62~0 } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 2.083 ns Mux62~4 3 COMB LCCOMB_X29_Y18_N10 2 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.083 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 2; COMB Node = 'Mux62~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Mux62~0 Mux62~4 } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.272 ns) 3.233 ns Mux62~20DUPLICATE 4 COMB LCCOMB_X26_Y14_N14 59 " "Info: 4: + IC(0.878 ns) + CELL(0.272 ns) = 3.233 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 59; COMB Node = 'Mux62~20DUPLICATE'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { Mux62~4 Mux62~20DUPLICATE } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.154 ns) 4.512 ns IDR~218 5 COMB LCCOMB_X22_Y21_N28 1 " "Info: 5: + IC(1.125 ns) + CELL(0.154 ns) = 4.512 ns; Loc. = LCCOMB_X22_Y21_N28; Fanout = 1; COMB Node = 'IDR~218'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { Mux62~20DUPLICATE IDR~218 } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.272 ns) 5.021 ns IDR~222 6 COMB LCCOMB_X22_Y21_N12 1 " "Info: 6: + IC(0.237 ns) + CELL(0.272 ns) = 5.021 ns; Loc. = LCCOMB_X22_Y21_N12; Fanout = 1; COMB Node = 'IDR~222'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { IDR~218 IDR~222 } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.272 ns) 6.215 ns IDR~238 7 COMB LCCOMB_X21_Y16_N14 1 " "Info: 7: + IC(0.922 ns) + CELL(0.272 ns) = 6.215 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 1; COMB Node = 'IDR~238'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { IDR~222 IDR~238 } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.154 ns) 7.291 ns IDR~239 8 COMB LCCOMB_X30_Y17_N4 1 " "Info: 8: + IC(0.922 ns) + CELL(0.154 ns) = 7.291 ns; Loc. = LCCOMB_X30_Y17_N4; Fanout = 1; COMB Node = 'IDR~239'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { IDR~238 IDR~239 } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.446 ns IDR\[7\] 9 REG LCFF_X30_Y17_N5 4 " "Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 7.446 ns; Loc. = LCFF_X30_Y17_N5; Fanout = 4; REG Node = 'IDR\[7\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { IDR~239 IDR[7] } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.823 ns ( 24.48 % ) " "Info: Total cell delay = 1.823 ns ( 24.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.623 ns ( 75.52 % ) " "Info: Total interconnect delay = 5.623 ns ( 75.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.446 ns" { instruction[3]~reg0DUPLICATE Mux62~0 Mux62~4 Mux62~20DUPLICATE IDR~218 IDR~222 IDR~238 IDR~239 IDR[7] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.446 ns" { instruction[3]~reg0DUPLICATE {} Mux62~0 {} Mux62~4 {} Mux62~20DUPLICATE {} IDR~218 {} IDR~222 {} IDR~238 {} IDR~239 {} IDR[7] {} } { 0.000ns 1.300ns 0.239ns 0.878ns 1.125ns 0.237ns 0.922ns 0.922ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.272ns 0.154ns 0.272ns 0.272ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.021 ns - Smallest " "Info: - Smallest clock skew is -0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2172 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2172; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns IDR\[7\] 3 REG LCFF_X30_Y17_N5 4 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X30_Y17_N5; Fanout = 4; REG Node = 'IDR\[7\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clk~clkctrl IDR[7] } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl IDR[7] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} IDR[7] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2172 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2172; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns instruction\[3\]~reg0DUPLICATE 3 REG LCFF_X26_Y13_N3 120 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N3; Fanout = 120; REG Node = 'instruction\[3\]~reg0DUPLICATE'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl instruction[3]~reg0DUPLICATE } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl instruction[3]~reg0DUPLICATE } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} instruction[3]~reg0DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl IDR[7] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} IDR[7] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl instruction[3]~reg0DUPLICATE } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} instruction[3]~reg0DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 65 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.446 ns" { instruction[3]~reg0DUPLICATE Mux62~0 Mux62~4 Mux62~20DUPLICATE IDR~218 IDR~222 IDR~238 IDR~239 IDR[7] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.446 ns" { instruction[3]~reg0DUPLICATE {} Mux62~0 {} Mux62~4 {} Mux62~20DUPLICATE {} IDR~218 {} IDR~222 {} IDR~238 {} IDR~239 {} IDR[7] {} } { 0.000ns 1.300ns 0.239ns 0.878ns 1.125ns 0.237ns 0.922ns 0.922ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.272ns 0.154ns 0.272ns 0.272ns 0.154ns 0.155ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl IDR[7] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} IDR[7] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl instruction[3]~reg0DUPLICATE } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} instruction[3]~reg0DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk instruction\[9\] instruction\[9\]~reg0 8.132 ns register " "Info: tco from clock \"clk\" to destination pin \"instruction\[9\]\" through register \"instruction\[9\]~reg0\" is 8.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2172 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2172; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 2.494 ns instruction\[9\]~reg0 3 REG LCFF_X34_Y13_N21 29 " "Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X34_Y13_N21; Fanout = 29; REG Node = 'instruction\[9\]~reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { clk~clkctrl instruction[9]~reg0 } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 65 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.02 % ) " "Info: Total cell delay = 1.472 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.022 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl instruction[9]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} instruction[9]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 65 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.544 ns + Longest register pin " "Info: + Longest register to pin delay is 5.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction\[9\]~reg0 1 REG LCFF_X34_Y13_N21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y13_N21; Fanout = 29; REG Node = 'instruction\[9\]~reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[9]~reg0 } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 65 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.410 ns) + CELL(2.134 ns) 5.544 ns instruction\[9\] 2 PIN PIN_P18 0 " "Info: 2: + IC(3.410 ns) + CELL(2.134 ns) = 5.544 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'instruction\[9\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.544 ns" { instruction[9]~reg0 instruction[9] } "NODE_NAME" } } { "Orga.v" "" { Text "C:/Users/mahmo/Desktop/New folder (2)/Orga.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 38.49 % ) " "Info: Total cell delay = 2.134 ns ( 38.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.410 ns ( 61.51 % ) " "Info: Total interconnect delay = 3.410 ns ( 61.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.544 ns" { instruction[9]~reg0 instruction[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "5.544 ns" { instruction[9]~reg0 {} instruction[9] {} } { 0.000ns 3.410ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl instruction[9]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} instruction[9]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.544 ns" { instruction[9]~reg0 instruction[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "5.544 ns" { instruction[9]~reg0 {} instruction[9] {} } { 0.000ns 3.410ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 11 17:42:05 2018 " "Info: Processing ended: Fri May 11 17:42:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
