CMD:./cmake-build-debug/cbp sample_traces/compress/compress_3_trace.gz

=================== Predictor constants ===================
K = 17
DEFAULT_SIZE = 131072
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
TAG_LEN_S = { 6, 7, 9, 11, 11, 11, 11, 12IDX_LEN_S = { 
, 
, , , , , 
,  }
RESET_INTERVAL = 262144

TOT_SIZE = 183 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
115000000 instrs 
120000000 instrs 
125000000 instrs 
130000000 instrs 
EOF
Table[0]
	 occupation: 989 / 1024
	 total predictions: 2415943
Table[1]
	 occupation: 7590 / 8192
	 total predictions: 3578567
Table[2]
	 occupation: 16353 / 16384
	 total predictions: 807436
Table[3]
	 occupation: 16378 / 16384
	 total predictions: 162702
Table[4]
	 occupation: 16366 / 16384
	 total predictions: 47291
Table[5]
	 occupation: 8256 / 16384
	 total predictions: 69222
Table[6]
	 occupation: 4212 / 8192
	 total predictions: 145178
Table[7]
	 occupation: 1898 / 2048
	 total predictions: 287426
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 27948785
Number of loads that miss in SQ: 26651236 (95.36%)
Number of PFs issued to the memory system 3131223
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 134842568
	misses     = 1905
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 38869134
	misses     = 910933
	miss ratio = 2.34%
	pf accesses   = 3131223
	pf misses     = 11522
	pf miss ratio = 0.37%
L2$:
	accesses   = 912838
	misses     = 161042
	miss ratio = 17.64%
	pf accesses   = 11522
	pf misses     = 1477
	pf miss ratio = 12.82%
L3$:
	accesses   = 161042
	misses     = 82114
	miss ratio = 50.99%
	pf accesses   = 1477
	pf misses     = 267
	pf miss ratio = 18.08%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :27948785
Num Prefetches generated :3144663
Num Prefetches issued :4025798
Num Prefetches filtered by PF queue :82286
Num untimely prefetches dropped from PF queue :13440
Num prefetches not issued LDST contention :894575
Num prefetches not issued stride 0 :12597945
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 130000020
cycles       = 77230395
CycWP        = 66140607
IPC          = 1.6833

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         15702832    2228013  14.1886%  17.1386
JumpDirect          2040178          0   0.0000%   0.0000
JumpIndirect         132066          0   0.0000%   0.0000
JumpReturn           231355          0   0.0000%   0.0000
Not control       116736137          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000020      5770491   1.7330    1227895     182919   0.2128       0.0317  14.8970%  18.2919    4989046    27.2746   498.9036
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000020     14598259   1.7125    3071500     457774   0.2104       0.0314  14.9039%  18.3109   12637442    27.6063   505.4973
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    65000020     34334435   1.8931    7896218    1033388   0.2300       0.0301  13.0871%  15.8983   28399360    27.4818   436.9131
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   130000020     77230395   1.6833   15702832    2228013   0.2033       0.0288  14.1886%  17.1386   66140607    29.6859   508.7738
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 130000020 instrs 

ExecTime = 5269.656428813934
