0.7
2020.2
Nov  8 2024
22:36:57
D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v,1743652542,verilog,,D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v,,clock_div,,,,,,,,
D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v,1743652542,verilog,,D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_segment.v,,drv_mcp3202,,,,,,,,
D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_segment.v,1743652542,verilog,,D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_uart_tx.v,,drv_segment,,,,,,,,
D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_uart_tx.v,1743652542,verilog,,D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/topmodule.v,,drv_uart_tx,,,,,,,,
D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/topmodule.v,1743652542,verilog,,,,top_module,,,,,,,,
