	component aula20190905_QSYS is
		port (
			clk_clk       : in  std_logic                    := 'X';             -- clk
			reset_reset_n : in  std_logic                    := 'X';             -- reset_n
			key_export    : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			sw_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			ledg_export   : out std_logic_vector(7 downto 0);                    -- export
			ledr_export   : out std_logic_vector(7 downto 0);                    -- export
			hex6_export   : out std_logic_vector(6 downto 0);                    -- export
			hex7_export   : out std_logic_vector(6 downto 0)                     -- export
		);
	end component aula20190905_QSYS;

