`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// ECE369 - Computer Architecture
// 
// Module - data_memory.v
// Description - 32-Bit wide data memory.
//
// INPUTS:-
// Address: 32-Bit address input port.
// WriteData: 32-Bit input port.
// Clk: 1-Bit Input clock signal.
// MemWrite: 1-Bit control signal for memory write.
// MemRead: 1-Bit control signal for memory read.
//
// OUTPUTS:-
// ReadData: 32-Bit registered output port.
//
// FUNCTIONALITY:-
// Design the above memory similar to the 'RegisterFile' model in the previous 
// assignment.  Create a 1K memory, for which we need 10 bits.  In order to 
// implement byte addressing, we will use bits Address[11:2] to index the 
// memory location. The 'WriteData' value is written into the address 
// corresponding to Address[11:2] in the positive clock edge if 'MemWrite' 
// signal is 1. 'ReadData' is the value of memory location Address[11:2] if 
// 'MemRead' is 1, otherwise, it is 0x00000000. The reading of memory is not 
// clocked.
//
// you need to declare a 2d array. in this case we need an array of 1024 (1K)  
// 32-bit elements for the memory.   
// for example,  to declare an array of 256 32-bit elements, declaration is: reg[31:0] memory[0:255]
// if i continue with the same declaration, we need 8 bits to index to one of 256 elements. 
// however , address port for the data memory is 32 bits. from those 32 bits, least significant 2 
// bits help us index to one of the 4 bytes within a single word. therefore we only need bits [9-2] 
// of the "Address" input to index any of the 256 words. 
////////////////////////////////////////////////////////////////////////////////

module DataMemory(Address, WriteData, Clk, MemWrite, MemRead, ReadData, BitSel); 

    input [31:0] Address; 	// Input Address 
    input [31:0] WriteData; // Data that needs to be written into the address 
    input Clk;
    input MemWrite; 		// Control signal for memory write 
    input MemRead; 			// Control signal for memory read 
    input [1:0] BitSel; //Control signal for bit, byte, and word

    output reg[31:0] ReadData; // Contents of memory location at Address
    
    reg [31:0] Memory [1023:0]; 
    
    /* Please fill in the implementation here */
    initial begin
        $readmemh("data_memory.mem", Memory);
    end
    //Shared variables
    //---------------
    /*'Byte' selector
    Explanation: Chooses byte to read/write. 
    FOR BYTES:
    2'b00 = Memory[Address[11:2]][7:0]
    2'b01 = Memory[Address[11:2]][15:8]
    2'b10 = Memory[Address[11:2]][23:16]
    2'b11 = Memory[Address[11:2]][31:24]
    
    FOR HALFS:
    2'b00 = Memory[Address[11:2]][15:0]
    2'b01 = Memory[Address[11:2]][31:0]
    
    FOR WORDS:
    Ignored entirely
    
    Bryn's Sign-Extender logic//concatenator - I really like this by the way
    if (ZeroExt) begin
        out = {16'b0, in}
        
        ReacData <= 
    */
    wire [1:0] byte_selector = Address[1:0]; 
    
    //Read
    always @(*) begin
        if(MemRead == 1) begin
            case(BitSel)
                2'b00: //For a word - ignores byte_selector entirely
                    ReadData = Memory[Address[31:2]];
                2'b01: //For a half
                    case(byte_selector[1]) //Hello traveler. You may be confused why this is based off of the first bit. It is wrong otherwise. I have tested it
                        1'b0:
                            ReadData = {{16{Memory[Address[31:2]][15]}}, Memory[Address[11:2]][15:0]};
                        1'b1:
                            ReadData = {{16{Memory[Address[31:2]][31]}}, Memory[Address[11:2]][31:16]};
                    endcase
                2'b10: //For a byte
                    case(byte_selector)
                        2'b00:
                            ReadData = {{24{Memory[Address[31:2]][7]}} , Memory[Address[31:2]][7:0]};
                        2'b01:
                            ReadData = {{24{Memory[Address[31:2]][15]}}, Memory[Address[31:2]][15:8]};
                        2'b10:
                            ReadData = {{24{Memory[Address[31:2]][23]}}, Memory[Address[31:2]][23:16]};
                        2'b11:
                            ReadData = {{24{Memory[Address[31:2]][31]}}, Memory[Address[31:2]][31:24]};
                    endcase
            endcase
        end
    end
    
    //Write
    always @(posedge Clk) begin
        if(MemWrite == 1) begin
            case(BitSel)
                2'b00: //For a word - ignores byte_selector entirely
                    Memory[Address[31:2]] = WriteData;
                2'b01: //For a half
                    case(byte_selector[1])
                        1'b0:
                            Memory[Address[31:2]][15:0] = WriteData[15:0];
                        1'b1:
                            Memory[Address[31:2]][31:16] = WriteData[15:0];
                    endcase
                2'b10: //For a byte
                    case(byte_selector)
                        2'b00:
                            Memory[Address[31:2]][7:0] = WriteData[7:0];
                        2'b01:
                            Memory[Address[31:2]][15:8] = WriteData[7:0];
                        2'b10:
                            Memory[Address[31:2]][23:16] = WriteData[7:0];
                        2'b11:
                            Memory[Address[31:2]][31:24] = WriteData[7:0];
                    endcase
            endcase
        end
    end
    
endmodule
