--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml System.twx System.ncd -o System.twr System.pcf -ucf
System_Connection.ucf

Design file:              System.ncd
Physical constraint file: System.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    5.436(R)|      SLOW  |   -2.746(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<1>      |    4.975(R)|      SLOW  |   -2.726(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<2>      |    4.770(R)|      SLOW  |   -2.662(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<3>      |    5.690(R)|      SLOW  |   -3.219(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<4>      |    4.804(R)|      SLOW  |   -2.598(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    1.250(R)|      FAST  |   -0.738(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    1.074(R)|      FAST  |   -0.409(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    1.141(R)|      FAST  |   -0.531(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    2.032(R)|      SLOW  |   -0.965(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<4>       |    1.657(R)|      SLOW  |   -0.663(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<5>       |    1.523(R)|      SLOW  |   -0.533(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<6>       |    1.447(R)|      SLOW  |   -0.463(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<7>       |    8.600(R)|      SLOW  |   -0.140(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLAW        |         8.131(R)|      SLOW  |         4.383(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTHIGH   |         7.360(R)|      SLOW  |         3.828(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTLOW    |         8.139(R)|      SLOW  |         4.355(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |         8.203(R)|      SLOW  |         4.408(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         8.202(R)|      SLOW  |         4.400(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         8.137(R)|      SLOW  |         4.355(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         8.251(R)|      SLOW  |         4.423(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |         7.822(R)|      SLOW  |         4.099(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |         7.665(R)|      SLOW  |         3.998(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |         7.687(R)|      SLOW  |         4.041(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |         7.917(R)|      SLOW  |         4.180(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM         |         7.134(R)|      SLOW  |         3.709(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<0>  |         6.836(R)|      SLOW  |         3.486(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.897(R)|      SLOW  |         3.513(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.789(R)|      SLOW  |         3.474(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.588(R)|      SLOW  |         3.338(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         7.371(R)|      SLOW  |         3.857(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         7.350(R)|      SLOW  |         3.831(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         7.289(R)|      SLOW  |         3.788(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         7.608(R)|      SLOW  |         3.990(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         7.721(R)|      SLOW  |         4.064(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         7.647(R)|      SLOW  |         4.024(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         7.572(R)|      SLOW  |         3.946(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.227|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 26 14:16:08 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 234 MB



