<stg><name>CNN_1D</name>


<trans_list>

<trans id="773" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="8" to="9">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="9" to="10">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="10" to="11">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="11" to="12">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="12" to="13">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="13" to="14">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="14" to="15">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="15" to="16">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="16" to="17">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:2  %src_V_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %src_V_offset)

]]></Node>
<StgValue><ssdm name="src_V_offset_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:3  %src_V_offset_c2 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="src_V_offset_c2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:16  %sum_59_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_59_V_loc_c"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:17  %sum_58_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_58_V_loc_c"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:18  %sum_57_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_57_V_loc_c"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:19  %sum_56_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_56_V_loc_c"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:20  %sum_55_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_55_V_loc_c"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:21  %sum_54_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_54_V_loc_c"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:22  %sum_53_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_53_V_loc_c"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:23  %sum_52_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_52_V_loc_c"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:24  %sum_51_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_51_V_loc_c"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:25  %sum_50_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_50_V_loc_c"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:26  %sum_49_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_49_V_loc_c"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:27  %sum_48_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_48_V_loc_c"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:28  %sum_47_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_47_V_loc_c"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:29  %sum_46_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_46_V_loc_c"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:30  %sum_45_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_45_V_loc_c"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:31  %sum_44_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_44_V_loc_c"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:32  %sum_43_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_43_V_loc_c"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:33  %sum_42_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_42_V_loc_c"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:34  %sum_41_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_41_V_loc_c"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:35  %sum_40_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_40_V_loc_c"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:36  %sum_39_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_39_V_loc_c"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:37  %sum_38_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_38_V_loc_c"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:38  %sum_37_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_37_V_loc_c"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:39  %sum_36_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_36_V_loc_c"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:40  %sum_35_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_35_V_loc_c"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:41  %sum_34_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_34_V_loc_c"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:42  %sum_33_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_33_V_loc_c"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:43  %sum_32_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_32_V_loc_c"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:44  %sum_31_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_31_V_loc_c"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:45  %sum_30_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_30_V_loc_c"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:46  %sum_29_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_29_V_loc_c"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:47  %sum_28_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_28_V_loc_c"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:48  %sum_27_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_27_V_loc_c"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:49  %sum_26_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_26_V_loc_c"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:50  %sum_25_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_25_V_loc_c"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:51  %sum_24_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_24_V_loc_c"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:52  %sum_23_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_23_V_loc_c"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:53  %sum_22_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_22_V_loc_c"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:54  %sum_21_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_21_V_loc_c"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:55  %sum_20_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_20_V_loc_c"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:56  %sum_19_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_19_V_loc_c"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:57  %sum_18_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_18_V_loc_c"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:58  %sum_17_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_17_V_loc_c"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:59  %sum_16_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_16_V_loc_c"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:60  %sum_15_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_15_V_loc_c"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:61  %sum_14_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_14_V_loc_c"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:62  %sum_13_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_13_V_loc_c"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:63  %sum_12_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_12_V_loc_c"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:64  %sum_11_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_11_V_loc_c"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:65  %sum_10_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_10_V_loc_c"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:66  %sum_9_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_9_V_loc_c"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:67  %sum_8_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_8_V_loc_c"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:68  %sum_7_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_7_V_loc_c"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:69  %sum_6_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_6_V_loc_c"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:70  %sum_5_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_5_V_loc_c"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:71  %sum_4_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_4_V_loc_c"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:72  %sum_3_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_3_V_loc_c"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:73  %sum_2_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_2_V_loc_c"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:74  %sum_1_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_1_V_loc_c"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:75  %sum_0_V_loc_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="sum_0_V_loc_c"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:76  %src_V_offset_c74 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="src_V_offset_c74"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:77  %src_V_offset_c = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="src_V_offset_c"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:92  %Conv2_Inter_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Conv2_Inter_0_V_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:95  %Conv2_Inter_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Conv2_Inter_1_V_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:98  %Conv2_Inter_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Conv2_Inter_2_V_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:101  %Conv2_Inter_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Conv2_Inter_3_V_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:104  %Conv2_Inter_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Conv2_Inter_4_V_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:107  %Conv2_Inter_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Conv2_Inter_5_V_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:110  %Conv2_Inter_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Conv2_Inter_6_V_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:113  %Conv2_Inter_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Conv2_Inter_7_V_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:116  %Conv2_Inter_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Conv2_Inter_8_V_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:119  %Conv2_Inter_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Conv2_Inter_9_V_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:122  %intermediate_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="intermediate_0_V_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:125  %intermediate_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="intermediate_1_V_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:128  %intermediate_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="intermediate_2_V_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:131  %intermediate_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="intermediate_3_V_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:134  %intermediate_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="intermediate_4_V_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:137  %intermediate_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="intermediate_5_V_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:140  %intermediate_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="intermediate_6_V_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:143  %intermediate_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="intermediate_7_V_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:146  %intermediate_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="intermediate_8_V_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:149  %intermediate_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="intermediate_9_V_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:152  %maxpool_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="maxpool_0_V_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:155  %maxpool_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="maxpool_1_V_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:158  %maxpool_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="maxpool_2_V_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:161  %maxpool_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="maxpool_3_V_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:164  %maxpool_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="maxpool_4_V_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:167  %maxpool_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="maxpool_5_V_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:170  %maxpool_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="maxpool_6_V_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:173  %maxpool_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="maxpool_7_V_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:176  %maxpool_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="maxpool_8_V_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:179  %maxpool_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="maxpool_9_V_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:182  %Layer1_Int_0_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_0_0_V_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:185  %Layer1_Int_0_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_0_1_V_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:188  %Layer1_Int_0_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_0_2_V_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:191  %Layer1_Int_0_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_0_3_V_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:194  %Layer1_Int_0_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_0_4_V_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:197  %Layer1_Int_0_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_0_5_V_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:200  %Layer1_Int_0_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_0_6_V_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:203  %Layer1_Int_0_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_0_7_V_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:206  %Layer1_Int_0_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_0_8_V_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:209  %Layer1_Int_0_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_0_9_V_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:212  %Layer1_Int_1_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_1_0_V_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:215  %Layer1_Int_1_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_1_1_V_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:218  %Layer1_Int_1_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_1_2_V_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:221  %Layer1_Int_1_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_1_3_V_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:224  %Layer1_Int_1_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_1_4_V_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:227  %Layer1_Int_1_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_1_5_V_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:230  %Layer1_Int_1_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_1_6_V_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:233  %Layer1_Int_1_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_1_7_V_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:236  %Layer1_Int_1_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_1_8_V_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:239  %Layer1_Int_1_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_1_9_V_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:242  %Layer1_Int_2_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_2_0_V_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:245  %Layer1_Int_2_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_2_1_V_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:248  %Layer1_Int_2_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_2_2_V_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:251  %Layer1_Int_2_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_2_3_V_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:254  %Layer1_Int_2_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_2_4_V_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:257  %Layer1_Int_2_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_2_5_V_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:260  %Layer1_Int_2_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_2_6_V_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:263  %Layer1_Int_2_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_2_7_V_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:266  %Layer1_Int_2_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_2_8_V_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:269  %Layer1_Int_2_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_2_9_V_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:272  %Layer1_Int_3_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_3_0_V_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:275  %Layer1_Int_3_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_3_1_V_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:278  %Layer1_Int_3_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_3_2_V_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:281  %Layer1_Int_3_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_3_3_V_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:284  %Layer1_Int_3_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_3_4_V_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:287  %Layer1_Int_3_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_3_5_V_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:290  %Layer1_Int_3_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_3_6_V_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:293  %Layer1_Int_3_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_3_7_V_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:296  %Layer1_Int_3_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_3_8_V_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:299  %Layer1_Int_3_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_3_9_V_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:302  %Layer1_Int_4_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_4_0_V_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:305  %Layer1_Int_4_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_4_1_V_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:308  %Layer1_Int_4_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_4_2_V_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:311  %Layer1_Int_4_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_4_3_V_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:314  %Layer1_Int_4_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_4_4_V_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:317  %Layer1_Int_4_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_4_5_V_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:320  %Layer1_Int_4_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_4_6_V_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:323  %Layer1_Int_4_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_4_7_V_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:326  %Layer1_Int_4_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_4_8_V_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:329  %Layer1_Int_4_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_4_9_V_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:332  %Layer1_Int_5_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_5_0_V_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:335  %Layer1_Int_5_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_5_1_V_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:338  %Layer1_Int_5_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_5_2_V_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:341  %Layer1_Int_5_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_5_3_V_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:344  %Layer1_Int_5_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_5_4_V_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:347  %Layer1_Int_5_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_5_5_V_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:350  %Layer1_Int_5_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_5_6_V_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:353  %Layer1_Int_5_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_5_7_V_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:356  %Layer1_Int_5_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_5_8_V_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:359  %Layer1_Int_5_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_5_9_V_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:362  %Layer1_Int_6_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_6_0_V_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:365  %Layer1_Int_6_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_6_1_V_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:368  %Layer1_Int_6_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_6_2_V_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:371  %Layer1_Int_6_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_6_3_V_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:374  %Layer1_Int_6_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_6_4_V_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:377  %Layer1_Int_6_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_6_5_V_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:380  %Layer1_Int_6_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_6_6_V_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:383  %Layer1_Int_6_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_6_7_V_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:386  %Layer1_Int_6_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_6_8_V_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:389  %Layer1_Int_6_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_6_9_V_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:392  %Layer1_Int_7_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_7_0_V_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:395  %Layer1_Int_7_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_7_1_V_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:398  %Layer1_Int_7_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_7_2_V_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:401  %Layer1_Int_7_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_7_3_V_V"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:404  %Layer1_Int_7_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_7_4_V_V"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:407  %Layer1_Int_7_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_7_5_V_V"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:410  %Layer1_Int_7_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_7_6_V_V"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:413  %Layer1_Int_7_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_7_7_V_V"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:416  %Layer1_Int_7_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_7_8_V_V"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:419  %Layer1_Int_7_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_7_9_V_V"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:422  %Layer1_Int_8_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_8_0_V_V"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:425  %Layer1_Int_8_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_8_1_V_V"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:428  %Layer1_Int_8_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_8_2_V_V"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:431  %Layer1_Int_8_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_8_3_V_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:434  %Layer1_Int_8_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_8_4_V_V"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:437  %Layer1_Int_8_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_8_5_V_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:440  %Layer1_Int_8_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_8_6_V_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:443  %Layer1_Int_8_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_8_7_V_V"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:446  %Layer1_Int_8_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_8_8_V_V"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:449  %Layer1_Int_8_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_8_9_V_V"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:452  %Layer1_Int_9_0_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_9_0_V_V"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:455  %Layer1_Int_9_1_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_9_1_V_V"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:458  %Layer1_Int_9_2_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_9_2_V_V"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:461  %Layer1_Int_9_3_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_9_3_V_V"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:464  %Layer1_Int_9_4_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_9_4_V_V"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:467  %Layer1_Int_9_5_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_9_5_V_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:470  %Layer1_Int_9_6_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_9_6_V_V"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:473  %Layer1_Int_9_7_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_9_7_V_V"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:476  %Layer1_Int_9_8_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_9_8_V_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:479  %Layer1_Int_9_9_V_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer1_Int_9_9_V_V"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="18" op_0_bw="64">
<![CDATA[
codeRepl:482  %Layer2_Int_V = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="Layer2_Int_V"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="17" op_0_bw="64">
<![CDATA[
codeRepl:486  %Layer3_Int_V = alloca [60 x i17], align 4

]]></Node>
<StgValue><ssdm name="Layer3_Int_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:492  call void @CNN_1D.entry11(i8 %src_V_offset_read, i8* %src_V_offset_c2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="215" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:493  call fastcc void @CNN_1D.entry142(i8* nocapture %src_V_offset_c2, i8* %src_V_offset_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="216" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="8" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="8">
<![CDATA[
codeRepl:496  call fastcc void @Layer1_ReadPadding([38400 x i18]* %src_V, i8* %src_V_offset_c, i18* %intermediate_0_V_V, i18* %intermediate_1_V_V, i18* %intermediate_2_V_V, i18* %intermediate_3_V_V, i18* %intermediate_4_V_V, i18* %intermediate_5_V_V, i18* %intermediate_6_V_V, i18* %intermediate_7_V_V, i18* %intermediate_8_V_V, i18* %intermediate_9_V_V, i8* %src_V_offset_c74)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="18" op_30_bw="18" op_31_bw="18" op_32_bw="18" op_33_bw="18" op_34_bw="18" op_35_bw="18" op_36_bw="18" op_37_bw="18" op_38_bw="18" op_39_bw="18" op_40_bw="18" op_41_bw="18" op_42_bw="18" op_43_bw="18" op_44_bw="18" op_45_bw="18" op_46_bw="18" op_47_bw="18" op_48_bw="18" op_49_bw="18" op_50_bw="18" op_51_bw="18" op_52_bw="18" op_53_bw="18" op_54_bw="18" op_55_bw="18" op_56_bw="18" op_57_bw="18" op_58_bw="18" op_59_bw="18" op_60_bw="18" op_61_bw="18">
<![CDATA[
codeRepl:621  call fastcc void @CNN_1D_Block_Layer2_([60 x i18]* %Layer3_Bias_V, i18* %sum_0_V_loc_c, i18* %sum_1_V_loc_c, i18* %sum_2_V_loc_c, i18* %sum_3_V_loc_c, i18* %sum_4_V_loc_c, i18* %sum_5_V_loc_c, i18* %sum_6_V_loc_c, i18* %sum_7_V_loc_c, i18* %sum_8_V_loc_c, i18* %sum_9_V_loc_c, i18* %sum_10_V_loc_c, i18* %sum_11_V_loc_c, i18* %sum_12_V_loc_c, i18* %sum_13_V_loc_c, i18* %sum_14_V_loc_c, i18* %sum_15_V_loc_c, i18* %sum_16_V_loc_c, i18* %sum_17_V_loc_c, i18* %sum_18_V_loc_c, i18* %sum_19_V_loc_c, i18* %sum_20_V_loc_c, i18* %sum_21_V_loc_c, i18* %sum_22_V_loc_c, i18* %sum_23_V_loc_c, i18* %sum_24_V_loc_c, i18* %sum_25_V_loc_c, i18* %sum_26_V_loc_c, i18* %sum_27_V_loc_c, i18* %sum_28_V_loc_c, i18* %sum_29_V_loc_c, i18* %sum_30_V_loc_c, i18* %sum_31_V_loc_c, i18* %sum_32_V_loc_c, i18* %sum_33_V_loc_c, i18* %sum_34_V_loc_c, i18* %sum_35_V_loc_c, i18* %sum_36_V_loc_c, i18* %sum_37_V_loc_c, i18* %sum_38_V_loc_c, i18* %sum_39_V_loc_c, i18* %sum_40_V_loc_c, i18* %sum_41_V_loc_c, i18* %sum_42_V_loc_c, i18* %sum_43_V_loc_c, i18* %sum_44_V_loc_c, i18* %sum_45_V_loc_c, i18* %sum_46_V_loc_c, i18* %sum_47_V_loc_c, i18* %sum_48_V_loc_c, i18* %sum_49_V_loc_c, i18* %sum_50_V_loc_c, i18* %sum_51_V_loc_c, i18* %sum_52_V_loc_c, i18* %sum_53_V_loc_c, i18* %sum_54_V_loc_c, i18* %sum_55_V_loc_c, i18* %sum_56_V_loc_c, i18* %sum_57_V_loc_c, i18* %sum_58_V_loc_c, i18* %sum_59_V_loc_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="218" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="8" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="8">
<![CDATA[
codeRepl:496  call fastcc void @Layer1_ReadPadding([38400 x i18]* %src_V, i8* %src_V_offset_c, i18* %intermediate_0_V_V, i18* %intermediate_1_V_V, i18* %intermediate_2_V_V, i18* %intermediate_3_V_V, i18* %intermediate_4_V_V, i18* %intermediate_5_V_V, i18* %intermediate_6_V_V, i18* %intermediate_7_V_V, i18* %intermediate_8_V_V, i18* %intermediate_9_V_V, i8* %src_V_offset_c74)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="18" op_30_bw="18" op_31_bw="18" op_32_bw="18" op_33_bw="18" op_34_bw="18" op_35_bw="18" op_36_bw="18" op_37_bw="18" op_38_bw="18" op_39_bw="18" op_40_bw="18" op_41_bw="18" op_42_bw="18" op_43_bw="18" op_44_bw="18" op_45_bw="18" op_46_bw="18" op_47_bw="18" op_48_bw="18" op_49_bw="18" op_50_bw="18" op_51_bw="18" op_52_bw="18" op_53_bw="18" op_54_bw="18" op_55_bw="18" op_56_bw="18" op_57_bw="18" op_58_bw="18" op_59_bw="18" op_60_bw="18" op_61_bw="18">
<![CDATA[
codeRepl:621  call fastcc void @CNN_1D_Block_Layer2_([60 x i18]* %Layer3_Bias_V, i18* %sum_0_V_loc_c, i18* %sum_1_V_loc_c, i18* %sum_2_V_loc_c, i18* %sum_3_V_loc_c, i18* %sum_4_V_loc_c, i18* %sum_5_V_loc_c, i18* %sum_6_V_loc_c, i18* %sum_7_V_loc_c, i18* %sum_8_V_loc_c, i18* %sum_9_V_loc_c, i18* %sum_10_V_loc_c, i18* %sum_11_V_loc_c, i18* %sum_12_V_loc_c, i18* %sum_13_V_loc_c, i18* %sum_14_V_loc_c, i18* %sum_15_V_loc_c, i18* %sum_16_V_loc_c, i18* %sum_17_V_loc_c, i18* %sum_18_V_loc_c, i18* %sum_19_V_loc_c, i18* %sum_20_V_loc_c, i18* %sum_21_V_loc_c, i18* %sum_22_V_loc_c, i18* %sum_23_V_loc_c, i18* %sum_24_V_loc_c, i18* %sum_25_V_loc_c, i18* %sum_26_V_loc_c, i18* %sum_27_V_loc_c, i18* %sum_28_V_loc_c, i18* %sum_29_V_loc_c, i18* %sum_30_V_loc_c, i18* %sum_31_V_loc_c, i18* %sum_32_V_loc_c, i18* %sum_33_V_loc_c, i18* %sum_34_V_loc_c, i18* %sum_35_V_loc_c, i18* %sum_36_V_loc_c, i18* %sum_37_V_loc_c, i18* %sum_38_V_loc_c, i18* %sum_39_V_loc_c, i18* %sum_40_V_loc_c, i18* %sum_41_V_loc_c, i18* %sum_42_V_loc_c, i18* %sum_43_V_loc_c, i18* %sum_44_V_loc_c, i18* %sum_45_V_loc_c, i18* %sum_46_V_loc_c, i18* %sum_47_V_loc_c, i18* %sum_48_V_loc_c, i18* %sum_49_V_loc_c, i18* %sum_50_V_loc_c, i18* %sum_51_V_loc_c, i18* %sum_52_V_loc_c, i18* %sum_53_V_loc_c, i18* %sum_54_V_loc_c, i18* %sum_55_V_loc_c, i18* %sum_56_V_loc_c, i18* %sum_57_V_loc_c, i18* %sum_58_V_loc_c, i18* %sum_59_V_loc_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="220" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18">
<![CDATA[
codeRepl:497  call fastcc void @CNN_1D_Loop_Loop_Con(i18* %intermediate_0_V_V, i18* %intermediate_1_V_V, i18* %intermediate_2_V_V, i18* %intermediate_3_V_V, i18* %intermediate_4_V_V, i18* %intermediate_5_V_V, i18* %intermediate_6_V_V, i18* %intermediate_7_V_V, i18* %intermediate_8_V_V, i18* %intermediate_9_V_V, i18* %maxpool_0_V_V, i18* %maxpool_1_V_V, i18* %maxpool_2_V_V, i18* %maxpool_3_V_V, i18* %maxpool_4_V_V, i18* %maxpool_5_V_V, i18* %maxpool_6_V_V, i18* %maxpool_7_V_V, i18* %maxpool_8_V_V, i18* %maxpool_9_V_V, [10 x i18]* %Layer1_BiasArray_V, [190 x i18]* %Layer1_WeightArray_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="221" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18">
<![CDATA[
codeRepl:497  call fastcc void @CNN_1D_Loop_Loop_Con(i18* %intermediate_0_V_V, i18* %intermediate_1_V_V, i18* %intermediate_2_V_V, i18* %intermediate_3_V_V, i18* %intermediate_4_V_V, i18* %intermediate_5_V_V, i18* %intermediate_6_V_V, i18* %intermediate_7_V_V, i18* %intermediate_8_V_V, i18* %intermediate_9_V_V, i18* %maxpool_0_V_V, i18* %maxpool_1_V_V, i18* %maxpool_2_V_V, i18* %maxpool_3_V_V, i18* %maxpool_4_V_V, i18* %maxpool_5_V_V, i18* %maxpool_6_V_V, i18* %maxpool_7_V_V, i18* %maxpool_8_V_V, i18* %maxpool_9_V_V, [10 x i18]* %Layer1_BiasArray_V, [190 x i18]* %Layer1_WeightArray_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="222" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="18" op_30_bw="18" op_31_bw="18" op_32_bw="18" op_33_bw="18" op_34_bw="18" op_35_bw="18" op_36_bw="18" op_37_bw="18" op_38_bw="18" op_39_bw="18" op_40_bw="18" op_41_bw="18" op_42_bw="18" op_43_bw="18" op_44_bw="18" op_45_bw="18" op_46_bw="18" op_47_bw="18" op_48_bw="18" op_49_bw="18" op_50_bw="18" op_51_bw="18" op_52_bw="18" op_53_bw="18" op_54_bw="18" op_55_bw="18" op_56_bw="18" op_57_bw="18" op_58_bw="18" op_59_bw="18" op_60_bw="18" op_61_bw="18" op_62_bw="18" op_63_bw="18" op_64_bw="18" op_65_bw="18" op_66_bw="18" op_67_bw="18" op_68_bw="18" op_69_bw="18" op_70_bw="18" op_71_bw="18" op_72_bw="18" op_73_bw="18" op_74_bw="18" op_75_bw="18" op_76_bw="18" op_77_bw="18" op_78_bw="18" op_79_bw="18" op_80_bw="18" op_81_bw="18" op_82_bw="18" op_83_bw="18" op_84_bw="18" op_85_bw="18" op_86_bw="18" op_87_bw="18" op_88_bw="18" op_89_bw="18" op_90_bw="18" op_91_bw="18" op_92_bw="18" op_93_bw="18" op_94_bw="18" op_95_bw="18" op_96_bw="18" op_97_bw="18" op_98_bw="18" op_99_bw="18" op_100_bw="18" op_101_bw="18" op_102_bw="18" op_103_bw="18" op_104_bw="18" op_105_bw="18" op_106_bw="18" op_107_bw="18" op_108_bw="18" op_109_bw="18" op_110_bw="18" op_111_bw="18">
<![CDATA[
codeRepl:498  call fastcc void @Layer12_Maxpool_read(i18* %maxpool_0_V_V, i18* %maxpool_1_V_V, i18* %maxpool_2_V_V, i18* %maxpool_3_V_V, i18* %maxpool_4_V_V, i18* %maxpool_5_V_V, i18* %maxpool_6_V_V, i18* %maxpool_7_V_V, i18* %maxpool_8_V_V, i18* %maxpool_9_V_V, i18* %Layer1_Int_0_0_V_V, i18* %Layer1_Int_0_1_V_V, i18* %Layer1_Int_0_2_V_V, i18* %Layer1_Int_0_3_V_V, i18* %Layer1_Int_0_4_V_V, i18* %Layer1_Int_0_5_V_V, i18* %Layer1_Int_0_6_V_V, i18* %Layer1_Int_0_7_V_V, i18* %Layer1_Int_0_8_V_V, i18* %Layer1_Int_0_9_V_V, i18* %Layer1_Int_1_0_V_V, i18* %Layer1_Int_1_1_V_V, i18* %Layer1_Int_1_2_V_V, i18* %Layer1_Int_1_3_V_V, i18* %Layer1_Int_1_4_V_V, i18* %Layer1_Int_1_5_V_V, i18* %Layer1_Int_1_6_V_V, i18* %Layer1_Int_1_7_V_V, i18* %Layer1_Int_1_8_V_V, i18* %Layer1_Int_1_9_V_V, i18* %Layer1_Int_2_0_V_V, i18* %Layer1_Int_2_1_V_V, i18* %Layer1_Int_2_2_V_V, i18* %Layer1_Int_2_3_V_V, i18* %Layer1_Int_2_4_V_V, i18* %Layer1_Int_2_5_V_V, i18* %Layer1_Int_2_6_V_V, i18* %Layer1_Int_2_7_V_V, i18* %Layer1_Int_2_8_V_V, i18* %Layer1_Int_2_9_V_V, i18* %Layer1_Int_3_0_V_V, i18* %Layer1_Int_3_1_V_V, i18* %Layer1_Int_3_2_V_V, i18* %Layer1_Int_3_3_V_V, i18* %Layer1_Int_3_4_V_V, i18* %Layer1_Int_3_5_V_V, i18* %Layer1_Int_3_6_V_V, i18* %Layer1_Int_3_7_V_V, i18* %Layer1_Int_3_8_V_V, i18* %Layer1_Int_3_9_V_V, i18* %Layer1_Int_4_0_V_V, i18* %Layer1_Int_4_1_V_V, i18* %Layer1_Int_4_2_V_V, i18* %Layer1_Int_4_3_V_V, i18* %Layer1_Int_4_4_V_V, i18* %Layer1_Int_4_5_V_V, i18* %Layer1_Int_4_6_V_V, i18* %Layer1_Int_4_7_V_V, i18* %Layer1_Int_4_8_V_V, i18* %Layer1_Int_4_9_V_V, i18* %Layer1_Int_5_0_V_V, i18* %Layer1_Int_5_1_V_V, i18* %Layer1_Int_5_2_V_V, i18* %Layer1_Int_5_3_V_V, i18* %Layer1_Int_5_4_V_V, i18* %Layer1_Int_5_5_V_V, i18* %Layer1_Int_5_6_V_V, i18* %Layer1_Int_5_7_V_V, i18* %Layer1_Int_5_8_V_V, i18* %Layer1_Int_5_9_V_V, i18* %Layer1_Int_6_0_V_V, i18* %Layer1_Int_6_1_V_V, i18* %Layer1_Int_6_2_V_V, i18* %Layer1_Int_6_3_V_V, i18* %Layer1_Int_6_4_V_V, i18* %Layer1_Int_6_5_V_V, i18* %Layer1_Int_6_6_V_V, i18* %Layer1_Int_6_7_V_V, i18* %Layer1_Int_6_8_V_V, i18* %Layer1_Int_6_9_V_V, i18* %Layer1_Int_7_0_V_V, i18* %Layer1_Int_7_1_V_V, i18* %Layer1_Int_7_2_V_V, i18* %Layer1_Int_7_3_V_V, i18* %Layer1_Int_7_4_V_V, i18* %Layer1_Int_7_5_V_V, i18* %Layer1_Int_7_6_V_V, i18* %Layer1_Int_7_7_V_V, i18* %Layer1_Int_7_8_V_V, i18* %Layer1_Int_7_9_V_V, i18* %Layer1_Int_8_0_V_V, i18* %Layer1_Int_8_1_V_V, i18* %Layer1_Int_8_2_V_V, i18* %Layer1_Int_8_3_V_V, i18* %Layer1_Int_8_4_V_V, i18* %Layer1_Int_8_5_V_V, i18* %Layer1_Int_8_6_V_V, i18* %Layer1_Int_8_7_V_V, i18* %Layer1_Int_8_8_V_V, i18* %Layer1_Int_8_9_V_V, i18* %Layer1_Int_9_0_V_V, i18* %Layer1_Int_9_1_V_V, i18* %Layer1_Int_9_2_V_V, i18* %Layer1_Int_9_3_V_V, i18* %Layer1_Int_9_4_V_V, i18* %Layer1_Int_9_5_V_V, i18* %Layer1_Int_9_6_V_V, i18* %Layer1_Int_9_7_V_V, i18* %Layer1_Int_9_8_V_V, i18* %Layer1_Int_9_9_V_V, [1920 x i18]* %saveValueLayer1_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="223" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="18" op_30_bw="18" op_31_bw="18" op_32_bw="18" op_33_bw="18" op_34_bw="18" op_35_bw="18" op_36_bw="18" op_37_bw="18" op_38_bw="18" op_39_bw="18" op_40_bw="18" op_41_bw="18" op_42_bw="18" op_43_bw="18" op_44_bw="18" op_45_bw="18" op_46_bw="18" op_47_bw="18" op_48_bw="18" op_49_bw="18" op_50_bw="18" op_51_bw="18" op_52_bw="18" op_53_bw="18" op_54_bw="18" op_55_bw="18" op_56_bw="18" op_57_bw="18" op_58_bw="18" op_59_bw="18" op_60_bw="18" op_61_bw="18" op_62_bw="18" op_63_bw="18" op_64_bw="18" op_65_bw="18" op_66_bw="18" op_67_bw="18" op_68_bw="18" op_69_bw="18" op_70_bw="18" op_71_bw="18" op_72_bw="18" op_73_bw="18" op_74_bw="18" op_75_bw="18" op_76_bw="18" op_77_bw="18" op_78_bw="18" op_79_bw="18" op_80_bw="18" op_81_bw="18" op_82_bw="18" op_83_bw="18" op_84_bw="18" op_85_bw="18" op_86_bw="18" op_87_bw="18" op_88_bw="18" op_89_bw="18" op_90_bw="18" op_91_bw="18" op_92_bw="18" op_93_bw="18" op_94_bw="18" op_95_bw="18" op_96_bw="18" op_97_bw="18" op_98_bw="18" op_99_bw="18" op_100_bw="18" op_101_bw="18" op_102_bw="18" op_103_bw="18" op_104_bw="18" op_105_bw="18" op_106_bw="18" op_107_bw="18" op_108_bw="18" op_109_bw="18" op_110_bw="18" op_111_bw="18">
<![CDATA[
codeRepl:498  call fastcc void @Layer12_Maxpool_read(i18* %maxpool_0_V_V, i18* %maxpool_1_V_V, i18* %maxpool_2_V_V, i18* %maxpool_3_V_V, i18* %maxpool_4_V_V, i18* %maxpool_5_V_V, i18* %maxpool_6_V_V, i18* %maxpool_7_V_V, i18* %maxpool_8_V_V, i18* %maxpool_9_V_V, i18* %Layer1_Int_0_0_V_V, i18* %Layer1_Int_0_1_V_V, i18* %Layer1_Int_0_2_V_V, i18* %Layer1_Int_0_3_V_V, i18* %Layer1_Int_0_4_V_V, i18* %Layer1_Int_0_5_V_V, i18* %Layer1_Int_0_6_V_V, i18* %Layer1_Int_0_7_V_V, i18* %Layer1_Int_0_8_V_V, i18* %Layer1_Int_0_9_V_V, i18* %Layer1_Int_1_0_V_V, i18* %Layer1_Int_1_1_V_V, i18* %Layer1_Int_1_2_V_V, i18* %Layer1_Int_1_3_V_V, i18* %Layer1_Int_1_4_V_V, i18* %Layer1_Int_1_5_V_V, i18* %Layer1_Int_1_6_V_V, i18* %Layer1_Int_1_7_V_V, i18* %Layer1_Int_1_8_V_V, i18* %Layer1_Int_1_9_V_V, i18* %Layer1_Int_2_0_V_V, i18* %Layer1_Int_2_1_V_V, i18* %Layer1_Int_2_2_V_V, i18* %Layer1_Int_2_3_V_V, i18* %Layer1_Int_2_4_V_V, i18* %Layer1_Int_2_5_V_V, i18* %Layer1_Int_2_6_V_V, i18* %Layer1_Int_2_7_V_V, i18* %Layer1_Int_2_8_V_V, i18* %Layer1_Int_2_9_V_V, i18* %Layer1_Int_3_0_V_V, i18* %Layer1_Int_3_1_V_V, i18* %Layer1_Int_3_2_V_V, i18* %Layer1_Int_3_3_V_V, i18* %Layer1_Int_3_4_V_V, i18* %Layer1_Int_3_5_V_V, i18* %Layer1_Int_3_6_V_V, i18* %Layer1_Int_3_7_V_V, i18* %Layer1_Int_3_8_V_V, i18* %Layer1_Int_3_9_V_V, i18* %Layer1_Int_4_0_V_V, i18* %Layer1_Int_4_1_V_V, i18* %Layer1_Int_4_2_V_V, i18* %Layer1_Int_4_3_V_V, i18* %Layer1_Int_4_4_V_V, i18* %Layer1_Int_4_5_V_V, i18* %Layer1_Int_4_6_V_V, i18* %Layer1_Int_4_7_V_V, i18* %Layer1_Int_4_8_V_V, i18* %Layer1_Int_4_9_V_V, i18* %Layer1_Int_5_0_V_V, i18* %Layer1_Int_5_1_V_V, i18* %Layer1_Int_5_2_V_V, i18* %Layer1_Int_5_3_V_V, i18* %Layer1_Int_5_4_V_V, i18* %Layer1_Int_5_5_V_V, i18* %Layer1_Int_5_6_V_V, i18* %Layer1_Int_5_7_V_V, i18* %Layer1_Int_5_8_V_V, i18* %Layer1_Int_5_9_V_V, i18* %Layer1_Int_6_0_V_V, i18* %Layer1_Int_6_1_V_V, i18* %Layer1_Int_6_2_V_V, i18* %Layer1_Int_6_3_V_V, i18* %Layer1_Int_6_4_V_V, i18* %Layer1_Int_6_5_V_V, i18* %Layer1_Int_6_6_V_V, i18* %Layer1_Int_6_7_V_V, i18* %Layer1_Int_6_8_V_V, i18* %Layer1_Int_6_9_V_V, i18* %Layer1_Int_7_0_V_V, i18* %Layer1_Int_7_1_V_V, i18* %Layer1_Int_7_2_V_V, i18* %Layer1_Int_7_3_V_V, i18* %Layer1_Int_7_4_V_V, i18* %Layer1_Int_7_5_V_V, i18* %Layer1_Int_7_6_V_V, i18* %Layer1_Int_7_7_V_V, i18* %Layer1_Int_7_8_V_V, i18* %Layer1_Int_7_9_V_V, i18* %Layer1_Int_8_0_V_V, i18* %Layer1_Int_8_1_V_V, i18* %Layer1_Int_8_2_V_V, i18* %Layer1_Int_8_3_V_V, i18* %Layer1_Int_8_4_V_V, i18* %Layer1_Int_8_5_V_V, i18* %Layer1_Int_8_6_V_V, i18* %Layer1_Int_8_7_V_V, i18* %Layer1_Int_8_8_V_V, i18* %Layer1_Int_8_9_V_V, i18* %Layer1_Int_9_0_V_V, i18* %Layer1_Int_9_1_V_V, i18* %Layer1_Int_9_2_V_V, i18* %Layer1_Int_9_3_V_V, i18* %Layer1_Int_9_4_V_V, i18* %Layer1_Int_9_5_V_V, i18* %Layer1_Int_9_6_V_V, i18* %Layer1_Int_9_7_V_V, i18* %Layer1_Int_9_8_V_V, i18* %Layer1_Int_9_9_V_V, [1920 x i18]* %saveValueLayer1_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="224" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="18" op_30_bw="18" op_31_bw="18" op_32_bw="18" op_33_bw="18" op_34_bw="18" op_35_bw="18" op_36_bw="18" op_37_bw="18" op_38_bw="18" op_39_bw="18" op_40_bw="18" op_41_bw="18" op_42_bw="18" op_43_bw="18" op_44_bw="18" op_45_bw="18" op_46_bw="18" op_47_bw="18" op_48_bw="18" op_49_bw="18" op_50_bw="18" op_51_bw="18" op_52_bw="18" op_53_bw="18" op_54_bw="18" op_55_bw="18" op_56_bw="18" op_57_bw="18" op_58_bw="18" op_59_bw="18" op_60_bw="18" op_61_bw="18" op_62_bw="18" op_63_bw="18" op_64_bw="18" op_65_bw="18" op_66_bw="18" op_67_bw="18" op_68_bw="18" op_69_bw="18" op_70_bw="18" op_71_bw="18" op_72_bw="18" op_73_bw="18" op_74_bw="18" op_75_bw="18" op_76_bw="18" op_77_bw="18" op_78_bw="18" op_79_bw="18" op_80_bw="18" op_81_bw="18" op_82_bw="18" op_83_bw="18" op_84_bw="18" op_85_bw="18" op_86_bw="18" op_87_bw="18" op_88_bw="18" op_89_bw="18" op_90_bw="18" op_91_bw="18" op_92_bw="18" op_93_bw="18" op_94_bw="18" op_95_bw="18" op_96_bw="18" op_97_bw="18" op_98_bw="18" op_99_bw="18" op_100_bw="18" op_101_bw="18" op_102_bw="18" op_103_bw="18" op_104_bw="18" op_105_bw="18" op_106_bw="18" op_107_bw="18" op_108_bw="18" op_109_bw="18" op_110_bw="18" op_111_bw="18" op_112_bw="18">
<![CDATA[
codeRepl:499  call fastcc void @CNN_1D_Loop_2_proc14([10 x i18]* %Layer2_BiasArray_V, [900 x i18]* %Layer2_WeightMatrix_s, i18* %Layer1_Int_0_9_V_V, i18* %Layer1_Int_0_8_V_V, i18* %Layer1_Int_0_7_V_V, i18* %Layer1_Int_0_6_V_V, i18* %Layer1_Int_0_5_V_V, i18* %Layer1_Int_0_4_V_V, i18* %Layer1_Int_0_3_V_V, i18* %Layer1_Int_0_2_V_V, i18* %Layer1_Int_0_1_V_V, i18* %Layer1_Int_0_0_V_V, i18* %Layer1_Int_1_0_V_V, i18* %Layer1_Int_2_0_V_V, i18* %Layer1_Int_3_0_V_V, i18* %Layer1_Int_4_0_V_V, i18* %Layer1_Int_5_0_V_V, i18* %Layer1_Int_6_0_V_V, i18* %Layer1_Int_7_0_V_V, i18* %Layer1_Int_8_0_V_V, i18* %Layer1_Int_9_0_V_V, i18* %Layer1_Int_1_1_V_V, i18* %Layer1_Int_2_1_V_V, i18* %Layer1_Int_3_1_V_V, i18* %Layer1_Int_4_1_V_V, i18* %Layer1_Int_5_1_V_V, i18* %Layer1_Int_6_1_V_V, i18* %Layer1_Int_7_1_V_V, i18* %Layer1_Int_8_1_V_V, i18* %Layer1_Int_9_1_V_V, i18* %Layer1_Int_1_2_V_V, i18* %Layer1_Int_2_2_V_V, i18* %Layer1_Int_3_2_V_V, i18* %Layer1_Int_4_2_V_V, i18* %Layer1_Int_5_2_V_V, i18* %Layer1_Int_6_2_V_V, i18* %Layer1_Int_7_2_V_V, i18* %Layer1_Int_8_2_V_V, i18* %Layer1_Int_9_2_V_V, i18* %Layer1_Int_1_3_V_V, i18* %Layer1_Int_2_3_V_V, i18* %Layer1_Int_3_3_V_V, i18* %Layer1_Int_4_3_V_V, i18* %Layer1_Int_5_3_V_V, i18* %Layer1_Int_6_3_V_V, i18* %Layer1_Int_7_3_V_V, i18* %Layer1_Int_8_3_V_V, i18* %Layer1_Int_9_3_V_V, i18* %Layer1_Int_1_4_V_V, i18* %Layer1_Int_2_4_V_V, i18* %Layer1_Int_3_4_V_V, i18* %Layer1_Int_4_4_V_V, i18* %Layer1_Int_5_4_V_V, i18* %Layer1_Int_6_4_V_V, i18* %Layer1_Int_7_4_V_V, i18* %Layer1_Int_8_4_V_V, i18* %Layer1_Int_9_4_V_V, i18* %Layer1_Int_1_5_V_V, i18* %Layer1_Int_2_5_V_V, i18* %Layer1_Int_3_5_V_V, i18* %Layer1_Int_4_5_V_V, i18* %Layer1_Int_5_5_V_V, i18* %Layer1_Int_6_5_V_V, i18* %Layer1_Int_7_5_V_V, i18* %Layer1_Int_8_5_V_V, i18* %Layer1_Int_9_5_V_V, i18* %Layer1_Int_1_6_V_V, i18* %Layer1_Int_2_6_V_V, i18* %Layer1_Int_3_6_V_V, i18* %Layer1_Int_4_6_V_V, i18* %Layer1_Int_5_6_V_V, i18* %Layer1_Int_6_6_V_V, i18* %Layer1_Int_7_6_V_V, i18* %Layer1_Int_8_6_V_V, i18* %Layer1_Int_9_6_V_V, i18* %Layer1_Int_1_7_V_V, i18* %Layer1_Int_2_7_V_V, i18* %Layer1_Int_3_7_V_V, i18* %Layer1_Int_4_7_V_V, i18* %Layer1_Int_5_7_V_V, i18* %Layer1_Int_6_7_V_V, i18* %Layer1_Int_7_7_V_V, i18* %Layer1_Int_8_7_V_V, i18* %Layer1_Int_9_7_V_V, i18* %Layer1_Int_1_8_V_V, i18* %Layer1_Int_2_8_V_V, i18* %Layer1_Int_3_8_V_V, i18* %Layer1_Int_4_8_V_V, i18* %Layer1_Int_5_8_V_V, i18* %Layer1_Int_6_8_V_V, i18* %Layer1_Int_7_8_V_V, i18* %Layer1_Int_8_8_V_V, i18* %Layer1_Int_9_8_V_V, i18* %Layer1_Int_1_9_V_V, i18* %Layer1_Int_2_9_V_V, i18* %Layer1_Int_3_9_V_V, i18* %Layer1_Int_4_9_V_V, i18* %Layer1_Int_5_9_V_V, i18* %Layer1_Int_6_9_V_V, i18* %Layer1_Int_7_9_V_V, i18* %Layer1_Int_8_9_V_V, i18* %Layer1_Int_9_9_V_V, i18* %Conv2_Inter_0_V_V, i18* %Conv2_Inter_1_V_V, i18* %Conv2_Inter_2_V_V, i18* %Conv2_Inter_3_V_V, i18* %Conv2_Inter_4_V_V, i18* %Conv2_Inter_5_V_V, i18* %Conv2_Inter_6_V_V, i18* %Conv2_Inter_7_V_V, i18* %Conv2_Inter_8_V_V, i18* %Conv2_Inter_9_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="225" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="18" op_30_bw="18" op_31_bw="18" op_32_bw="18" op_33_bw="18" op_34_bw="18" op_35_bw="18" op_36_bw="18" op_37_bw="18" op_38_bw="18" op_39_bw="18" op_40_bw="18" op_41_bw="18" op_42_bw="18" op_43_bw="18" op_44_bw="18" op_45_bw="18" op_46_bw="18" op_47_bw="18" op_48_bw="18" op_49_bw="18" op_50_bw="18" op_51_bw="18" op_52_bw="18" op_53_bw="18" op_54_bw="18" op_55_bw="18" op_56_bw="18" op_57_bw="18" op_58_bw="18" op_59_bw="18" op_60_bw="18" op_61_bw="18" op_62_bw="18" op_63_bw="18" op_64_bw="18" op_65_bw="18" op_66_bw="18" op_67_bw="18" op_68_bw="18" op_69_bw="18" op_70_bw="18" op_71_bw="18" op_72_bw="18" op_73_bw="18" op_74_bw="18" op_75_bw="18" op_76_bw="18" op_77_bw="18" op_78_bw="18" op_79_bw="18" op_80_bw="18" op_81_bw="18" op_82_bw="18" op_83_bw="18" op_84_bw="18" op_85_bw="18" op_86_bw="18" op_87_bw="18" op_88_bw="18" op_89_bw="18" op_90_bw="18" op_91_bw="18" op_92_bw="18" op_93_bw="18" op_94_bw="18" op_95_bw="18" op_96_bw="18" op_97_bw="18" op_98_bw="18" op_99_bw="18" op_100_bw="18" op_101_bw="18" op_102_bw="18" op_103_bw="18" op_104_bw="18" op_105_bw="18" op_106_bw="18" op_107_bw="18" op_108_bw="18" op_109_bw="18" op_110_bw="18" op_111_bw="18" op_112_bw="18">
<![CDATA[
codeRepl:499  call fastcc void @CNN_1D_Loop_2_proc14([10 x i18]* %Layer2_BiasArray_V, [900 x i18]* %Layer2_WeightMatrix_s, i18* %Layer1_Int_0_9_V_V, i18* %Layer1_Int_0_8_V_V, i18* %Layer1_Int_0_7_V_V, i18* %Layer1_Int_0_6_V_V, i18* %Layer1_Int_0_5_V_V, i18* %Layer1_Int_0_4_V_V, i18* %Layer1_Int_0_3_V_V, i18* %Layer1_Int_0_2_V_V, i18* %Layer1_Int_0_1_V_V, i18* %Layer1_Int_0_0_V_V, i18* %Layer1_Int_1_0_V_V, i18* %Layer1_Int_2_0_V_V, i18* %Layer1_Int_3_0_V_V, i18* %Layer1_Int_4_0_V_V, i18* %Layer1_Int_5_0_V_V, i18* %Layer1_Int_6_0_V_V, i18* %Layer1_Int_7_0_V_V, i18* %Layer1_Int_8_0_V_V, i18* %Layer1_Int_9_0_V_V, i18* %Layer1_Int_1_1_V_V, i18* %Layer1_Int_2_1_V_V, i18* %Layer1_Int_3_1_V_V, i18* %Layer1_Int_4_1_V_V, i18* %Layer1_Int_5_1_V_V, i18* %Layer1_Int_6_1_V_V, i18* %Layer1_Int_7_1_V_V, i18* %Layer1_Int_8_1_V_V, i18* %Layer1_Int_9_1_V_V, i18* %Layer1_Int_1_2_V_V, i18* %Layer1_Int_2_2_V_V, i18* %Layer1_Int_3_2_V_V, i18* %Layer1_Int_4_2_V_V, i18* %Layer1_Int_5_2_V_V, i18* %Layer1_Int_6_2_V_V, i18* %Layer1_Int_7_2_V_V, i18* %Layer1_Int_8_2_V_V, i18* %Layer1_Int_9_2_V_V, i18* %Layer1_Int_1_3_V_V, i18* %Layer1_Int_2_3_V_V, i18* %Layer1_Int_3_3_V_V, i18* %Layer1_Int_4_3_V_V, i18* %Layer1_Int_5_3_V_V, i18* %Layer1_Int_6_3_V_V, i18* %Layer1_Int_7_3_V_V, i18* %Layer1_Int_8_3_V_V, i18* %Layer1_Int_9_3_V_V, i18* %Layer1_Int_1_4_V_V, i18* %Layer1_Int_2_4_V_V, i18* %Layer1_Int_3_4_V_V, i18* %Layer1_Int_4_4_V_V, i18* %Layer1_Int_5_4_V_V, i18* %Layer1_Int_6_4_V_V, i18* %Layer1_Int_7_4_V_V, i18* %Layer1_Int_8_4_V_V, i18* %Layer1_Int_9_4_V_V, i18* %Layer1_Int_1_5_V_V, i18* %Layer1_Int_2_5_V_V, i18* %Layer1_Int_3_5_V_V, i18* %Layer1_Int_4_5_V_V, i18* %Layer1_Int_5_5_V_V, i18* %Layer1_Int_6_5_V_V, i18* %Layer1_Int_7_5_V_V, i18* %Layer1_Int_8_5_V_V, i18* %Layer1_Int_9_5_V_V, i18* %Layer1_Int_1_6_V_V, i18* %Layer1_Int_2_6_V_V, i18* %Layer1_Int_3_6_V_V, i18* %Layer1_Int_4_6_V_V, i18* %Layer1_Int_5_6_V_V, i18* %Layer1_Int_6_6_V_V, i18* %Layer1_Int_7_6_V_V, i18* %Layer1_Int_8_6_V_V, i18* %Layer1_Int_9_6_V_V, i18* %Layer1_Int_1_7_V_V, i18* %Layer1_Int_2_7_V_V, i18* %Layer1_Int_3_7_V_V, i18* %Layer1_Int_4_7_V_V, i18* %Layer1_Int_5_7_V_V, i18* %Layer1_Int_6_7_V_V, i18* %Layer1_Int_7_7_V_V, i18* %Layer1_Int_8_7_V_V, i18* %Layer1_Int_9_7_V_V, i18* %Layer1_Int_1_8_V_V, i18* %Layer1_Int_2_8_V_V, i18* %Layer1_Int_3_8_V_V, i18* %Layer1_Int_4_8_V_V, i18* %Layer1_Int_5_8_V_V, i18* %Layer1_Int_6_8_V_V, i18* %Layer1_Int_7_8_V_V, i18* %Layer1_Int_8_8_V_V, i18* %Layer1_Int_9_8_V_V, i18* %Layer1_Int_1_9_V_V, i18* %Layer1_Int_2_9_V_V, i18* %Layer1_Int_3_9_V_V, i18* %Layer1_Int_4_9_V_V, i18* %Layer1_Int_5_9_V_V, i18* %Layer1_Int_6_9_V_V, i18* %Layer1_Int_7_9_V_V, i18* %Layer1_Int_8_9_V_V, i18* %Layer1_Int_9_9_V_V, i18* %Conv2_Inter_0_V_V, i18* %Conv2_Inter_1_V_V, i18* %Conv2_Inter_2_V_V, i18* %Conv2_Inter_3_V_V, i18* %Conv2_Inter_4_V_V, i18* %Conv2_Inter_5_V_V, i18* %Conv2_Inter_6_V_V, i18* %Conv2_Inter_7_V_V, i18* %Conv2_Inter_8_V_V, i18* %Conv2_Inter_9_V_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="226" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18">
<![CDATA[
codeRepl:500  call fastcc void @Layer23_Maxpool_read(i18* %Conv2_Inter_0_V_V, i18* %Conv2_Inter_1_V_V, i18* %Conv2_Inter_2_V_V, i18* %Conv2_Inter_3_V_V, i18* %Conv2_Inter_4_V_V, i18* %Conv2_Inter_5_V_V, i18* %Conv2_Inter_6_V_V, i18* %Conv2_Inter_7_V_V, i18* %Conv2_Inter_8_V_V, i18* %Conv2_Inter_9_V_V, [960 x i18]* %saveValueLayer2_V, i18* %Layer2_Int_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="227" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18">
<![CDATA[
codeRepl:500  call fastcc void @Layer23_Maxpool_read(i18* %Conv2_Inter_0_V_V, i18* %Conv2_Inter_1_V_V, i18* %Conv2_Inter_2_V_V, i18* %Conv2_Inter_3_V_V, i18* %Conv2_Inter_4_V_V, i18* %Conv2_Inter_5_V_V, i18* %Conv2_Inter_6_V_V, i18* %Conv2_Inter_7_V_V, i18* %Conv2_Inter_8_V_V, i18* %Conv2_Inter_9_V_V, [960 x i18]* %saveValueLayer2_V, i18* %Layer2_Int_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="228" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="2100" op_0_bw="2100" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="18" op_30_bw="18" op_31_bw="18" op_32_bw="18" op_33_bw="18" op_34_bw="18" op_35_bw="18" op_36_bw="18" op_37_bw="18" op_38_bw="18" op_39_bw="18" op_40_bw="18" op_41_bw="18" op_42_bw="18" op_43_bw="18" op_44_bw="18" op_45_bw="18" op_46_bw="18" op_47_bw="18" op_48_bw="18" op_49_bw="18" op_50_bw="18" op_51_bw="18" op_52_bw="18" op_53_bw="18" op_54_bw="18" op_55_bw="18" op_56_bw="18" op_57_bw="18" op_58_bw="18" op_59_bw="18" op_60_bw="18" op_61_bw="18" op_62_bw="18" op_63_bw="18" op_64_bw="18" op_65_bw="18">
<![CDATA[
codeRepl:622  %call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } @CNN_1D_Loop_Loop_Mul(i18* %sum_59_V_loc_c, i18* %sum_58_V_loc_c, i18* %sum_57_V_loc_c, i18* %sum_56_V_loc_c, i18* %sum_55_V_loc_c, i18* %sum_54_V_loc_c, i18* %sum_53_V_loc_c, i18* %sum_52_V_loc_c, i18* %sum_51_V_loc_c, i18* %sum_50_V_loc_c, i18* %sum_49_V_loc_c, i18* %sum_48_V_loc_c, i18* %sum_47_V_loc_c, i18* %sum_46_V_loc_c, i18* %sum_45_V_loc_c, i18* %sum_44_V_loc_c, i18* %sum_43_V_loc_c, i18* %sum_42_V_loc_c, i18* %sum_41_V_loc_c, i18* %sum_40_V_loc_c, i18* %sum_39_V_loc_c, i18* %sum_38_V_loc_c, i18* %sum_37_V_loc_c, i18* %sum_36_V_loc_c, i18* %sum_35_V_loc_c, i18* %sum_34_V_loc_c, i18* %sum_33_V_loc_c, i18* %sum_32_V_loc_c, i18* %sum_31_V_loc_c, i18* %sum_30_V_loc_c, i18* %sum_29_V_loc_c, i18* %sum_28_V_loc_c, i18* %sum_27_V_loc_c, i18* %sum_26_V_loc_c, i18* %sum_25_V_loc_c, i18* %sum_24_V_loc_c, i18* %sum_23_V_loc_c, i18* %sum_22_V_loc_c, i18* %sum_21_V_loc_c, i18* %sum_20_V_loc_c, i18* %sum_19_V_loc_c, i18* %sum_18_V_loc_c, i18* %sum_17_V_loc_c, i18* %sum_16_V_loc_c, i18* %sum_15_V_loc_c, i18* %sum_14_V_loc_c, i18* %sum_13_V_loc_c, i18* %sum_12_V_loc_c, i18* %sum_11_V_loc_c, i18* %sum_10_V_loc_c, i18* %sum_9_V_loc_c, i18* %sum_8_V_loc_c, i18* %sum_7_V_loc_c, i18* %sum_6_V_loc_c, i18* %sum_5_V_loc_c, i18* %sum_4_V_loc_c, i18* %sum_3_V_loc_c, i18* %sum_2_V_loc_c, i18* %sum_1_V_loc_c, i18* %sum_0_V_loc_c, i18* %Layer2_Int_V, [7200 x i18]* %Layer3_weightArray_0, [7200 x i18]* %Layer3_weightArray_1, [7200 x i18]* %Layer3_weightArray_2, [7200 x i18]* %Layer3_weightArray_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="229" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="2100" op_0_bw="2100" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="18" op_30_bw="18" op_31_bw="18" op_32_bw="18" op_33_bw="18" op_34_bw="18" op_35_bw="18" op_36_bw="18" op_37_bw="18" op_38_bw="18" op_39_bw="18" op_40_bw="18" op_41_bw="18" op_42_bw="18" op_43_bw="18" op_44_bw="18" op_45_bw="18" op_46_bw="18" op_47_bw="18" op_48_bw="18" op_49_bw="18" op_50_bw="18" op_51_bw="18" op_52_bw="18" op_53_bw="18" op_54_bw="18" op_55_bw="18" op_56_bw="18" op_57_bw="18" op_58_bw="18" op_59_bw="18" op_60_bw="18" op_61_bw="18" op_62_bw="18" op_63_bw="18" op_64_bw="18" op_65_bw="18">
<![CDATA[
codeRepl:622  %call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } @CNN_1D_Loop_Loop_Mul(i18* %sum_59_V_loc_c, i18* %sum_58_V_loc_c, i18* %sum_57_V_loc_c, i18* %sum_56_V_loc_c, i18* %sum_55_V_loc_c, i18* %sum_54_V_loc_c, i18* %sum_53_V_loc_c, i18* %sum_52_V_loc_c, i18* %sum_51_V_loc_c, i18* %sum_50_V_loc_c, i18* %sum_49_V_loc_c, i18* %sum_48_V_loc_c, i18* %sum_47_V_loc_c, i18* %sum_46_V_loc_c, i18* %sum_45_V_loc_c, i18* %sum_44_V_loc_c, i18* %sum_43_V_loc_c, i18* %sum_42_V_loc_c, i18* %sum_41_V_loc_c, i18* %sum_40_V_loc_c, i18* %sum_39_V_loc_c, i18* %sum_38_V_loc_c, i18* %sum_37_V_loc_c, i18* %sum_36_V_loc_c, i18* %sum_35_V_loc_c, i18* %sum_34_V_loc_c, i18* %sum_33_V_loc_c, i18* %sum_32_V_loc_c, i18* %sum_31_V_loc_c, i18* %sum_30_V_loc_c, i18* %sum_29_V_loc_c, i18* %sum_28_V_loc_c, i18* %sum_27_V_loc_c, i18* %sum_26_V_loc_c, i18* %sum_25_V_loc_c, i18* %sum_24_V_loc_c, i18* %sum_23_V_loc_c, i18* %sum_22_V_loc_c, i18* %sum_21_V_loc_c, i18* %sum_20_V_loc_c, i18* %sum_19_V_loc_c, i18* %sum_18_V_loc_c, i18* %sum_17_V_loc_c, i18* %sum_16_V_loc_c, i18* %sum_15_V_loc_c, i18* %sum_14_V_loc_c, i18* %sum_13_V_loc_c, i18* %sum_12_V_loc_c, i18* %sum_11_V_loc_c, i18* %sum_10_V_loc_c, i18* %sum_9_V_loc_c, i18* %sum_8_V_loc_c, i18* %sum_7_V_loc_c, i18* %sum_6_V_loc_c, i18* %sum_5_V_loc_c, i18* %sum_4_V_loc_c, i18* %sum_3_V_loc_c, i18* %sum_2_V_loc_c, i18* %sum_1_V_loc_c, i18* %sum_0_V_loc_c, i18* %Layer2_Int_V, [7200 x i18]* %Layer3_weightArray_0, [7200 x i18]* %Layer3_weightArray_1, [7200 x i18]* %Layer3_weightArray_2, [7200 x i18]* %Layer3_weightArray_3)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:623  %sum_V_59_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="sum_V_59_loc_channel"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:624  %sum_V_58_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="sum_V_58_loc_channel"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:625  %sum_V_57_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="sum_V_57_loc_channel"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:626  %sum_V_56_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="sum_V_56_loc_channel"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:627  %sum_V_55_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="sum_V_55_loc_channel"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:628  %sum_V_54_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="sum_V_54_loc_channel"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:629  %sum_V_53_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="sum_V_53_loc_channel"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:630  %sum_V_52_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="sum_V_52_loc_channel"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:631  %sum_V_51_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="sum_V_51_loc_channel"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:632  %sum_V_50_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="sum_V_50_loc_channel"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:633  %sum_V_49_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="sum_V_49_loc_channel"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:634  %sum_V_48_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="sum_V_48_loc_channel"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:635  %sum_V_47_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 12

]]></Node>
<StgValue><ssdm name="sum_V_47_loc_channel"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:636  %sum_V_46_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 13

]]></Node>
<StgValue><ssdm name="sum_V_46_loc_channel"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:637  %sum_V_45_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 14

]]></Node>
<StgValue><ssdm name="sum_V_45_loc_channel"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:638  %sum_V_44_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 15

]]></Node>
<StgValue><ssdm name="sum_V_44_loc_channel"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:639  %sum_V_43_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 16

]]></Node>
<StgValue><ssdm name="sum_V_43_loc_channel"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:640  %sum_V_42_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 17

]]></Node>
<StgValue><ssdm name="sum_V_42_loc_channel"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:641  %sum_V_41_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 18

]]></Node>
<StgValue><ssdm name="sum_V_41_loc_channel"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:642  %sum_V_40_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 19

]]></Node>
<StgValue><ssdm name="sum_V_40_loc_channel"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:643  %sum_V_39_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 20

]]></Node>
<StgValue><ssdm name="sum_V_39_loc_channel"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:644  %sum_V_38_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 21

]]></Node>
<StgValue><ssdm name="sum_V_38_loc_channel"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:645  %sum_V_37_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 22

]]></Node>
<StgValue><ssdm name="sum_V_37_loc_channel"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:646  %sum_V_36_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 23

]]></Node>
<StgValue><ssdm name="sum_V_36_loc_channel"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:647  %sum_V_35_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 24

]]></Node>
<StgValue><ssdm name="sum_V_35_loc_channel"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:648  %sum_V_34_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 25

]]></Node>
<StgValue><ssdm name="sum_V_34_loc_channel"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:649  %sum_V_33_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 26

]]></Node>
<StgValue><ssdm name="sum_V_33_loc_channel"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:650  %sum_V_32_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 27

]]></Node>
<StgValue><ssdm name="sum_V_32_loc_channel"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:651  %sum_V_31_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 28

]]></Node>
<StgValue><ssdm name="sum_V_31_loc_channel"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:652  %sum_V_30_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 29

]]></Node>
<StgValue><ssdm name="sum_V_30_loc_channel"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:653  %sum_V_29_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 30

]]></Node>
<StgValue><ssdm name="sum_V_29_loc_channel"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:654  %sum_V_28_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 31

]]></Node>
<StgValue><ssdm name="sum_V_28_loc_channel"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:655  %sum_V_27_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 32

]]></Node>
<StgValue><ssdm name="sum_V_27_loc_channel"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:656  %sum_V_26_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 33

]]></Node>
<StgValue><ssdm name="sum_V_26_loc_channel"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:657  %sum_V_25_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 34

]]></Node>
<StgValue><ssdm name="sum_V_25_loc_channel"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:658  %sum_V_24_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 35

]]></Node>
<StgValue><ssdm name="sum_V_24_loc_channel"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:659  %sum_V_23_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 36

]]></Node>
<StgValue><ssdm name="sum_V_23_loc_channel"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:660  %sum_V_22_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 37

]]></Node>
<StgValue><ssdm name="sum_V_22_loc_channel"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:661  %sum_V_21_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 38

]]></Node>
<StgValue><ssdm name="sum_V_21_loc_channel"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:662  %sum_V_20_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 39

]]></Node>
<StgValue><ssdm name="sum_V_20_loc_channel"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:663  %sum_V_19_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 40

]]></Node>
<StgValue><ssdm name="sum_V_19_loc_channel"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:664  %sum_V_18_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 41

]]></Node>
<StgValue><ssdm name="sum_V_18_loc_channel"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:665  %sum_V_17_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 42

]]></Node>
<StgValue><ssdm name="sum_V_17_loc_channel"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:666  %sum_V_16_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 43

]]></Node>
<StgValue><ssdm name="sum_V_16_loc_channel"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:667  %sum_V_15_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 44

]]></Node>
<StgValue><ssdm name="sum_V_15_loc_channel"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:668  %sum_V_14_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 45

]]></Node>
<StgValue><ssdm name="sum_V_14_loc_channel"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:669  %sum_V_13_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 46

]]></Node>
<StgValue><ssdm name="sum_V_13_loc_channel"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:670  %sum_V_12_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 47

]]></Node>
<StgValue><ssdm name="sum_V_12_loc_channel"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:671  %sum_V_11_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 48

]]></Node>
<StgValue><ssdm name="sum_V_11_loc_channel"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:672  %sum_V_10_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 49

]]></Node>
<StgValue><ssdm name="sum_V_10_loc_channel"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:673  %sum_V_9_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 50

]]></Node>
<StgValue><ssdm name="sum_V_9_loc_channel"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:674  %sum_V_8_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 51

]]></Node>
<StgValue><ssdm name="sum_V_8_loc_channel"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:675  %sum_V_7_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 52

]]></Node>
<StgValue><ssdm name="sum_V_7_loc_channel"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:676  %sum_V_6_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 53

]]></Node>
<StgValue><ssdm name="sum_V_6_loc_channel"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:677  %sum_V_5_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 54

]]></Node>
<StgValue><ssdm name="sum_V_5_loc_channel"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:678  %sum_V_4_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 55

]]></Node>
<StgValue><ssdm name="sum_V_4_loc_channel"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:679  %sum_V_3_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 56

]]></Node>
<StgValue><ssdm name="sum_V_3_loc_channel"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:680  %sum_V_2_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 57

]]></Node>
<StgValue><ssdm name="sum_V_2_loc_channel"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:681  %sum_V_1_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 58

]]></Node>
<StgValue><ssdm name="sum_V_1_loc_channel"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="18" op_0_bw="2100">
<![CDATA[
codeRepl:682  %sum_V_0_loc_channel = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 59

]]></Node>
<StgValue><ssdm name="sum_V_0_loc_channel"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:683  %sum_V_0_cast_loc_cha = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 60

]]></Node>
<StgValue><ssdm name="sum_V_0_cast_loc_cha"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:684  %sum_V_1_cast_loc_cha = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 61

]]></Node>
<StgValue><ssdm name="sum_V_1_cast_loc_cha"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:685  %sum_V_2_cast_loc_cha = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 62

]]></Node>
<StgValue><ssdm name="sum_V_2_cast_loc_cha"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:686  %sum_V_3_cast_loc_cha = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 63

]]></Node>
<StgValue><ssdm name="sum_V_3_cast_loc_cha"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:687  %sum_V_4_cast_loc_cha = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 64

]]></Node>
<StgValue><ssdm name="sum_V_4_cast_loc_cha"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:688  %sum_V_5_cast_loc_cha = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 65

]]></Node>
<StgValue><ssdm name="sum_V_5_cast_loc_cha"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:689  %sum_V_6_cast_loc_cha = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 66

]]></Node>
<StgValue><ssdm name="sum_V_6_cast_loc_cha"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:690  %sum_V_7_cast_loc_cha = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 67

]]></Node>
<StgValue><ssdm name="sum_V_7_cast_loc_cha"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:691  %sum_V_8_cast_loc_cha = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 68

]]></Node>
<StgValue><ssdm name="sum_V_8_cast_loc_cha"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:692  %sum_V_9_cast_loc_cha = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 69

]]></Node>
<StgValue><ssdm name="sum_V_9_cast_loc_cha"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:693  %sum_V_10_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 70

]]></Node>
<StgValue><ssdm name="sum_V_10_cast_loc_ch"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:694  %sum_V_11_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 71

]]></Node>
<StgValue><ssdm name="sum_V_11_cast_loc_ch"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:695  %sum_V_12_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 72

]]></Node>
<StgValue><ssdm name="sum_V_12_cast_loc_ch"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:696  %sum_V_13_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 73

]]></Node>
<StgValue><ssdm name="sum_V_13_cast_loc_ch"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:697  %sum_V_14_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 74

]]></Node>
<StgValue><ssdm name="sum_V_14_cast_loc_ch"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:698  %sum_V_15_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 75

]]></Node>
<StgValue><ssdm name="sum_V_15_cast_loc_ch"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:699  %sum_V_16_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 76

]]></Node>
<StgValue><ssdm name="sum_V_16_cast_loc_ch"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:700  %sum_V_17_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 77

]]></Node>
<StgValue><ssdm name="sum_V_17_cast_loc_ch"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:701  %sum_V_18_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 78

]]></Node>
<StgValue><ssdm name="sum_V_18_cast_loc_ch"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:702  %sum_V_19_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 79

]]></Node>
<StgValue><ssdm name="sum_V_19_cast_loc_ch"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:703  %sum_V_20_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 80

]]></Node>
<StgValue><ssdm name="sum_V_20_cast_loc_ch"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:704  %sum_V_21_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 81

]]></Node>
<StgValue><ssdm name="sum_V_21_cast_loc_ch"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:705  %sum_V_22_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 82

]]></Node>
<StgValue><ssdm name="sum_V_22_cast_loc_ch"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:706  %sum_V_23_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 83

]]></Node>
<StgValue><ssdm name="sum_V_23_cast_loc_ch"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:707  %sum_V_24_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 84

]]></Node>
<StgValue><ssdm name="sum_V_24_cast_loc_ch"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:708  %sum_V_25_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 85

]]></Node>
<StgValue><ssdm name="sum_V_25_cast_loc_ch"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:709  %sum_V_26_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 86

]]></Node>
<StgValue><ssdm name="sum_V_26_cast_loc_ch"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:710  %sum_V_27_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 87

]]></Node>
<StgValue><ssdm name="sum_V_27_cast_loc_ch"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:711  %sum_V_28_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 88

]]></Node>
<StgValue><ssdm name="sum_V_28_cast_loc_ch"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:712  %sum_V_29_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 89

]]></Node>
<StgValue><ssdm name="sum_V_29_cast_loc_ch"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:713  %sum_V_30_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 90

]]></Node>
<StgValue><ssdm name="sum_V_30_cast_loc_ch"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:714  %sum_V_31_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 91

]]></Node>
<StgValue><ssdm name="sum_V_31_cast_loc_ch"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:715  %sum_V_32_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 92

]]></Node>
<StgValue><ssdm name="sum_V_32_cast_loc_ch"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:716  %sum_V_33_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 93

]]></Node>
<StgValue><ssdm name="sum_V_33_cast_loc_ch"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:717  %sum_V_34_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 94

]]></Node>
<StgValue><ssdm name="sum_V_34_cast_loc_ch"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:718  %sum_V_35_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 95

]]></Node>
<StgValue><ssdm name="sum_V_35_cast_loc_ch"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:719  %sum_V_36_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 96

]]></Node>
<StgValue><ssdm name="sum_V_36_cast_loc_ch"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:720  %sum_V_37_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 97

]]></Node>
<StgValue><ssdm name="sum_V_37_cast_loc_ch"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:721  %sum_V_38_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 98

]]></Node>
<StgValue><ssdm name="sum_V_38_cast_loc_ch"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:722  %sum_V_39_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 99

]]></Node>
<StgValue><ssdm name="sum_V_39_cast_loc_ch"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:723  %sum_V_40_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 100

]]></Node>
<StgValue><ssdm name="sum_V_40_cast_loc_ch"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:724  %sum_V_41_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 101

]]></Node>
<StgValue><ssdm name="sum_V_41_cast_loc_ch"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:725  %sum_V_42_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 102

]]></Node>
<StgValue><ssdm name="sum_V_42_cast_loc_ch"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:726  %sum_V_43_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 103

]]></Node>
<StgValue><ssdm name="sum_V_43_cast_loc_ch"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:727  %sum_V_44_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 104

]]></Node>
<StgValue><ssdm name="sum_V_44_cast_loc_ch"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:728  %sum_V_45_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 105

]]></Node>
<StgValue><ssdm name="sum_V_45_cast_loc_ch"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:729  %sum_V_46_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 106

]]></Node>
<StgValue><ssdm name="sum_V_46_cast_loc_ch"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:730  %sum_V_47_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 107

]]></Node>
<StgValue><ssdm name="sum_V_47_cast_loc_ch"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:731  %sum_V_48_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 108

]]></Node>
<StgValue><ssdm name="sum_V_48_cast_loc_ch"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:732  %sum_V_49_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 109

]]></Node>
<StgValue><ssdm name="sum_V_49_cast_loc_ch"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:733  %sum_V_50_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 110

]]></Node>
<StgValue><ssdm name="sum_V_50_cast_loc_ch"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:734  %sum_V_51_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 111

]]></Node>
<StgValue><ssdm name="sum_V_51_cast_loc_ch"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:735  %sum_V_52_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 112

]]></Node>
<StgValue><ssdm name="sum_V_52_cast_loc_ch"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:736  %sum_V_53_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 113

]]></Node>
<StgValue><ssdm name="sum_V_53_cast_loc_ch"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:737  %sum_V_54_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 114

]]></Node>
<StgValue><ssdm name="sum_V_54_cast_loc_ch"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:738  %sum_V_55_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 115

]]></Node>
<StgValue><ssdm name="sum_V_55_cast_loc_ch"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:739  %sum_V_56_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 116

]]></Node>
<StgValue><ssdm name="sum_V_56_cast_loc_ch"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:740  %sum_V_57_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 117

]]></Node>
<StgValue><ssdm name="sum_V_57_cast_loc_ch"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:741  %sum_V_58_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 118

]]></Node>
<StgValue><ssdm name="sum_V_58_cast_loc_ch"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="17" op_0_bw="2100">
<![CDATA[
codeRepl:742  %sum_V_59_cast_loc_ch = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17, i17 } %call_ret1, 119

]]></Node>
<StgValue><ssdm name="sum_V_59_cast_loc_ch"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="17" op_3_bw="17" op_4_bw="18" op_5_bw="18" op_6_bw="17" op_7_bw="18" op_8_bw="17" op_9_bw="18" op_10_bw="17" op_11_bw="18" op_12_bw="17" op_13_bw="18" op_14_bw="17" op_15_bw="18" op_16_bw="17" op_17_bw="18" op_18_bw="17" op_19_bw="18" op_20_bw="17" op_21_bw="18" op_22_bw="17" op_23_bw="18" op_24_bw="17" op_25_bw="18" op_26_bw="17" op_27_bw="18" op_28_bw="17" op_29_bw="18" op_30_bw="17" op_31_bw="18" op_32_bw="17" op_33_bw="18" op_34_bw="17" op_35_bw="18" op_36_bw="17" op_37_bw="18" op_38_bw="17" op_39_bw="18" op_40_bw="17" op_41_bw="18" op_42_bw="17" op_43_bw="18" op_44_bw="17" op_45_bw="18" op_46_bw="17" op_47_bw="18" op_48_bw="17" op_49_bw="18" op_50_bw="17" op_51_bw="18" op_52_bw="17" op_53_bw="18" op_54_bw="17" op_55_bw="18" op_56_bw="17" op_57_bw="18" op_58_bw="17" op_59_bw="18" op_60_bw="17" op_61_bw="18" op_62_bw="17" op_63_bw="18" op_64_bw="17" op_65_bw="18" op_66_bw="17" op_67_bw="18" op_68_bw="17" op_69_bw="18" op_70_bw="17" op_71_bw="18" op_72_bw="17" op_73_bw="18" op_74_bw="17" op_75_bw="18" op_76_bw="17" op_77_bw="18" op_78_bw="17" op_79_bw="18" op_80_bw="17" op_81_bw="18" op_82_bw="17" op_83_bw="18" op_84_bw="17" op_85_bw="18" op_86_bw="17" op_87_bw="18" op_88_bw="17" op_89_bw="18" op_90_bw="17" op_91_bw="18" op_92_bw="17" op_93_bw="18" op_94_bw="17" op_95_bw="18" op_96_bw="17" op_97_bw="18" op_98_bw="17" op_99_bw="18" op_100_bw="17" op_101_bw="18" op_102_bw="17" op_103_bw="18" op_104_bw="17" op_105_bw="18" op_106_bw="17" op_107_bw="18" op_108_bw="17" op_109_bw="18" op_110_bw="17" op_111_bw="18" op_112_bw="17" op_113_bw="18" op_114_bw="17" op_115_bw="18" op_116_bw="17" op_117_bw="18" op_118_bw="17" op_119_bw="18" op_120_bw="17" op_121_bw="18" op_122_bw="17">
<![CDATA[
codeRepl:743  call fastcc void @CNN_1D_Block_.prehea(i18 %sum_V_0_loc_channel, i17 %sum_V_0_cast_loc_cha, [60 x i17]* %Layer3_Int_V, [60 x i18]* %saveValueLayer3_V, i18 %sum_V_1_loc_channel, i17 %sum_V_1_cast_loc_cha, i18 %sum_V_2_loc_channel, i17 %sum_V_2_cast_loc_cha, i18 %sum_V_3_loc_channel, i17 %sum_V_3_cast_loc_cha, i18 %sum_V_4_loc_channel, i17 %sum_V_4_cast_loc_cha, i18 %sum_V_5_loc_channel, i17 %sum_V_5_cast_loc_cha, i18 %sum_V_6_loc_channel, i17 %sum_V_6_cast_loc_cha, i18 %sum_V_7_loc_channel, i17 %sum_V_7_cast_loc_cha, i18 %sum_V_8_loc_channel, i17 %sum_V_8_cast_loc_cha, i18 %sum_V_9_loc_channel, i17 %sum_V_9_cast_loc_cha, i18 %sum_V_10_loc_channel, i17 %sum_V_10_cast_loc_ch, i18 %sum_V_11_loc_channel, i17 %sum_V_11_cast_loc_ch, i18 %sum_V_12_loc_channel, i17 %sum_V_12_cast_loc_ch, i18 %sum_V_13_loc_channel, i17 %sum_V_13_cast_loc_ch, i18 %sum_V_14_loc_channel, i17 %sum_V_14_cast_loc_ch, i18 %sum_V_15_loc_channel, i17 %sum_V_15_cast_loc_ch, i18 %sum_V_16_loc_channel, i17 %sum_V_16_cast_loc_ch, i18 %sum_V_17_loc_channel, i17 %sum_V_17_cast_loc_ch, i18 %sum_V_18_loc_channel, i17 %sum_V_18_cast_loc_ch, i18 %sum_V_19_loc_channel, i17 %sum_V_19_cast_loc_ch, i18 %sum_V_20_loc_channel, i17 %sum_V_20_cast_loc_ch, i18 %sum_V_21_loc_channel, i17 %sum_V_21_cast_loc_ch, i18 %sum_V_22_loc_channel, i17 %sum_V_22_cast_loc_ch, i18 %sum_V_23_loc_channel, i17 %sum_V_23_cast_loc_ch, i18 %sum_V_24_loc_channel, i17 %sum_V_24_cast_loc_ch, i18 %sum_V_25_loc_channel, i17 %sum_V_25_cast_loc_ch, i18 %sum_V_26_loc_channel, i17 %sum_V_26_cast_loc_ch, i18 %sum_V_27_loc_channel, i17 %sum_V_27_cast_loc_ch, i18 %sum_V_28_loc_channel, i17 %sum_V_28_cast_loc_ch, i18 %sum_V_29_loc_channel, i17 %sum_V_29_cast_loc_ch, i18 %sum_V_30_loc_channel, i17 %sum_V_30_cast_loc_ch, i18 %sum_V_31_loc_channel, i17 %sum_V_31_cast_loc_ch, i18 %sum_V_32_loc_channel, i17 %sum_V_32_cast_loc_ch, i18 %sum_V_33_loc_channel, i17 %sum_V_33_cast_loc_ch, i18 %sum_V_34_loc_channel, i17 %sum_V_34_cast_loc_ch, i18 %sum_V_35_loc_channel, i17 %sum_V_35_cast_loc_ch, i18 %sum_V_36_loc_channel, i17 %sum_V_36_cast_loc_ch, i18 %sum_V_37_loc_channel, i17 %sum_V_37_cast_loc_ch, i18 %sum_V_38_loc_channel, i17 %sum_V_38_cast_loc_ch, i18 %sum_V_39_loc_channel, i17 %sum_V_39_cast_loc_ch, i18 %sum_V_40_loc_channel, i17 %sum_V_40_cast_loc_ch, i18 %sum_V_41_loc_channel, i17 %sum_V_41_cast_loc_ch, i18 %sum_V_42_loc_channel, i17 %sum_V_42_cast_loc_ch, i18 %sum_V_43_loc_channel, i17 %sum_V_43_cast_loc_ch, i18 %sum_V_44_loc_channel, i17 %sum_V_44_cast_loc_ch, i18 %sum_V_45_loc_channel, i17 %sum_V_45_cast_loc_ch, i18 %sum_V_46_loc_channel, i17 %sum_V_46_cast_loc_ch, i18 %sum_V_47_loc_channel, i17 %sum_V_47_cast_loc_ch, i18 %sum_V_48_loc_channel, i17 %sum_V_48_cast_loc_ch, i18 %sum_V_49_loc_channel, i17 %sum_V_49_cast_loc_ch, i18 %sum_V_50_loc_channel, i17 %sum_V_50_cast_loc_ch, i18 %sum_V_51_loc_channel, i17 %sum_V_51_cast_loc_ch, i18 %sum_V_52_loc_channel, i17 %sum_V_52_cast_loc_ch, i18 %sum_V_53_loc_channel, i17 %sum_V_53_cast_loc_ch, i18 %sum_V_54_loc_channel, i17 %sum_V_54_cast_loc_ch, i18 %sum_V_55_loc_channel, i17 %sum_V_55_cast_loc_ch, i18 %sum_V_56_loc_channel, i17 %sum_V_56_cast_loc_ch, i18 %sum_V_57_loc_channel, i17 %sum_V_57_cast_loc_ch, i18 %sum_V_58_loc_channel, i17 %sum_V_58_cast_loc_ch, i18 %sum_V_59_loc_channel, i17 %sum_V_59_cast_loc_ch)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="351" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="17" op_3_bw="17" op_4_bw="18" op_5_bw="18" op_6_bw="17" op_7_bw="18" op_8_bw="17" op_9_bw="18" op_10_bw="17" op_11_bw="18" op_12_bw="17" op_13_bw="18" op_14_bw="17" op_15_bw="18" op_16_bw="17" op_17_bw="18" op_18_bw="17" op_19_bw="18" op_20_bw="17" op_21_bw="18" op_22_bw="17" op_23_bw="18" op_24_bw="17" op_25_bw="18" op_26_bw="17" op_27_bw="18" op_28_bw="17" op_29_bw="18" op_30_bw="17" op_31_bw="18" op_32_bw="17" op_33_bw="18" op_34_bw="17" op_35_bw="18" op_36_bw="17" op_37_bw="18" op_38_bw="17" op_39_bw="18" op_40_bw="17" op_41_bw="18" op_42_bw="17" op_43_bw="18" op_44_bw="17" op_45_bw="18" op_46_bw="17" op_47_bw="18" op_48_bw="17" op_49_bw="18" op_50_bw="17" op_51_bw="18" op_52_bw="17" op_53_bw="18" op_54_bw="17" op_55_bw="18" op_56_bw="17" op_57_bw="18" op_58_bw="17" op_59_bw="18" op_60_bw="17" op_61_bw="18" op_62_bw="17" op_63_bw="18" op_64_bw="17" op_65_bw="18" op_66_bw="17" op_67_bw="18" op_68_bw="17" op_69_bw="18" op_70_bw="17" op_71_bw="18" op_72_bw="17" op_73_bw="18" op_74_bw="17" op_75_bw="18" op_76_bw="17" op_77_bw="18" op_78_bw="17" op_79_bw="18" op_80_bw="17" op_81_bw="18" op_82_bw="17" op_83_bw="18" op_84_bw="17" op_85_bw="18" op_86_bw="17" op_87_bw="18" op_88_bw="17" op_89_bw="18" op_90_bw="17" op_91_bw="18" op_92_bw="17" op_93_bw="18" op_94_bw="17" op_95_bw="18" op_96_bw="17" op_97_bw="18" op_98_bw="17" op_99_bw="18" op_100_bw="17" op_101_bw="18" op_102_bw="17" op_103_bw="18" op_104_bw="17" op_105_bw="18" op_106_bw="17" op_107_bw="18" op_108_bw="17" op_109_bw="18" op_110_bw="17" op_111_bw="18" op_112_bw="17" op_113_bw="18" op_114_bw="17" op_115_bw="18" op_116_bw="17" op_117_bw="18" op_118_bw="17" op_119_bw="18" op_120_bw="17" op_121_bw="18" op_122_bw="17">
<![CDATA[
codeRepl:743  call fastcc void @CNN_1D_Block_.prehea(i18 %sum_V_0_loc_channel, i17 %sum_V_0_cast_loc_cha, [60 x i17]* %Layer3_Int_V, [60 x i18]* %saveValueLayer3_V, i18 %sum_V_1_loc_channel, i17 %sum_V_1_cast_loc_cha, i18 %sum_V_2_loc_channel, i17 %sum_V_2_cast_loc_cha, i18 %sum_V_3_loc_channel, i17 %sum_V_3_cast_loc_cha, i18 %sum_V_4_loc_channel, i17 %sum_V_4_cast_loc_cha, i18 %sum_V_5_loc_channel, i17 %sum_V_5_cast_loc_cha, i18 %sum_V_6_loc_channel, i17 %sum_V_6_cast_loc_cha, i18 %sum_V_7_loc_channel, i17 %sum_V_7_cast_loc_cha, i18 %sum_V_8_loc_channel, i17 %sum_V_8_cast_loc_cha, i18 %sum_V_9_loc_channel, i17 %sum_V_9_cast_loc_cha, i18 %sum_V_10_loc_channel, i17 %sum_V_10_cast_loc_ch, i18 %sum_V_11_loc_channel, i17 %sum_V_11_cast_loc_ch, i18 %sum_V_12_loc_channel, i17 %sum_V_12_cast_loc_ch, i18 %sum_V_13_loc_channel, i17 %sum_V_13_cast_loc_ch, i18 %sum_V_14_loc_channel, i17 %sum_V_14_cast_loc_ch, i18 %sum_V_15_loc_channel, i17 %sum_V_15_cast_loc_ch, i18 %sum_V_16_loc_channel, i17 %sum_V_16_cast_loc_ch, i18 %sum_V_17_loc_channel, i17 %sum_V_17_cast_loc_ch, i18 %sum_V_18_loc_channel, i17 %sum_V_18_cast_loc_ch, i18 %sum_V_19_loc_channel, i17 %sum_V_19_cast_loc_ch, i18 %sum_V_20_loc_channel, i17 %sum_V_20_cast_loc_ch, i18 %sum_V_21_loc_channel, i17 %sum_V_21_cast_loc_ch, i18 %sum_V_22_loc_channel, i17 %sum_V_22_cast_loc_ch, i18 %sum_V_23_loc_channel, i17 %sum_V_23_cast_loc_ch, i18 %sum_V_24_loc_channel, i17 %sum_V_24_cast_loc_ch, i18 %sum_V_25_loc_channel, i17 %sum_V_25_cast_loc_ch, i18 %sum_V_26_loc_channel, i17 %sum_V_26_cast_loc_ch, i18 %sum_V_27_loc_channel, i17 %sum_V_27_cast_loc_ch, i18 %sum_V_28_loc_channel, i17 %sum_V_28_cast_loc_ch, i18 %sum_V_29_loc_channel, i17 %sum_V_29_cast_loc_ch, i18 %sum_V_30_loc_channel, i17 %sum_V_30_cast_loc_ch, i18 %sum_V_31_loc_channel, i17 %sum_V_31_cast_loc_ch, i18 %sum_V_32_loc_channel, i17 %sum_V_32_cast_loc_ch, i18 %sum_V_33_loc_channel, i17 %sum_V_33_cast_loc_ch, i18 %sum_V_34_loc_channel, i17 %sum_V_34_cast_loc_ch, i18 %sum_V_35_loc_channel, i17 %sum_V_35_cast_loc_ch, i18 %sum_V_36_loc_channel, i17 %sum_V_36_cast_loc_ch, i18 %sum_V_37_loc_channel, i17 %sum_V_37_cast_loc_ch, i18 %sum_V_38_loc_channel, i17 %sum_V_38_cast_loc_ch, i18 %sum_V_39_loc_channel, i17 %sum_V_39_cast_loc_ch, i18 %sum_V_40_loc_channel, i17 %sum_V_40_cast_loc_ch, i18 %sum_V_41_loc_channel, i17 %sum_V_41_cast_loc_ch, i18 %sum_V_42_loc_channel, i17 %sum_V_42_cast_loc_ch, i18 %sum_V_43_loc_channel, i17 %sum_V_43_cast_loc_ch, i18 %sum_V_44_loc_channel, i17 %sum_V_44_cast_loc_ch, i18 %sum_V_45_loc_channel, i17 %sum_V_45_cast_loc_ch, i18 %sum_V_46_loc_channel, i17 %sum_V_46_cast_loc_ch, i18 %sum_V_47_loc_channel, i17 %sum_V_47_cast_loc_ch, i18 %sum_V_48_loc_channel, i17 %sum_V_48_cast_loc_ch, i18 %sum_V_49_loc_channel, i17 %sum_V_49_cast_loc_ch, i18 %sum_V_50_loc_channel, i17 %sum_V_50_cast_loc_ch, i18 %sum_V_51_loc_channel, i17 %sum_V_51_cast_loc_ch, i18 %sum_V_52_loc_channel, i17 %sum_V_52_cast_loc_ch, i18 %sum_V_53_loc_channel, i17 %sum_V_53_cast_loc_ch, i18 %sum_V_54_loc_channel, i17 %sum_V_54_cast_loc_ch, i18 %sum_V_55_loc_channel, i17 %sum_V_55_cast_loc_ch, i18 %sum_V_56_loc_channel, i17 %sum_V_56_cast_loc_ch, i18 %sum_V_57_loc_channel, i17 %sum_V_57_cast_loc_ch, i18 %sum_V_58_loc_channel, i17 %sum_V_58_cast_loc_ch, i18 %sum_V_59_loc_channel, i17 %sum_V_59_cast_loc_ch)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="352" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="18" op_3_bw="18" op_4_bw="16" op_5_bw="8">
<![CDATA[
codeRepl:744  call fastcc void @Layer4_Dense([60 x i17]* %Layer3_Int_V, [180 x i18]* %Layer4_weightArray_V, [3 x i18]* %Layer4_Bias_V, [600 x i16]* %dst_V, i8* %src_V_offset_c74)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecMemCore([600 x i16]* %dst_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecMemCore([38400 x i18]* %src_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecMemCore([60 x i18]* %saveValueLayer3_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecMemCore([190 x i18]* %Layer1_WeightArray_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecMemCore([10 x i18]* %Layer1_BiasArray_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecMemCore([900 x i18]* %Layer2_WeightMatrix_s, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecMemCore([10 x i18]* %Layer2_BiasArray_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecMemCore([7200 x i18]* %Layer3_weightArray_3, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecMemCore([7200 x i18]* %Layer3_weightArray_2, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecMemCore([7200 x i18]* %Layer3_weightArray_1, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecMemCore([7200 x i18]* %Layer3_weightArray_0, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecMemCore([60 x i18]* %Layer3_Bias_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecMemCore([180 x i18]* %Layer4_weightArray_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecMemCore([3 x i18]* %Layer4_Bias_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:78  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:79  call void (...)* @_ssdm_op_SpecMemCore([1920 x i18]* %saveValueLayer1_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:80  call void (...)* @_ssdm_op_SpecMemCore([960 x i18]* %saveValueLayer2_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:81  call void (...)* @_ssdm_op_SpecInterface([1920 x i18]* %saveValueLayer1_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:82  call void (...)* @_ssdm_op_SpecInterface([960 x i18]* %saveValueLayer2_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:83  call void (...)* @_ssdm_op_SpecInterface([60 x i18]* %saveValueLayer3_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:84  call void (...)* @_ssdm_op_SpecInterface([190 x i18]* %Layer1_WeightArray_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:85  call void (...)* @_ssdm_op_SpecInterface([10 x i18]* %Layer1_BiasArray_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:86  call void (...)* @_ssdm_op_SpecInterface([900 x i18]* %Layer2_WeightMatrix_s, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:87  call void (...)* @_ssdm_op_SpecInterface([10 x i18]* %Layer2_BiasArray_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:88  call void (...)* @_ssdm_op_SpecInterface([7200 x i18]* %Layer3_weightArray_0, [7200 x i18]* %Layer3_weightArray_1, [7200 x i18]* %Layer3_weightArray_2, [7200 x i18]* %Layer3_weightArray_3, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:89  call void (...)* @_ssdm_op_SpecInterface([60 x i18]* %Layer3_Bias_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:90  call void (...)* @_ssdm_op_SpecInterface([180 x i18]* %Layer4_weightArray_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:91  call void (...)* @_ssdm_op_SpecInterface([3 x i18]* %Layer4_Bias_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:93  %empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @Conv2_Inter_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 104, i18* %Conv2_Inter_0_V_V, i18* %Conv2_Inter_0_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:94  call void (...)* @_ssdm_op_SpecInterface(i18* %Conv2_Inter_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:96  %empty_196 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @Conv2_Inter_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 104, i18* %Conv2_Inter_1_V_V, i18* %Conv2_Inter_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:97  call void (...)* @_ssdm_op_SpecInterface(i18* %Conv2_Inter_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:99  %empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @Conv2_Inter_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 104, i18* %Conv2_Inter_2_V_V, i18* %Conv2_Inter_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:100  call void (...)* @_ssdm_op_SpecInterface(i18* %Conv2_Inter_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:102  %empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @Conv2_Inter_LF_3_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 104, i18* %Conv2_Inter_3_V_V, i18* %Conv2_Inter_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:103  call void (...)* @_ssdm_op_SpecInterface(i18* %Conv2_Inter_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:105  %empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @Conv2_Inter_LF_4_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 104, i18* %Conv2_Inter_4_V_V, i18* %Conv2_Inter_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:106  call void (...)* @_ssdm_op_SpecInterface(i18* %Conv2_Inter_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:108  %empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @Conv2_Inter_LF_5_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 104, i18* %Conv2_Inter_5_V_V, i18* %Conv2_Inter_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:109  call void (...)* @_ssdm_op_SpecInterface(i18* %Conv2_Inter_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:111  %empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @Conv2_Inter_LF_6_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 104, i18* %Conv2_Inter_6_V_V, i18* %Conv2_Inter_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:112  call void (...)* @_ssdm_op_SpecInterface(i18* %Conv2_Inter_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:114  %empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @Conv2_Inter_LF_7_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 104, i18* %Conv2_Inter_7_V_V, i18* %Conv2_Inter_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:115  call void (...)* @_ssdm_op_SpecInterface(i18* %Conv2_Inter_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:117  %empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @Conv2_Inter_LF_8_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 104, i18* %Conv2_Inter_8_V_V, i18* %Conv2_Inter_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:118  call void (...)* @_ssdm_op_SpecInterface(i18* %Conv2_Inter_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:120  %empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @Conv2_Inter_LF_9_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 104, i18* %Conv2_Inter_9_V_V, i18* %Conv2_Inter_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:121  call void (...)* @_ssdm_op_SpecInterface(i18* %Conv2_Inter_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:123  %empty_205 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @intermediate_LF_0_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %intermediate_0_V_V, i18* %intermediate_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:124  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:126  %empty_206 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @intermediate_LF_1_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %intermediate_1_V_V, i18* %intermediate_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:127  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:129  %empty_207 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @intermediate_LF_2_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %intermediate_2_V_V, i18* %intermediate_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:130  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:132  %empty_208 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @intermediate_LF_3_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %intermediate_3_V_V, i18* %intermediate_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:133  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:135  %empty_209 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @intermediate_LF_4_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %intermediate_4_V_V, i18* %intermediate_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:136  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:138  %empty_210 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @intermediate_LF_5_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %intermediate_5_V_V, i18* %intermediate_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:139  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:141  %empty_211 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @intermediate_LF_6_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %intermediate_6_V_V, i18* %intermediate_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:142  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:144  %empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @intermediate_LF_7_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %intermediate_7_V_V, i18* %intermediate_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:145  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:147  %empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @intermediate_LF_8_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %intermediate_8_V_V, i18* %intermediate_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:148  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:150  %empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @intermediate_LF_9_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %intermediate_9_V_V, i18* %intermediate_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:151  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:153  %empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @maxpool_LF_0_NF_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 192, i32 192, i18* %maxpool_0_V_V, i18* %maxpool_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:154  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:156  %empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @maxpool_LF_1_NF_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 192, i32 192, i18* %maxpool_1_V_V, i18* %maxpool_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:157  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:159  %empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @maxpool_LF_2_NF_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 192, i32 192, i18* %maxpool_2_V_V, i18* %maxpool_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:160  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:162  %empty_218 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @maxpool_LF_3_NF_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 192, i32 192, i18* %maxpool_3_V_V, i18* %maxpool_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:163  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:165  %empty_219 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @maxpool_LF_4_NF_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 192, i32 192, i18* %maxpool_4_V_V, i18* %maxpool_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:166  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:168  %empty_220 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @maxpool_LF_5_NF_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 192, i32 192, i18* %maxpool_5_V_V, i18* %maxpool_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:169  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:171  %empty_221 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @maxpool_LF_6_NF_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 192, i32 192, i18* %maxpool_6_V_V, i18* %maxpool_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:172  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:174  %empty_222 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @maxpool_LF_7_NF_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 192, i32 192, i18* %maxpool_7_V_V, i18* %maxpool_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:175  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:177  %empty_223 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @maxpool_LF_8_NF_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 192, i32 192, i18* %maxpool_8_V_V, i18* %maxpool_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:178  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:180  %empty_224 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @maxpool_LF_9_NF_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 192, i32 192, i18* %maxpool_9_V_V, i18* %maxpool_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:181  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:183  %empty_225 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_0_NF_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_0_0_V_V, i18* %Layer1_Int_0_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:184  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:186  %empty_226 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_0_NF_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_0_1_V_V, i18* %Layer1_Int_0_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:187  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:189  %empty_227 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_0_NF_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_0_2_V_V, i18* %Layer1_Int_0_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:190  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:192  %empty_228 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_0_NF_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_0_3_V_V, i18* %Layer1_Int_0_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:193  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_0_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:195  %empty_229 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_0_NF_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_0_4_V_V, i18* %Layer1_Int_0_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:196  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_0_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:198  %empty_230 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_0_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_0_5_V_V, i18* %Layer1_Int_0_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:199  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_0_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:201  %empty_231 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_0_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_0_6_V_V, i18* %Layer1_Int_0_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:202  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_0_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:204  %empty_232 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_0_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_0_7_V_V, i18* %Layer1_Int_0_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:205  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_0_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:207  %empty_233 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_0_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_0_8_V_V, i18* %Layer1_Int_0_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:208  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_0_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:210  %empty_234 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_0_9_V_V, i18* %Layer1_Int_0_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:211  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_0_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:213  %empty_235 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_1_NF_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_1_0_V_V, i18* %Layer1_Int_1_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:214  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:216  %empty_236 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_1_NF_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_1_1_V_V, i18* %Layer1_Int_1_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:217  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:219  %empty_237 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_1_NF_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_1_2_V_V, i18* %Layer1_Int_1_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:220  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_1_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:222  %empty_238 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_1_NF_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_1_3_V_V, i18* %Layer1_Int_1_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:223  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_1_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:225  %empty_239 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_1_NF_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_1_4_V_V, i18* %Layer1_Int_1_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:226  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_1_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:228  %empty_240 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_1_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_1_5_V_V, i18* %Layer1_Int_1_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:229  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_1_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:231  %empty_241 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_1_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_1_6_V_V, i18* %Layer1_Int_1_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:232  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_1_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:234  %empty_242 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_1_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_1_7_V_V, i18* %Layer1_Int_1_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:235  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_1_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:237  %empty_243 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_1_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_1_8_V_V, i18* %Layer1_Int_1_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:238  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_1_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:240  %empty_244 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_1_9_V_V, i18* %Layer1_Int_1_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:241  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_1_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:243  %empty_245 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_2_NF_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_2_0_V_V, i18* %Layer1_Int_2_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:244  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_2_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:246  %empty_246 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_2_NF_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_2_1_V_V, i18* %Layer1_Int_2_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:247  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_2_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:249  %empty_247 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_2_NF_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_2_2_V_V, i18* %Layer1_Int_2_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:250  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_2_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:252  %empty_248 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_2_NF_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_2_3_V_V, i18* %Layer1_Int_2_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:253  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_2_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:255  %empty_249 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_2_NF_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_2_4_V_V, i18* %Layer1_Int_2_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:256  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_2_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:258  %empty_250 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_2_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_2_5_V_V, i18* %Layer1_Int_2_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:259  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_2_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:261  %empty_251 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_2_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_2_6_V_V, i18* %Layer1_Int_2_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:262  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_2_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:264  %empty_252 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_2_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_2_7_V_V, i18* %Layer1_Int_2_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:265  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_2_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:267  %empty_253 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_2_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_2_8_V_V, i18* %Layer1_Int_2_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:268  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_2_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:270  %empty_254 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_2_9_V_V, i18* %Layer1_Int_2_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:271  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_2_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:273  %empty_255 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_3_NF_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_3_0_V_V, i18* %Layer1_Int_3_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:274  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_3_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:276  %empty_256 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_3_NF_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_3_1_V_V, i18* %Layer1_Int_3_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:277  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_3_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:279  %empty_257 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_3_NF_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_3_2_V_V, i18* %Layer1_Int_3_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:280  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_3_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:282  %empty_258 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_3_NF_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_3_3_V_V, i18* %Layer1_Int_3_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:283  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_3_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:285  %empty_259 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_3_NF_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_3_4_V_V, i18* %Layer1_Int_3_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:286  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_3_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:288  %empty_260 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_3_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_3_5_V_V, i18* %Layer1_Int_3_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:289  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_3_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:291  %empty_261 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_3_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_3_6_V_V, i18* %Layer1_Int_3_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:292  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_3_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:294  %empty_262 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_3_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_3_7_V_V, i18* %Layer1_Int_3_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:295  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_3_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:297  %empty_263 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_3_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_3_8_V_V, i18* %Layer1_Int_3_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:298  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_3_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:300  %empty_264 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_3_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_3_9_V_V, i18* %Layer1_Int_3_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:301  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_3_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:303  %empty_265 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_4_NF_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_4_0_V_V, i18* %Layer1_Int_4_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:304  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_4_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:306  %empty_266 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_4_NF_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_4_1_V_V, i18* %Layer1_Int_4_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:307  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_4_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:309  %empty_267 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_4_NF_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_4_2_V_V, i18* %Layer1_Int_4_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:310  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_4_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:312  %empty_268 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_4_NF_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_4_3_V_V, i18* %Layer1_Int_4_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:313  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_4_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:315  %empty_269 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_4_NF_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_4_4_V_V, i18* %Layer1_Int_4_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:316  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_4_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:318  %empty_270 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_4_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_4_5_V_V, i18* %Layer1_Int_4_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:319  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_4_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:321  %empty_271 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_4_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_4_6_V_V, i18* %Layer1_Int_4_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:322  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_4_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:324  %empty_272 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_4_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_4_7_V_V, i18* %Layer1_Int_4_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:325  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_4_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:327  %empty_273 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_4_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_4_8_V_V, i18* %Layer1_Int_4_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:328  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_4_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:330  %empty_274 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_4_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_4_9_V_V, i18* %Layer1_Int_4_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:331  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_4_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:333  %empty_275 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_5_NF_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_5_0_V_V, i18* %Layer1_Int_5_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:334  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_5_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:336  %empty_276 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_5_NF_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_5_1_V_V, i18* %Layer1_Int_5_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:337  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_5_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:339  %empty_277 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_5_NF_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_5_2_V_V, i18* %Layer1_Int_5_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:340  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_5_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:342  %empty_278 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_5_NF_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_5_3_V_V, i18* %Layer1_Int_5_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:343  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_5_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:345  %empty_279 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_5_NF_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_5_4_V_V, i18* %Layer1_Int_5_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:346  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_5_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:348  %empty_280 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_5_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_5_5_V_V, i18* %Layer1_Int_5_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:349  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_5_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:351  %empty_281 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_5_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_5_6_V_V, i18* %Layer1_Int_5_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:352  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_5_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:354  %empty_282 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_5_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_5_7_V_V, i18* %Layer1_Int_5_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:355  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_5_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:357  %empty_283 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_5_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_5_8_V_V, i18* %Layer1_Int_5_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:358  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_5_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:360  %empty_284 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_5_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_5_9_V_V, i18* %Layer1_Int_5_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:361  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_5_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:363  %empty_285 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_6_NF_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_6_0_V_V, i18* %Layer1_Int_6_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:364  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_6_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:366  %empty_286 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_6_NF_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_6_1_V_V, i18* %Layer1_Int_6_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:367  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_6_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:369  %empty_287 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_6_NF_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_6_2_V_V, i18* %Layer1_Int_6_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:370  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_6_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:372  %empty_288 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_6_NF_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_6_3_V_V, i18* %Layer1_Int_6_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:373  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_6_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:375  %empty_289 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_6_NF_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_6_4_V_V, i18* %Layer1_Int_6_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:376  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_6_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:378  %empty_290 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_6_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_6_5_V_V, i18* %Layer1_Int_6_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:379  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_6_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:381  %empty_291 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_6_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_6_6_V_V, i18* %Layer1_Int_6_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:382  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_6_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:384  %empty_292 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_6_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_6_7_V_V, i18* %Layer1_Int_6_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:385  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_6_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:387  %empty_293 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_6_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_6_8_V_V, i18* %Layer1_Int_6_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:388  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_6_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:390  %empty_294 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_6_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_6_9_V_V, i18* %Layer1_Int_6_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:391  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_6_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:393  %empty_295 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_7_NF_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_7_0_V_V, i18* %Layer1_Int_7_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="582" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:394  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_7_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:396  %empty_296 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_7_NF_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_7_1_V_V, i18* %Layer1_Int_7_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:397  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_7_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:399  %empty_297 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_7_NF_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_7_2_V_V, i18* %Layer1_Int_7_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:400  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_7_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:402  %empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_7_NF_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_7_3_V_V, i18* %Layer1_Int_7_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="588" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:403  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_7_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:405  %empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_7_NF_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_7_4_V_V, i18* %Layer1_Int_7_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="590" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:406  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_7_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:408  %empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_7_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_7_5_V_V, i18* %Layer1_Int_7_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="592" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:409  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_7_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:411  %empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_7_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_7_6_V_V, i18* %Layer1_Int_7_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="594" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:412  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_7_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:414  %empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_7_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_7_7_V_V, i18* %Layer1_Int_7_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="596" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:415  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_7_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:417  %empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_7_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_7_8_V_V, i18* %Layer1_Int_7_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:418  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_7_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:420  %empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_7_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_7_9_V_V, i18* %Layer1_Int_7_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:421  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_7_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:423  %empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_8_NF_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_8_0_V_V, i18* %Layer1_Int_8_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:424  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_8_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:426  %empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_8_NF_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_8_1_V_V, i18* %Layer1_Int_8_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:427  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_8_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:429  %empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_8_NF_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_8_2_V_V, i18* %Layer1_Int_8_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:430  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_8_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:432  %empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_8_NF_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_8_3_V_V, i18* %Layer1_Int_8_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:433  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_8_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:435  %empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_8_NF_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_8_4_V_V, i18* %Layer1_Int_8_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:436  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_8_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:438  %empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_8_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_8_5_V_V, i18* %Layer1_Int_8_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:439  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_8_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:441  %empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_8_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_8_6_V_V, i18* %Layer1_Int_8_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="614" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:442  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_8_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:444  %empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_8_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_8_7_V_V, i18* %Layer1_Int_8_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="616" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:445  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_8_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:447  %empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_8_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_8_8_V_V, i18* %Layer1_Int_8_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="618" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:448  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_8_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:450  %empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_8_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_8_9_V_V, i18* %Layer1_Int_8_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="620" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:451  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_8_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:453  %empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_9_NF_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_9_0_V_V, i18* %Layer1_Int_9_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="622" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:454  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_9_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:456  %empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_9_NF_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_9_1_V_V, i18* %Layer1_Int_9_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="624" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:457  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_9_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:459  %empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_9_NF_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_9_2_V_V, i18* %Layer1_Int_9_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="626" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:460  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_9_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:462  %empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_9_NF_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_9_3_V_V, i18* %Layer1_Int_9_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="628" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:463  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_9_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:465  %empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_9_NF_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_9_4_V_V, i18* %Layer1_Int_9_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="630" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:466  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_9_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:468  %empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_9_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_9_5_V_V, i18* %Layer1_Int_9_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="632" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:469  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_9_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:471  %empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_9_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_9_6_V_V, i18* %Layer1_Int_9_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="634" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:472  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_9_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:474  %empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_9_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_9_7_V_V, i18* %Layer1_Int_9_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="636" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:475  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_9_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:477  %empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_9_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_9_8_V_V, i18* %Layer1_Int_9_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="638" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:478  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_9_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:480  %empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer1_Int_LF_9_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 210, i32 210, i18* %Layer1_Int_9_9_V_V, i18* %Layer1_Int_9_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="640" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:481  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer1_Int_9_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:483  %empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @Layer2_Int_OC_V_OC_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 104, i32 480, i18* %Layer2_Int_V, i18* %Layer2_Int_V)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="642" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:484  call void (...)* @_ssdm_op_SpecInterface(i18* %Layer2_Int_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:485  call void (...)* @_ssdm_op_SpecMemCore(i18* %Layer2_Int_V, [1 x i8]* @p_str2, [14 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:487  call void (...)* @_ssdm_op_SpecMemCore([60 x i17]* %Layer3_Int_V, [1 x i8]* @p_str2, [12 x i8]* @p_str4, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:488  %empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @src_OC_V_OC_offset_c_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i8* %src_V_offset_c, i8* %src_V_offset_c)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="646" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:489  call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:490  %empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @src_OC_V_OC_offset_c_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i8* %src_V_offset_c2, i8* %src_V_offset_c2)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="648" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:491  call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_offset_c2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:494  %empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @src_OC_V_OC_offset_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 7, i32 0, i8* %src_V_offset_c74, i8* %src_V_offset_c74)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="650" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:495  call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_offset_c74, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:501  %empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @sum_LF_0_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_0_V_loc_c, i18* %sum_0_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="652" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:502  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_0_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:503  %empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @sum_LF_1_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_1_V_loc_c, i18* %sum_1_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="654" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:504  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_1_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:505  %empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @sum_LF_2_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_2_V_loc_c, i18* %sum_2_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="656" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:506  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_2_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:507  %empty_332 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @sum_LF_3_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_3_V_loc_c, i18* %sum_3_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="658" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:508  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_3_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:509  %empty_333 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @sum_LF_4_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_4_V_loc_c, i18* %sum_4_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="660" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:510  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_4_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:511  %empty_334 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @sum_LF_5_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_5_V_loc_c, i18* %sum_5_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="662" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:512  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_5_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:513  %empty_335 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @sum_LF_6_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_6_V_loc_c, i18* %sum_6_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="664" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:514  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_6_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:515  %empty_336 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @sum_LF_7_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_7_V_loc_c, i18* %sum_7_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="666" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:516  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_7_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:517  %empty_337 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @sum_LF_8_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_8_V_loc_c, i18* %sum_8_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="668" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:518  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_8_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:519  %empty_338 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @sum_LF_9_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_9_V_loc_c, i18* %sum_9_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="670" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:520  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_9_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:521  %empty_339 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_10_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_10_V_loc_c, i18* %sum_10_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="672" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:522  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_10_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:523  %empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_11_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_11_V_loc_c, i18* %sum_11_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="674" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:524  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_11_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:525  %empty_341 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_12_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_12_V_loc_c, i18* %sum_12_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="676" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:526  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_12_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:527  %empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_13_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_13_V_loc_c, i18* %sum_13_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="678" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:528  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_13_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:529  %empty_343 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_14_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_14_V_loc_c, i18* %sum_14_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="680" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:530  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_14_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:531  %empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_15_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_15_V_loc_c, i18* %sum_15_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="682" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:532  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_15_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:533  %empty_345 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_16_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_16_V_loc_c, i18* %sum_16_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="684" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:534  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_16_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:535  %empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_17_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_17_V_loc_c, i18* %sum_17_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="686" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:536  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_17_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:537  %empty_347 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_18_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_18_V_loc_c, i18* %sum_18_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="688" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:538  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_18_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:539  %empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_19_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_19_V_loc_c, i18* %sum_19_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="690" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:540  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_19_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:541  %empty_349 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_20_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_20_V_loc_c, i18* %sum_20_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="692" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:542  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_20_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:543  %empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_21_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_21_V_loc_c, i18* %sum_21_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="694" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:544  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_21_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:545  %empty_351 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_22_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_22_V_loc_c, i18* %sum_22_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="696" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:546  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_22_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:547  %empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_23_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_23_V_loc_c, i18* %sum_23_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="698" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:548  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_23_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:549  %empty_353 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_24_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_24_V_loc_c, i18* %sum_24_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="700" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:550  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_24_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:551  %empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_25_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_25_V_loc_c, i18* %sum_25_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="702" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:552  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_25_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:553  %empty_355 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_26_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_26_V_loc_c, i18* %sum_26_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:554  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_26_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:555  %empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_27_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_27_V_loc_c, i18* %sum_27_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:556  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_27_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:557  %empty_357 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_28_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_28_V_loc_c, i18* %sum_28_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="708" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:558  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_28_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:559  %empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_29_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_29_V_loc_c, i18* %sum_29_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="710" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:560  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_29_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:561  %empty_359 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_30_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_30_V_loc_c, i18* %sum_30_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="712" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:562  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_30_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:563  %empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_31_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_31_V_loc_c, i18* %sum_31_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="714" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:564  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_31_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:565  %empty_361 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_32_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_32_V_loc_c, i18* %sum_32_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:566  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_32_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:567  %empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_33_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_33_V_loc_c, i18* %sum_33_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:568  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_33_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:569  %empty_363 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_34_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_34_V_loc_c, i18* %sum_34_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:570  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_34_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:571  %empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_35_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_35_V_loc_c, i18* %sum_35_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="722" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:572  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_35_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:573  %empty_365 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_36_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_36_V_loc_c, i18* %sum_36_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="724" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:574  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_36_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:575  %empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_37_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_37_V_loc_c, i18* %sum_37_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="726" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:576  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_37_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:577  %empty_367 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_38_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_38_V_loc_c, i18* %sum_38_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="728" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:578  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_38_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:579  %empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_39_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_39_V_loc_c, i18* %sum_39_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:580  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_39_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:581  %empty_369 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_40_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_40_V_loc_c, i18* %sum_40_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="732" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:582  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_40_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:583  %empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_41_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_41_V_loc_c, i18* %sum_41_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="734" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:584  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_41_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:585  %empty_371 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_42_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_42_V_loc_c, i18* %sum_42_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="736" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:586  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_42_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:587  %empty_372 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_43_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_43_V_loc_c, i18* %sum_43_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="738" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:588  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_43_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:589  %empty_373 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_44_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_44_V_loc_c, i18* %sum_44_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="740" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:590  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_44_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:591  %empty_374 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_45_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_45_V_loc_c, i18* %sum_45_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="742" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:592  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_45_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:593  %empty_375 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_46_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_46_V_loc_c, i18* %sum_46_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="744" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:594  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_46_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:595  %empty_376 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_47_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_47_V_loc_c, i18* %sum_47_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="746" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:596  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_47_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:597  %empty_377 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_48_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_48_V_loc_c, i18* %sum_48_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="748" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:598  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_48_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:599  %empty_378 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_49_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_49_V_loc_c, i18* %sum_49_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="750" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:600  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_49_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:601  %empty_379 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_50_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_50_V_loc_c, i18* %sum_50_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="752" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:602  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_50_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:603  %empty_380 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_51_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_51_V_loc_c, i18* %sum_51_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="754" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:604  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_51_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:605  %empty_381 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_52_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_52_V_loc_c, i18* %sum_52_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="756" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:606  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_52_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:607  %empty_382 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_53_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_53_V_loc_c, i18* %sum_53_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="758" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:608  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_53_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:609  %empty_383 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_54_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_54_V_loc_c, i18* %sum_54_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="760" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:610  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_54_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:611  %empty_384 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_55_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_55_V_loc_c, i18* %sum_55_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="762" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:612  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_55_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:613  %empty_385 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_56_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_56_V_loc_c, i18* %sum_56_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="764" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:614  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_56_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:615  %empty_386 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_57_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_57_V_loc_c, i18* %sum_57_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="766" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:616  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_57_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:617  %empty_387 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_58_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_58_V_loc_c, i18* %sum_58_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="768" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:618  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_58_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
codeRepl:619  %empty_388 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @sum_LF_59_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %sum_59_V_loc_c, i18* %sum_59_V_loc_c)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="770" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:620  call void (...)* @_ssdm_op_SpecInterface(i18* %sum_59_V_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="18" op_3_bw="18" op_4_bw="16" op_5_bw="8">
<![CDATA[
codeRepl:744  call fastcc void @Layer4_Dense([60 x i17]* %Layer3_Int_V, [180 x i18]* %Layer4_weightArray_V, [3 x i18]* %Layer4_Bias_V, [600 x i16]* %dst_V, i8* %src_V_offset_c74)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0">
<![CDATA[
codeRepl:745  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
