Loading plugins phase: Elapsed time ==> 0s.183ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.556ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.045ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Feb 16 13:21:18 2020


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Feb 16 13:21:18 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Feb 16 13:21:18 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Feb 16 13:21:19 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1_1:PWMUDB:km_run\
	\PWM_1_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1_1:PWMUDB:capt_rising\
	\PWM_1_1:PWMUDB:capt_falling\
	\PWM_1_1:PWMUDB:trig_rise\
	\PWM_1_1:PWMUDB:trig_fall\
	\PWM_1_1:PWMUDB:sc_kill\
	\PWM_1_1:PWMUDB:min_kill\
	\PWM_1_1:PWMUDB:km_tc\
	\PWM_1_1:PWMUDB:db_tc\
	\PWM_1_1:PWMUDB:dith_sel\
	\PWM_1_1:PWMUDB:compare2\
	\PWM_1_1:Net_101\
	Net_893
	Net_894
	\PWM_1_1:PWMUDB:MODULE_1:b_31\
	\PWM_1_1:PWMUDB:MODULE_1:b_30\
	\PWM_1_1:PWMUDB:MODULE_1:b_29\
	\PWM_1_1:PWMUDB:MODULE_1:b_28\
	\PWM_1_1:PWMUDB:MODULE_1:b_27\
	\PWM_1_1:PWMUDB:MODULE_1:b_26\
	\PWM_1_1:PWMUDB:MODULE_1:b_25\
	\PWM_1_1:PWMUDB:MODULE_1:b_24\
	\PWM_1_1:PWMUDB:MODULE_1:b_23\
	\PWM_1_1:PWMUDB:MODULE_1:b_22\
	\PWM_1_1:PWMUDB:MODULE_1:b_21\
	\PWM_1_1:PWMUDB:MODULE_1:b_20\
	\PWM_1_1:PWMUDB:MODULE_1:b_19\
	\PWM_1_1:PWMUDB:MODULE_1:b_18\
	\PWM_1_1:PWMUDB:MODULE_1:b_17\
	\PWM_1_1:PWMUDB:MODULE_1:b_16\
	\PWM_1_1:PWMUDB:MODULE_1:b_15\
	\PWM_1_1:PWMUDB:MODULE_1:b_14\
	\PWM_1_1:PWMUDB:MODULE_1:b_13\
	\PWM_1_1:PWMUDB:MODULE_1:b_12\
	\PWM_1_1:PWMUDB:MODULE_1:b_11\
	\PWM_1_1:PWMUDB:MODULE_1:b_10\
	\PWM_1_1:PWMUDB:MODULE_1:b_9\
	\PWM_1_1:PWMUDB:MODULE_1:b_8\
	\PWM_1_1:PWMUDB:MODULE_1:b_7\
	\PWM_1_1:PWMUDB:MODULE_1:b_6\
	\PWM_1_1:PWMUDB:MODULE_1:b_5\
	\PWM_1_1:PWMUDB:MODULE_1:b_4\
	\PWM_1_1:PWMUDB:MODULE_1:b_3\
	\PWM_1_1:PWMUDB:MODULE_1:b_2\
	\PWM_1_1:PWMUDB:MODULE_1:b_1\
	\PWM_1_1:PWMUDB:MODULE_1:b_0\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_895
	Net_892
	\PWM_1_1:Net_113\
	\PWM_1_1:Net_107\
	\PWM_1_1:Net_114\
	\PWM_1_2:PWMUDB:km_run\
	\PWM_1_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1_2:PWMUDB:capt_rising\
	\PWM_1_2:PWMUDB:capt_falling\
	\PWM_1_2:PWMUDB:trig_rise\
	\PWM_1_2:PWMUDB:trig_fall\
	\PWM_1_2:PWMUDB:sc_kill\
	\PWM_1_2:PWMUDB:min_kill\
	\PWM_1_2:PWMUDB:km_tc\
	\PWM_1_2:PWMUDB:db_tc\
	\PWM_1_2:PWMUDB:dith_sel\
	\PWM_1_2:PWMUDB:compare2\
	\PWM_1_2:Net_101\
	Net_1939
	Net_1940
	\PWM_1_2:PWMUDB:MODULE_2:b_31\
	\PWM_1_2:PWMUDB:MODULE_2:b_30\
	\PWM_1_2:PWMUDB:MODULE_2:b_29\
	\PWM_1_2:PWMUDB:MODULE_2:b_28\
	\PWM_1_2:PWMUDB:MODULE_2:b_27\
	\PWM_1_2:PWMUDB:MODULE_2:b_26\
	\PWM_1_2:PWMUDB:MODULE_2:b_25\
	\PWM_1_2:PWMUDB:MODULE_2:b_24\
	\PWM_1_2:PWMUDB:MODULE_2:b_23\
	\PWM_1_2:PWMUDB:MODULE_2:b_22\
	\PWM_1_2:PWMUDB:MODULE_2:b_21\
	\PWM_1_2:PWMUDB:MODULE_2:b_20\
	\PWM_1_2:PWMUDB:MODULE_2:b_19\
	\PWM_1_2:PWMUDB:MODULE_2:b_18\
	\PWM_1_2:PWMUDB:MODULE_2:b_17\
	\PWM_1_2:PWMUDB:MODULE_2:b_16\
	\PWM_1_2:PWMUDB:MODULE_2:b_15\
	\PWM_1_2:PWMUDB:MODULE_2:b_14\
	\PWM_1_2:PWMUDB:MODULE_2:b_13\
	\PWM_1_2:PWMUDB:MODULE_2:b_12\
	\PWM_1_2:PWMUDB:MODULE_2:b_11\
	\PWM_1_2:PWMUDB:MODULE_2:b_10\
	\PWM_1_2:PWMUDB:MODULE_2:b_9\
	\PWM_1_2:PWMUDB:MODULE_2:b_8\
	\PWM_1_2:PWMUDB:MODULE_2:b_7\
	\PWM_1_2:PWMUDB:MODULE_2:b_6\
	\PWM_1_2:PWMUDB:MODULE_2:b_5\
	\PWM_1_2:PWMUDB:MODULE_2:b_4\
	\PWM_1_2:PWMUDB:MODULE_2:b_3\
	\PWM_1_2:PWMUDB:MODULE_2:b_2\
	\PWM_1_2:PWMUDB:MODULE_2:b_1\
	\PWM_1_2:PWMUDB:MODULE_2:b_0\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1941
	Net_1938
	\PWM_1_2:Net_113\
	\PWM_1_2:Net_107\
	\PWM_1_2:Net_114\
	\UART:BUART:reset_sr\
	Net_460
	Net_461
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_455
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_7:lt\
	\UART:BUART:sRX:MODULE_7:eq\
	\UART:BUART:sRX:MODULE_7:gt\
	\UART:BUART:sRX:MODULE_7:gte\
	\UART:BUART:sRX:MODULE_7:lte\
	\PWM_2_1:PWMUDB:km_run\
	\PWM_2_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2_1:PWMUDB:capt_rising\
	\PWM_2_1:PWMUDB:capt_falling\
	\PWM_2_1:PWMUDB:trig_rise\
	\PWM_2_1:PWMUDB:trig_fall\
	\PWM_2_1:PWMUDB:sc_kill\
	\PWM_2_1:PWMUDB:min_kill\
	\PWM_2_1:PWMUDB:km_tc\
	\PWM_2_1:PWMUDB:db_tc\
	\PWM_2_1:PWMUDB:dith_sel\
	\PWM_2_1:PWMUDB:compare2\
	\PWM_2_1:Net_101\
	Net_1972
	Net_1973
	\PWM_2_1:PWMUDB:MODULE_8:b_31\
	\PWM_2_1:PWMUDB:MODULE_8:b_30\
	\PWM_2_1:PWMUDB:MODULE_8:b_29\
	\PWM_2_1:PWMUDB:MODULE_8:b_28\
	\PWM_2_1:PWMUDB:MODULE_8:b_27\
	\PWM_2_1:PWMUDB:MODULE_8:b_26\
	\PWM_2_1:PWMUDB:MODULE_8:b_25\
	\PWM_2_1:PWMUDB:MODULE_8:b_24\
	\PWM_2_1:PWMUDB:MODULE_8:b_23\
	\PWM_2_1:PWMUDB:MODULE_8:b_22\
	\PWM_2_1:PWMUDB:MODULE_8:b_21\
	\PWM_2_1:PWMUDB:MODULE_8:b_20\
	\PWM_2_1:PWMUDB:MODULE_8:b_19\
	\PWM_2_1:PWMUDB:MODULE_8:b_18\
	\PWM_2_1:PWMUDB:MODULE_8:b_17\
	\PWM_2_1:PWMUDB:MODULE_8:b_16\
	\PWM_2_1:PWMUDB:MODULE_8:b_15\
	\PWM_2_1:PWMUDB:MODULE_8:b_14\
	\PWM_2_1:PWMUDB:MODULE_8:b_13\
	\PWM_2_1:PWMUDB:MODULE_8:b_12\
	\PWM_2_1:PWMUDB:MODULE_8:b_11\
	\PWM_2_1:PWMUDB:MODULE_8:b_10\
	\PWM_2_1:PWMUDB:MODULE_8:b_9\
	\PWM_2_1:PWMUDB:MODULE_8:b_8\
	\PWM_2_1:PWMUDB:MODULE_8:b_7\
	\PWM_2_1:PWMUDB:MODULE_8:b_6\
	\PWM_2_1:PWMUDB:MODULE_8:b_5\
	\PWM_2_1:PWMUDB:MODULE_8:b_4\
	\PWM_2_1:PWMUDB:MODULE_8:b_3\
	\PWM_2_1:PWMUDB:MODULE_8:b_2\
	\PWM_2_1:PWMUDB:MODULE_8:b_1\
	\PWM_2_1:PWMUDB:MODULE_8:b_0\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1974
	Net_1971
	\PWM_2_1:Net_113\
	\PWM_2_1:Net_107\
	\PWM_2_1:Net_114\
	\PWM_2_2:PWMUDB:km_run\
	\PWM_2_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2_2:PWMUDB:capt_rising\
	\PWM_2_2:PWMUDB:capt_falling\
	\PWM_2_2:PWMUDB:trig_rise\
	\PWM_2_2:PWMUDB:trig_fall\
	\PWM_2_2:PWMUDB:sc_kill\
	\PWM_2_2:PWMUDB:min_kill\
	\PWM_2_2:PWMUDB:km_tc\
	\PWM_2_2:PWMUDB:db_tc\
	\PWM_2_2:PWMUDB:dith_sel\
	\PWM_2_2:PWMUDB:compare2\
	\PWM_2_2:Net_101\
	Net_1994
	Net_1995
	\PWM_2_2:PWMUDB:MODULE_9:b_31\
	\PWM_2_2:PWMUDB:MODULE_9:b_30\
	\PWM_2_2:PWMUDB:MODULE_9:b_29\
	\PWM_2_2:PWMUDB:MODULE_9:b_28\
	\PWM_2_2:PWMUDB:MODULE_9:b_27\
	\PWM_2_2:PWMUDB:MODULE_9:b_26\
	\PWM_2_2:PWMUDB:MODULE_9:b_25\
	\PWM_2_2:PWMUDB:MODULE_9:b_24\
	\PWM_2_2:PWMUDB:MODULE_9:b_23\
	\PWM_2_2:PWMUDB:MODULE_9:b_22\
	\PWM_2_2:PWMUDB:MODULE_9:b_21\
	\PWM_2_2:PWMUDB:MODULE_9:b_20\
	\PWM_2_2:PWMUDB:MODULE_9:b_19\
	\PWM_2_2:PWMUDB:MODULE_9:b_18\
	\PWM_2_2:PWMUDB:MODULE_9:b_17\
	\PWM_2_2:PWMUDB:MODULE_9:b_16\
	\PWM_2_2:PWMUDB:MODULE_9:b_15\
	\PWM_2_2:PWMUDB:MODULE_9:b_14\
	\PWM_2_2:PWMUDB:MODULE_9:b_13\
	\PWM_2_2:PWMUDB:MODULE_9:b_12\
	\PWM_2_2:PWMUDB:MODULE_9:b_11\
	\PWM_2_2:PWMUDB:MODULE_9:b_10\
	\PWM_2_2:PWMUDB:MODULE_9:b_9\
	\PWM_2_2:PWMUDB:MODULE_9:b_8\
	\PWM_2_2:PWMUDB:MODULE_9:b_7\
	\PWM_2_2:PWMUDB:MODULE_9:b_6\
	\PWM_2_2:PWMUDB:MODULE_9:b_5\
	\PWM_2_2:PWMUDB:MODULE_9:b_4\
	\PWM_2_2:PWMUDB:MODULE_9:b_3\
	\PWM_2_2:PWMUDB:MODULE_9:b_2\
	\PWM_2_2:PWMUDB:MODULE_9:b_1\
	\PWM_2_2:PWMUDB:MODULE_9:b_0\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1996
	Net_1993
	\PWM_2_2:Net_113\
	\PWM_2_2:Net_107\
	\PWM_2_2:Net_114\

    Synthesized names
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 563 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1_1:PWMUDB:trig_out\ to one
Aliasing Net_124 to zero
Aliasing \PWM_1_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1_1:PWMUDB:min_kill_reg\\R\ to \PWM_1_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1_1:PWMUDB:dith_count_1\\R\ to \PWM_1_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1_1:PWMUDB:dith_count_0\\R\ to \PWM_1_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1_1:PWMUDB:final_kill_reg\\R\ to \PWM_1_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1_1:PWMUDB:cs_addr_0\ to \PWM_1_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__salida1_net_0 to one
Aliasing \PWM_1_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1_2:PWMUDB:trig_out\ to one
Aliasing Net_29 to zero
Aliasing \PWM_1_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_1_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1_2:PWMUDB:min_kill_reg\\R\ to \PWM_1_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1_2:PWMUDB:final_kill\ to one
Aliasing \PWM_1_2:PWMUDB:dith_count_1\\R\ to \PWM_1_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1_2:PWMUDB:dith_count_0\\R\ to \PWM_1_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1_2:PWMUDB:status_6\ to zero
Aliasing \PWM_1_2:PWMUDB:status_4\ to zero
Aliasing \PWM_1_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_1_2:PWMUDB:cmp1_status_reg\\R\ to \PWM_1_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1_2:PWMUDB:cmp2_status_reg\\R\ to \PWM_1_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1_2:PWMUDB:final_kill_reg\\R\ to \PWM_1_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1_2:PWMUDB:cs_addr_0\ to \PWM_1_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__salida1_2_net_0 to one
Aliasing tmpOE__pulsador1_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \ADC:vp_ctl_0\ to zero
Aliasing \ADC:vp_ctl_2\ to zero
Aliasing \ADC:vn_ctl_1\ to zero
Aliasing \ADC:vn_ctl_3\ to zero
Aliasing \ADC:vp_ctl_1\ to zero
Aliasing \ADC:vp_ctl_3\ to zero
Aliasing \ADC:vn_ctl_0\ to zero
Aliasing \ADC:vn_ctl_2\ to zero
Aliasing \ADC:soc\ to zero
Aliasing \ADC:Net_383\ to zero
Aliasing tmpOE__CYN70_1_net_0 to one
Aliasing tmpOE__pulsador2_net_0 to one
Aliasing Net_1182 to zero
Aliasing tmpOE__salida2_1_net_0 to one
Aliasing \PWM_2_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2_1:PWMUDB:trig_out\ to one
Aliasing \PWM_2_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_2_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2_1:PWMUDB:min_kill_reg\\R\ to \PWM_2_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2_1:PWMUDB:final_kill\ to one
Aliasing \PWM_2_1:PWMUDB:dith_count_1\\R\ to \PWM_2_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2_1:PWMUDB:dith_count_0\\R\ to \PWM_2_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2_1:PWMUDB:status_6\ to zero
Aliasing \PWM_2_1:PWMUDB:status_4\ to zero
Aliasing \PWM_2_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_2_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_2_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_2_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2_1:PWMUDB:final_kill_reg\\R\ to \PWM_2_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2_1:PWMUDB:cs_addr_0\ to \PWM_2_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_1220 to zero
Aliasing tmpOE__salida2_2_net_0 to one
Aliasing \PWM_2_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2_2:PWMUDB:trig_out\ to one
Aliasing \PWM_2_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_2_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2_2:PWMUDB:min_kill_reg\\R\ to \PWM_2_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2_2:PWMUDB:final_kill\ to one
Aliasing \PWM_2_2:PWMUDB:dith_count_1\\R\ to \PWM_2_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2_2:PWMUDB:dith_count_0\\R\ to \PWM_2_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_2_2:PWMUDB:cmp1_status_reg\\R\ to \PWM_2_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2_2:PWMUDB:cmp2_status_reg\\R\ to \PWM_2_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2_2:PWMUDB:final_kill_reg\\R\ to \PWM_2_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2_2:PWMUDB:cs_addr_0\ to \PWM_2_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__pulsador6_net_0 to one
Aliasing tmpOE__led_net_0 to one
Aliasing \PWM_1_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1_1:PWMUDB:prevCompare1\\D\ to \PWM_1_1:PWMUDB:pwm_temp\
Aliasing \PWM_1_1:PWMUDB:tc_i_reg\\D\ to \PWM_1_1:PWMUDB:status_2\
Aliasing \PWM_1_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1_2:PWMUDB:prevCompare1\\D\ to \PWM_1_2:PWMUDB:pwm_temp\
Aliasing \PWM_1_2:PWMUDB:tc_i_reg\\D\ to \PWM_1_2:PWMUDB:status_2\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_2_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_2_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_2_1:PWMUDB:prevCompare1\\D\ to \PWM_2_1:PWMUDB:pwm_temp\
Aliasing \PWM_2_1:PWMUDB:tc_i_reg\\D\ to \PWM_2_1:PWMUDB:status_2\
Aliasing \PWM_2_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_2_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_2_2:PWMUDB:prevCompare1\\D\ to \PWM_2_2:PWMUDB:pwm_temp\
Aliasing \PWM_2_2:PWMUDB:tc_i_reg\\D\ to \PWM_2_2:PWMUDB:status_2\
Removing Lhs of wire \PWM_1_1:PWMUDB:ctrl_enable\[16] = \PWM_1_1:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_1_1:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:hwEnable\[27] = \PWM_1_1:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_1_1:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \PWM_1_1:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_124[34] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:final_enable\[36] = \PWM_1_1:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_1_1:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_1\[289]
Removing Lhs of wire \PWM_1_1:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_0\[290]
Removing Lhs of wire \PWM_1_1:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \PWM_1_1:PWMUDB:status_5\[60] = \PWM_1_1:PWMUDB:final_kill_reg\[74]
Removing Lhs of wire \PWM_1_1:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \PWM_1_1:PWMUDB:status_3\[62] = \PWM_1_1:PWMUDB:fifo_full\[81]
Removing Rhs of wire \PWM_1_1:PWMUDB:status_1\[64] = \PWM_1_1:PWMUDB:cmp2_status_reg\[73]
Removing Rhs of wire \PWM_1_1:PWMUDB:status_0\[65] = \PWM_1_1:PWMUDB:cmp1_status_reg\[72]
Removing Lhs of wire \PWM_1_1:PWMUDB:cmp2_status\[70] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:cmp2\[71] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:cmp1_status_reg\\R\[75] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:cmp1_status_reg\\S\[76] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:cmp2_status_reg\\R\[77] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:cmp2_status_reg\\S\[78] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:final_kill_reg\\R\[79] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:final_kill_reg\\S\[80] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:cs_addr_2\[82] = \PWM_1_1:PWMUDB:tc_i\[38]
Removing Lhs of wire \PWM_1_1:PWMUDB:cs_addr_1\[83] = \PWM_1_1:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_1_1:PWMUDB:cs_addr_0\[84] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:compare1\[117] = \PWM_1_1:PWMUDB:cmp1_less\[88]
Removing Lhs of wire \PWM_1_1:PWMUDB:pwm1_i\[122] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:pwm2_i\[124] = zero[7]
Removing Rhs of wire \PWM_1_1:Net_96\[127] = \PWM_1_1:PWMUDB:pwm_i_reg\[119]
Removing Lhs of wire \PWM_1_1:PWMUDB:pwm_temp\[130] = \PWM_1_1:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_23\[171] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_22\[172] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_21\[173] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_20\[174] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_19\[175] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_18\[176] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_17\[177] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_16\[178] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_15\[179] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_14\[180] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_13\[181] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_12\[182] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_11\[183] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_10\[184] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_9\[185] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_8\[186] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_7\[187] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_6\[188] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_5\[189] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_4\[190] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_3\[191] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_2\[192] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_1\[193] = \PWM_1_1:PWMUDB:MODIN1_1\[194]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODIN1_1\[194] = \PWM_1_1:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:a_0\[195] = \PWM_1_1:PWMUDB:MODIN1_0\[196]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODIN1_0\[196] = \PWM_1_1:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[328] = one[4]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[329] = one[4]
Removing Rhs of wire Net_135[330] = \PWM_1_1:Net_96\[127]
Removing Lhs of wire tmpOE__salida1_net_0[338] = one[4]
Removing Lhs of wire \PWM_1_2:PWMUDB:ctrl_enable\[357] = \PWM_1_2:PWMUDB:control_7\[349]
Removing Lhs of wire \PWM_1_2:PWMUDB:hwCapture\[367] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:hwEnable\[368] = \PWM_1_2:PWMUDB:control_7\[349]
Removing Lhs of wire \PWM_1_2:PWMUDB:trig_out\[372] = one[4]
Removing Lhs of wire \PWM_1_2:PWMUDB:runmode_enable\\R\[374] = zero[7]
Removing Lhs of wire Net_29[375] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:runmode_enable\\S\[376] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:final_enable\[377] = \PWM_1_2:PWMUDB:runmode_enable\[373]
Removing Lhs of wire \PWM_1_2:PWMUDB:ltch_kill_reg\\R\[381] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:ltch_kill_reg\\S\[382] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:min_kill_reg\\R\[383] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:min_kill_reg\\S\[384] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:final_kill\[387] = one[4]
Removing Lhs of wire \PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_1\[391] = \PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_1\[630]
Removing Lhs of wire \PWM_1_2:PWMUDB:add_vi_vv_MODGEN_2_0\[393] = \PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_0\[631]
Removing Lhs of wire \PWM_1_2:PWMUDB:dith_count_1\\R\[394] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:dith_count_1\\S\[395] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:dith_count_0\\R\[396] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:dith_count_0\\S\[397] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:status_6\[400] = zero[7]
Removing Rhs of wire \PWM_1_2:PWMUDB:status_5\[401] = \PWM_1_2:PWMUDB:final_kill_reg\[415]
Removing Lhs of wire \PWM_1_2:PWMUDB:status_4\[402] = zero[7]
Removing Rhs of wire \PWM_1_2:PWMUDB:status_3\[403] = \PWM_1_2:PWMUDB:fifo_full\[422]
Removing Rhs of wire \PWM_1_2:PWMUDB:status_1\[405] = \PWM_1_2:PWMUDB:cmp2_status_reg\[414]
Removing Rhs of wire \PWM_1_2:PWMUDB:status_0\[406] = \PWM_1_2:PWMUDB:cmp1_status_reg\[413]
Removing Lhs of wire \PWM_1_2:PWMUDB:cmp2_status\[411] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:cmp2\[412] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:cmp1_status_reg\\R\[416] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:cmp1_status_reg\\S\[417] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:cmp2_status_reg\\R\[418] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:cmp2_status_reg\\S\[419] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:final_kill_reg\\R\[420] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:final_kill_reg\\S\[421] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:cs_addr_2\[423] = \PWM_1_2:PWMUDB:tc_i\[379]
Removing Lhs of wire \PWM_1_2:PWMUDB:cs_addr_1\[424] = \PWM_1_2:PWMUDB:runmode_enable\[373]
Removing Lhs of wire \PWM_1_2:PWMUDB:cs_addr_0\[425] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:compare1\[458] = \PWM_1_2:PWMUDB:cmp1_less\[429]
Removing Lhs of wire \PWM_1_2:PWMUDB:pwm1_i\[463] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:pwm2_i\[465] = zero[7]
Removing Rhs of wire \PWM_1_2:Net_96\[468] = \PWM_1_2:PWMUDB:pwm_i_reg\[460]
Removing Lhs of wire \PWM_1_2:PWMUDB:pwm_temp\[471] = \PWM_1_2:PWMUDB:cmp1\[409]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_23\[512] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_22\[513] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_21\[514] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_20\[515] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_19\[516] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_18\[517] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_17\[518] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_16\[519] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_15\[520] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_14\[521] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_13\[522] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_12\[523] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_11\[524] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_10\[525] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_9\[526] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_8\[527] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_7\[528] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_6\[529] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_5\[530] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_4\[531] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_3\[532] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_2\[533] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_1\[534] = \PWM_1_2:PWMUDB:MODIN2_1\[535]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODIN2_1\[535] = \PWM_1_2:PWMUDB:dith_count_1\[390]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:a_0\[536] = \PWM_1_2:PWMUDB:MODIN2_0\[537]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODIN2_0\[537] = \PWM_1_2:PWMUDB:dith_count_0\[392]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[669] = one[4]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[670] = one[4]
Removing Rhs of wire Net_1043[671] = \PWM_1_2:Net_96\[468]
Removing Lhs of wire tmpOE__salida1_2_net_0[679] = one[4]
Removing Lhs of wire tmpOE__pulsador1_net_0[685] = one[4]
Removing Lhs of wire \UART:Net_61\[692] = \UART:Net_9\[691]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[696] = zero[7]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[697] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[698] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[699] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[700] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[701] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[702] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[703] = zero[7]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[715] = \UART:BUART:tx_bitclk_dp\[751]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[761] = \UART:BUART:tx_counter_dp\[752]
Removing Lhs of wire \UART:BUART:tx_status_6\[762] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_5\[763] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_4\[764] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_1\[766] = \UART:BUART:tx_fifo_empty\[729]
Removing Lhs of wire \UART:BUART:tx_status_3\[768] = \UART:BUART:tx_fifo_notfull\[728]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[828] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[836] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[838] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[848]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[839] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[864]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[840] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[878]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[841] = \UART:BUART:sRX:s23Poll:MODIN3_1\[842]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[842] = \UART:BUART:pollcount_1\[834]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[843] = \UART:BUART:sRX:s23Poll:MODIN3_0\[844]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[844] = \UART:BUART:pollcount_0\[837]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[850] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[851] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[852] = \UART:BUART:pollcount_1\[834]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[853] = \UART:BUART:pollcount_1\[834]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[854] = \UART:BUART:pollcount_0\[837]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[855] = \UART:BUART:pollcount_0\[837]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[856] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[857] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[858] = \UART:BUART:pollcount_1\[834]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[859] = \UART:BUART:pollcount_0\[837]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[860] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[861] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[866] = \UART:BUART:pollcount_1\[834]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[867] = \UART:BUART:pollcount_1\[834]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[868] = \UART:BUART:pollcount_0\[837]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[869] = \UART:BUART:pollcount_0\[837]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[870] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[871] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[872] = \UART:BUART:pollcount_1\[834]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[873] = \UART:BUART:pollcount_0\[837]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[874] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[875] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_1\[882] = zero[7]
Removing Rhs of wire \UART:BUART:rx_status_2\[883] = \UART:BUART:rx_parity_error_status\[884]
Removing Rhs of wire \UART:BUART:rx_status_3\[885] = \UART:BUART:rx_stop_bit_error\[886]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[896] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[945]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[900] = \UART:BUART:sRX:MODULE_7:g1:a0:xneq\[967]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[901] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[902] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[903] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[904] = \UART:BUART:sRX:MODIN6_6\[905]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[905] = \UART:BUART:rx_count_6\[823]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[906] = \UART:BUART:sRX:MODIN6_5\[907]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[907] = \UART:BUART:rx_count_5\[824]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[908] = \UART:BUART:sRX:MODIN6_4\[909]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[909] = \UART:BUART:rx_count_4\[825]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[910] = \UART:BUART:sRX:MODIN6_3\[911]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[911] = \UART:BUART:rx_count_3\[826]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[912] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[913] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[914] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[915] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[916] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[917] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[918] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[919] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[920] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[921] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[922] = \UART:BUART:rx_count_6\[823]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[923] = \UART:BUART:rx_count_5\[824]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[924] = \UART:BUART:rx_count_4\[825]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[925] = \UART:BUART:rx_count_3\[826]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[926] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[927] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[928] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[929] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[930] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[931] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[932] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[947] = \UART:BUART:rx_postpoll\[782]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[948] = \UART:BUART:rx_parity_bit\[899]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[949] = \UART:BUART:rx_postpoll\[782]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[950] = \UART:BUART:rx_parity_bit\[899]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[951] = \UART:BUART:rx_postpoll\[782]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[952] = \UART:BUART:rx_parity_bit\[899]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[954] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[955] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[953]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[956] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[953]
Removing Lhs of wire tmpOE__Rx_1_net_0[978] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[983] = one[4]
Removing Lhs of wire \ADC:vp_ctl_0\[993] = zero[7]
Removing Lhs of wire \ADC:vp_ctl_2\[994] = zero[7]
Removing Lhs of wire \ADC:vn_ctl_1\[995] = zero[7]
Removing Lhs of wire \ADC:vn_ctl_3\[996] = zero[7]
Removing Lhs of wire \ADC:vp_ctl_1\[997] = zero[7]
Removing Lhs of wire \ADC:vp_ctl_3\[998] = zero[7]
Removing Lhs of wire \ADC:vn_ctl_0\[999] = zero[7]
Removing Lhs of wire \ADC:vn_ctl_2\[1000] = zero[7]
Removing Rhs of wire \ADC:Net_188\[1004] = \ADC:Net_221\[1005]
Removing Lhs of wire \ADC:soc\[1011] = zero[7]
Removing Lhs of wire \ADC:Net_383\[1037] = zero[7]
Removing Lhs of wire tmpOE__CYN70_1_net_0[1039] = one[4]
Removing Lhs of wire tmpOE__pulsador2_net_0[1045] = one[4]
Removing Lhs of wire Net_1182[1052] = zero[7]
Removing Lhs of wire tmpOE__salida2_1_net_0[1054] = one[4]
Removing Rhs of wire Net_1183[1055] = \PWM_2_1:Net_96\[1183]
Removing Rhs of wire Net_1183[1055] = \PWM_2_1:PWMUDB:pwm_i_reg\[1175]
Removing Lhs of wire \PWM_2_1:PWMUDB:ctrl_enable\[1073] = \PWM_2_1:PWMUDB:control_7\[1065]
Removing Lhs of wire \PWM_2_1:PWMUDB:hwCapture\[1083] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:hwEnable\[1084] = \PWM_2_1:PWMUDB:control_7\[1065]
Removing Lhs of wire \PWM_2_1:PWMUDB:trig_out\[1088] = one[4]
Removing Lhs of wire \PWM_2_1:PWMUDB:runmode_enable\\R\[1090] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:runmode_enable\\S\[1091] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:final_enable\[1092] = \PWM_2_1:PWMUDB:runmode_enable\[1089]
Removing Lhs of wire \PWM_2_1:PWMUDB:ltch_kill_reg\\R\[1096] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:ltch_kill_reg\\S\[1097] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:min_kill_reg\\R\[1098] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:min_kill_reg\\S\[1099] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:final_kill\[1102] = one[4]
Removing Lhs of wire \PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_1\[1106] = \PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_1\[1345]
Removing Lhs of wire \PWM_2_1:PWMUDB:add_vi_vv_MODGEN_8_0\[1108] = \PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_0\[1346]
Removing Lhs of wire \PWM_2_1:PWMUDB:dith_count_1\\R\[1109] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:dith_count_1\\S\[1110] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:dith_count_0\\R\[1111] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:dith_count_0\\S\[1112] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:status_6\[1115] = zero[7]
Removing Rhs of wire \PWM_2_1:PWMUDB:status_5\[1116] = \PWM_2_1:PWMUDB:final_kill_reg\[1130]
Removing Lhs of wire \PWM_2_1:PWMUDB:status_4\[1117] = zero[7]
Removing Rhs of wire \PWM_2_1:PWMUDB:status_3\[1118] = \PWM_2_1:PWMUDB:fifo_full\[1137]
Removing Rhs of wire \PWM_2_1:PWMUDB:status_1\[1120] = \PWM_2_1:PWMUDB:cmp2_status_reg\[1129]
Removing Rhs of wire \PWM_2_1:PWMUDB:status_0\[1121] = \PWM_2_1:PWMUDB:cmp1_status_reg\[1128]
Removing Lhs of wire \PWM_2_1:PWMUDB:cmp2_status\[1126] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:cmp2\[1127] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:cmp1_status_reg\\R\[1131] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:cmp1_status_reg\\S\[1132] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:cmp2_status_reg\\R\[1133] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:cmp2_status_reg\\S\[1134] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:final_kill_reg\\R\[1135] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:final_kill_reg\\S\[1136] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:cs_addr_2\[1138] = \PWM_2_1:PWMUDB:tc_i\[1094]
Removing Lhs of wire \PWM_2_1:PWMUDB:cs_addr_1\[1139] = \PWM_2_1:PWMUDB:runmode_enable\[1089]
Removing Lhs of wire \PWM_2_1:PWMUDB:cs_addr_0\[1140] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:compare1\[1173] = \PWM_2_1:PWMUDB:cmp1_less\[1144]
Removing Lhs of wire \PWM_2_1:PWMUDB:pwm1_i\[1178] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:pwm2_i\[1180] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:pwm_temp\[1186] = \PWM_2_1:PWMUDB:cmp1\[1124]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_23\[1227] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_22\[1228] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_21\[1229] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_20\[1230] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_19\[1231] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_18\[1232] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_17\[1233] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_16\[1234] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_15\[1235] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_14\[1236] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_13\[1237] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_12\[1238] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_11\[1239] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_10\[1240] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_9\[1241] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_8\[1242] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_7\[1243] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_6\[1244] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_5\[1245] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_4\[1246] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_3\[1247] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_2\[1248] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_1\[1249] = \PWM_2_1:PWMUDB:MODIN7_1\[1250]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODIN7_1\[1250] = \PWM_2_1:PWMUDB:dith_count_1\[1105]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:a_0\[1251] = \PWM_2_1:PWMUDB:MODIN7_0\[1252]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODIN7_0\[1252] = \PWM_2_1:PWMUDB:dith_count_0\[1107]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1384] = one[4]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1385] = one[4]
Removing Lhs of wire Net_1220[1393] = zero[7]
Removing Lhs of wire tmpOE__salida2_2_net_0[1395] = one[4]
Removing Rhs of wire Net_1221[1396] = \PWM_2_2:Net_96\[1524]
Removing Rhs of wire Net_1221[1396] = \PWM_2_2:PWMUDB:pwm_i_reg\[1516]
Removing Lhs of wire \PWM_2_2:PWMUDB:ctrl_enable\[1414] = \PWM_2_2:PWMUDB:control_7\[1406]
Removing Lhs of wire \PWM_2_2:PWMUDB:hwCapture\[1424] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:hwEnable\[1425] = \PWM_2_2:PWMUDB:control_7\[1406]
Removing Lhs of wire \PWM_2_2:PWMUDB:trig_out\[1429] = one[4]
Removing Lhs of wire \PWM_2_2:PWMUDB:runmode_enable\\R\[1431] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:runmode_enable\\S\[1432] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:final_enable\[1433] = \PWM_2_2:PWMUDB:runmode_enable\[1430]
Removing Lhs of wire \PWM_2_2:PWMUDB:ltch_kill_reg\\R\[1437] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:ltch_kill_reg\\S\[1438] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:min_kill_reg\\R\[1439] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:min_kill_reg\\S\[1440] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:final_kill\[1443] = one[4]
Removing Lhs of wire \PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_1\[1447] = \PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_1\[1686]
Removing Lhs of wire \PWM_2_2:PWMUDB:add_vi_vv_MODGEN_9_0\[1449] = \PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_0\[1687]
Removing Lhs of wire \PWM_2_2:PWMUDB:dith_count_1\\R\[1450] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:dith_count_1\\S\[1451] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:dith_count_0\\R\[1452] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:dith_count_0\\S\[1453] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:status_6\[1456] = zero[7]
Removing Rhs of wire \PWM_2_2:PWMUDB:status_5\[1457] = \PWM_2_2:PWMUDB:final_kill_reg\[1471]
Removing Lhs of wire \PWM_2_2:PWMUDB:status_4\[1458] = zero[7]
Removing Rhs of wire \PWM_2_2:PWMUDB:status_3\[1459] = \PWM_2_2:PWMUDB:fifo_full\[1478]
Removing Rhs of wire \PWM_2_2:PWMUDB:status_1\[1461] = \PWM_2_2:PWMUDB:cmp2_status_reg\[1470]
Removing Rhs of wire \PWM_2_2:PWMUDB:status_0\[1462] = \PWM_2_2:PWMUDB:cmp1_status_reg\[1469]
Removing Lhs of wire \PWM_2_2:PWMUDB:cmp2_status\[1467] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:cmp2\[1468] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:cmp1_status_reg\\R\[1472] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:cmp1_status_reg\\S\[1473] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:cmp2_status_reg\\R\[1474] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:cmp2_status_reg\\S\[1475] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:final_kill_reg\\R\[1476] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:final_kill_reg\\S\[1477] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:cs_addr_2\[1479] = \PWM_2_2:PWMUDB:tc_i\[1435]
Removing Lhs of wire \PWM_2_2:PWMUDB:cs_addr_1\[1480] = \PWM_2_2:PWMUDB:runmode_enable\[1430]
Removing Lhs of wire \PWM_2_2:PWMUDB:cs_addr_0\[1481] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:compare1\[1514] = \PWM_2_2:PWMUDB:cmp1_less\[1485]
Removing Lhs of wire \PWM_2_2:PWMUDB:pwm1_i\[1519] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:pwm2_i\[1521] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:pwm_temp\[1527] = \PWM_2_2:PWMUDB:cmp1\[1465]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_23\[1568] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_22\[1569] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_21\[1570] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_20\[1571] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_19\[1572] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_18\[1573] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_17\[1574] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_16\[1575] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_15\[1576] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_14\[1577] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_13\[1578] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_12\[1579] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_11\[1580] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_10\[1581] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_9\[1582] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_8\[1583] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_7\[1584] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_6\[1585] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_5\[1586] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_4\[1587] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_3\[1588] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_2\[1589] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_1\[1590] = \PWM_2_2:PWMUDB:MODIN8_1\[1591]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODIN8_1\[1591] = \PWM_2_2:PWMUDB:dith_count_1\[1446]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:a_0\[1592] = \PWM_2_2:PWMUDB:MODIN8_0\[1593]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODIN8_0\[1593] = \PWM_2_2:PWMUDB:dith_count_0\[1448]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1725] = one[4]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1726] = one[4]
Removing Lhs of wire tmpOE__pulsador6_net_0[1733] = one[4]
Removing Lhs of wire tmpOE__led_net_0[1739] = one[4]
Removing Lhs of wire \PWM_1_1:PWMUDB:min_kill_reg\\D\[1744] = one[4]
Removing Lhs of wire \PWM_1_1:PWMUDB:prevCapture\\D\[1745] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:trig_last\\D\[1746] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:ltch_kill_reg\\D\[1749] = one[4]
Removing Lhs of wire \PWM_1_1:PWMUDB:prevCompare1\\D\[1752] = \PWM_1_1:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_1_1:PWMUDB:cmp1_status_reg\\D\[1753] = \PWM_1_1:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \PWM_1_1:PWMUDB:cmp2_status_reg\\D\[1754] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:pwm_i_reg\\D\[1756] = \PWM_1_1:PWMUDB:pwm_i\[120]
Removing Lhs of wire \PWM_1_1:PWMUDB:pwm1_i_reg\\D\[1757] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:pwm2_i_reg\\D\[1758] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:tc_i_reg\\D\[1759] = \PWM_1_1:PWMUDB:status_2\[63]
Removing Lhs of wire \PWM_1_2:PWMUDB:min_kill_reg\\D\[1760] = one[4]
Removing Lhs of wire \PWM_1_2:PWMUDB:prevCapture\\D\[1761] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:trig_last\\D\[1762] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:ltch_kill_reg\\D\[1765] = one[4]
Removing Lhs of wire \PWM_1_2:PWMUDB:prevCompare1\\D\[1768] = \PWM_1_2:PWMUDB:cmp1\[409]
Removing Lhs of wire \PWM_1_2:PWMUDB:cmp1_status_reg\\D\[1769] = \PWM_1_2:PWMUDB:cmp1_status\[410]
Removing Lhs of wire \PWM_1_2:PWMUDB:cmp2_status_reg\\D\[1770] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:pwm_i_reg\\D\[1772] = \PWM_1_2:PWMUDB:pwm_i\[461]
Removing Lhs of wire \PWM_1_2:PWMUDB:pwm1_i_reg\\D\[1773] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:pwm2_i_reg\\D\[1774] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:tc_i_reg\\D\[1775] = \PWM_1_2:PWMUDB:status_2\[404]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1776] = zero[7]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1791] = \UART:BUART:rx_bitclk_pre\[817]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1800] = \UART:BUART:rx_parity_error_pre\[894]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1801] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:min_kill_reg\\D\[1805] = one[4]
Removing Lhs of wire \PWM_2_1:PWMUDB:prevCapture\\D\[1806] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:trig_last\\D\[1807] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:ltch_kill_reg\\D\[1810] = one[4]
Removing Lhs of wire \PWM_2_1:PWMUDB:prevCompare1\\D\[1813] = \PWM_2_1:PWMUDB:cmp1\[1124]
Removing Lhs of wire \PWM_2_1:PWMUDB:cmp1_status_reg\\D\[1814] = \PWM_2_1:PWMUDB:cmp1_status\[1125]
Removing Lhs of wire \PWM_2_1:PWMUDB:cmp2_status_reg\\D\[1815] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:pwm_i_reg\\D\[1817] = \PWM_2_1:PWMUDB:pwm_i\[1176]
Removing Lhs of wire \PWM_2_1:PWMUDB:pwm1_i_reg\\D\[1818] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:pwm2_i_reg\\D\[1819] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:tc_i_reg\\D\[1820] = \PWM_2_1:PWMUDB:status_2\[1119]
Removing Lhs of wire \PWM_2_2:PWMUDB:min_kill_reg\\D\[1821] = one[4]
Removing Lhs of wire \PWM_2_2:PWMUDB:prevCapture\\D\[1822] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:trig_last\\D\[1823] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:ltch_kill_reg\\D\[1826] = one[4]
Removing Lhs of wire \PWM_2_2:PWMUDB:prevCompare1\\D\[1829] = \PWM_2_2:PWMUDB:cmp1\[1465]
Removing Lhs of wire \PWM_2_2:PWMUDB:cmp1_status_reg\\D\[1830] = \PWM_2_2:PWMUDB:cmp1_status\[1466]
Removing Lhs of wire \PWM_2_2:PWMUDB:cmp2_status_reg\\D\[1831] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:pwm_i_reg\\D\[1833] = \PWM_2_2:PWMUDB:pwm_i\[1517]
Removing Lhs of wire \PWM_2_2:PWMUDB:pwm1_i_reg\\D\[1834] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:pwm2_i_reg\\D\[1835] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:tc_i_reg\\D\[1836] = \PWM_2_2:PWMUDB:status_2\[1460]

------------------------------------------------------
Aliased 0 equations, 443 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1_1:PWMUDB:cmp1\ <= (\PWM_1_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1_1:PWMUDB:dith_count_1\ and \PWM_1_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:cmp1\' (cost = 0):
\PWM_1_2:PWMUDB:cmp1\ <= (\PWM_1_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_1_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1_2:PWMUDB:dith_count_1\ and \PWM_1_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:cmp1\' (cost = 0):
\PWM_2_1:PWMUDB:cmp1\ <= (\PWM_2_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_2_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2_1:PWMUDB:dith_count_1\ and \PWM_2_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2_2:PWMUDB:cmp1\ <= (\PWM_2_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_2_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2_2:PWMUDB:dith_count_1\ and \PWM_2_2:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1_1:PWMUDB:dith_count_0\ and \PWM_1_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1_1:PWMUDB:dith_count_1\ and \PWM_1_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_1_2:PWMUDB:dith_count_0\ and \PWM_1_2:PWMUDB:dith_count_1\)
	OR (not \PWM_1_2:PWMUDB:dith_count_1\ and \PWM_1_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_2_1:PWMUDB:dith_count_0\ and \PWM_2_1:PWMUDB:dith_count_1\)
	OR (not \PWM_2_1:PWMUDB:dith_count_1\ and \PWM_2_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_2_2:PWMUDB:dith_count_0\ and \PWM_2_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2_2:PWMUDB:dith_count_1\ and \PWM_2_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_459 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_459 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_459 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_459 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_459 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 129 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_2_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_1_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_2_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2_2:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_1_1:PWMUDB:final_capture\[86] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[299] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[309] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[319] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:final_capture\[427] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[640] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[650] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[660] = zero[7]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[781] = \UART:BUART:rx_bitclk\[829]
Removing Lhs of wire \UART:BUART:rx_status_0\[880] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_6\[889] = zero[7]
Removing Lhs of wire \ADC:Net_188\[1004] = \ADC:Net_385\[1002]
Removing Lhs of wire \PWM_2_1:PWMUDB:final_capture\[1142] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1355] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1365] = zero[7]
Removing Lhs of wire \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1375] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:final_capture\[1483] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1696] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1706] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1716] = zero[7]
Removing Lhs of wire \PWM_1_1:PWMUDB:runmode_enable\\D\[1747] = \PWM_1_1:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_1_1:PWMUDB:final_kill_reg\\D\[1755] = zero[7]
Removing Lhs of wire \PWM_1_2:PWMUDB:runmode_enable\\D\[1763] = \PWM_1_2:PWMUDB:control_7\[349]
Removing Lhs of wire \PWM_1_2:PWMUDB:final_kill_reg\\D\[1771] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1783] = \UART:BUART:tx_ctrl_mark_last\[772]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1795] = zero[7]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1796] = zero[7]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1798] = zero[7]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1799] = \UART:BUART:rx_markspace_pre\[893]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1804] = \UART:BUART:rx_parity_bit\[899]
Removing Lhs of wire \PWM_2_1:PWMUDB:runmode_enable\\D\[1808] = \PWM_2_1:PWMUDB:control_7\[1065]
Removing Lhs of wire \PWM_2_1:PWMUDB:final_kill_reg\\D\[1816] = zero[7]
Removing Lhs of wire \PWM_2_2:PWMUDB:runmode_enable\\D\[1824] = \PWM_2_2:PWMUDB:control_7\[1406]
Removing Lhs of wire \PWM_2_2:PWMUDB:final_kill_reg\\D\[1832] = zero[7]

------------------------------------------------------
Aliased 0 equations, 34 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_459 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_459 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.794ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 16 February 2020 13:21:19
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\motores\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=2, Signal=\ADC:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Reloj_1'. Fanout=1, Signal=Net_125
    Digital Clock 2: Automatic-assigning  clock 'Reloj_4'. Fanout=1, Signal=Net_1218
    Digital Clock 3: Automatic-assigning  clock 'Reloj_3'. Fanout=1, Signal=Net_1180
    Digital Clock 4: Automatic-assigning  clock 'Reloj_2'. Fanout=1, Signal=Net_30
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Reloj_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Reloj_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Reloj_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Reloj_2, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Reloj_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Reloj_3, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Reloj_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Reloj_4, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = salida1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => salida1(0)__PA ,
            pin_input => Net_135 ,
            pad => salida1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = salida1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => salida1_2(0)__PA ,
            pin_input => Net_1043 ,
            pad => salida1_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pulsador1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pulsador1(0)__PA ,
            pad => pulsador1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_459 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_454 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CYN70_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CYN70_1(0)__PA ,
            analog_term => Net_730 ,
            pad => CYN70_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pulsador2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pulsador2(0)__PA ,
            pad => pulsador2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = salida2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => salida2_1(0)__PA ,
            pin_input => Net_1183 ,
            pad => salida2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = salida2_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => salida2_2(0)__PA ,
            pin_input => Net_1221 ,
            pad => salida2_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pulsador6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pulsador6(0)__PA ,
            pad => pulsador6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led(0)__PA ,
            pad => led(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_1_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_1:PWMUDB:runmode_enable\ * \PWM_1_1:PWMUDB:tc_i\
        );
        Output = \PWM_1_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_1_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_2:PWMUDB:runmode_enable\ * \PWM_1_2:PWMUDB:tc_i\
        );
        Output = \PWM_1_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_454, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_454 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_459 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_2_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_1:PWMUDB:runmode_enable\ * \PWM_2_1:PWMUDB:tc_i\
        );
        Output = \PWM_2_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_2:PWMUDB:runmode_enable\ * \PWM_2_2:PWMUDB:tc_i\
        );
        Output = \PWM_2_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_1_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_1:PWMUDB:control_7\
        );
        Output = \PWM_1_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1_1:PWMUDB:prevCompare1\ * \PWM_1_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_135, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_1:PWMUDB:runmode_enable\ * \PWM_1_1:PWMUDB:cmp1_less\
        );
        Output = Net_135 (fanout=1)

    MacroCell: Name=\PWM_1_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_30) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_2:PWMUDB:control_7\
        );
        Output = \PWM_1_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_30) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_30) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1_2:PWMUDB:prevCompare1\ * \PWM_1_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1043, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_30) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_2:PWMUDB:runmode_enable\ * \PWM_1_2:PWMUDB:cmp1_less\
        );
        Output = Net_1043 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_459
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_459 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_459 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_459
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_459 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_459 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_459
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_459
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_2_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_1:PWMUDB:control_7\
        );
        Output = \PWM_2_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_2_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_2_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2_1:PWMUDB:prevCompare1\ * \PWM_2_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_2_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1183, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_1:PWMUDB:runmode_enable\ * \PWM_2_1:PWMUDB:cmp1_less\
        );
        Output = Net_1183 (fanout=1)

    MacroCell: Name=\PWM_2_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_2:PWMUDB:control_7\
        );
        Output = \PWM_2_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_2_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2_2:PWMUDB:prevCompare1\ * \PWM_2_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1221, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_2:PWMUDB:runmode_enable\ * \PWM_2_2:PWMUDB:cmp1_less\
        );
        Output = Net_1221 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_125 ,
            cs_addr_2 => \PWM_1_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_30 ,
            cs_addr_2 => \PWM_1_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_2_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1180 ,
            cs_addr_2 => \PWM_2_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_2_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1218 ,
            cs_addr_2 => \PWM_2_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_125 ,
            status_3 => \PWM_1_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_30 ,
            status_3 => \PWM_1_2:PWMUDB:status_3\ ,
            status_2 => \PWM_1_2:PWMUDB:status_2\ ,
            status_0 => \PWM_1_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1180 ,
            status_3 => \PWM_2_1:PWMUDB:status_3\ ,
            status_2 => \PWM_2_1:PWMUDB:status_2\ ,
            status_0 => \PWM_2_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1218 ,
            status_3 => \PWM_2_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_125 ,
            control_7 => \PWM_1_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_30 ,
            control_7 => \PWM_1_2:PWMUDB:control_7\ ,
            control_6 => \PWM_1_2:PWMUDB:control_6\ ,
            control_5 => \PWM_1_2:PWMUDB:control_5\ ,
            control_4 => \PWM_1_2:PWMUDB:control_4\ ,
            control_3 => \PWM_1_2:PWMUDB:control_3\ ,
            control_2 => \PWM_1_2:PWMUDB:control_2\ ,
            control_1 => \PWM_1_2:PWMUDB:control_1\ ,
            control_0 => \PWM_1_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1180 ,
            control_7 => \PWM_2_1:PWMUDB:control_7\ ,
            control_6 => \PWM_2_1:PWMUDB:control_6\ ,
            control_5 => \PWM_2_1:PWMUDB:control_5\ ,
            control_4 => \PWM_2_1:PWMUDB:control_4\ ,
            control_3 => \PWM_2_1:PWMUDB:control_3\ ,
            control_2 => \PWM_2_1:PWMUDB:control_2\ ,
            control_1 => \PWM_2_1:PWMUDB:control_1\ ,
            control_0 => \PWM_2_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1218 ,
            control_7 => \PWM_2_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_733 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   14 :   34 :   48 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   44 :  148 :  192 : 22.92 %
  Unique P-terms              :   64 :  320 :  384 : 16.67 %
  Total P-terms               :   73 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.133ms
Tech Mapping phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : CYN70_1(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : led(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : pulsador1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pulsador2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : pulsador6(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : salida1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : salida1_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : salida2_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : salida2_2(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : CYN70_1(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : led(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : pulsador1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pulsador2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : pulsador6(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : salida1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : salida1_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : salida2_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : salida2_2(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.400ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_730 {
    sar_0_vplus
    agl0_x_sar_0_vplus
    agl0
    agl0_x_p2_0
    p2_0
  }
  Net: \ADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:Net_209\ {
  }
  Net: \ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_730
  agl0_x_sar_0_vplus                               -> Net_730
  agl0                                             -> Net_730
  agl0_x_p2_0                                      -> Net_730
  p2_0                                             -> Net_730
  sar_0_vrefhi                                     -> \ADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:Net_126\
  sar_0_vminus                                     -> \ADC:Net_126\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_0_vref                                       -> \ADC:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.44
                   Pterms :            4.19
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       8.88 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_1:PWMUDB:control_7\
        );
        Output = \PWM_2_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_2_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_2_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2_1:PWMUDB:prevCompare1\ * \PWM_2_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_2_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1183, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_1:PWMUDB:runmode_enable\ * \PWM_2_1:PWMUDB:cmp1_less\
        );
        Output = Net_1183 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_2_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1180 ,
        control_7 => \PWM_2_1:PWMUDB:control_7\ ,
        control_6 => \PWM_2_1:PWMUDB:control_6\ ,
        control_5 => \PWM_2_1:PWMUDB:control_5\ ,
        control_4 => \PWM_2_1:PWMUDB:control_4\ ,
        control_3 => \PWM_2_1:PWMUDB:control_3\ ,
        control_2 => \PWM_2_1:PWMUDB:control_2\ ,
        control_1 => \PWM_2_1:PWMUDB:control_1\ ,
        control_0 => \PWM_2_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_135, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_1:PWMUDB:runmode_enable\ * \PWM_1_1:PWMUDB:cmp1_less\
        );
        Output = Net_135 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_1:PWMUDB:control_7\
        );
        Output = \PWM_1_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_1:PWMUDB:runmode_enable\ * \PWM_1_1:PWMUDB:tc_i\
        );
        Output = \PWM_1_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1_1:PWMUDB:prevCompare1\ * \PWM_1_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_125 ,
        cs_addr_2 => \PWM_1_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_125 ,
        status_3 => \PWM_1_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_125 ,
        control_7 => \PWM_1_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1043, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_30) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_2:PWMUDB:runmode_enable\ * \PWM_1_2:PWMUDB:cmp1_less\
        );
        Output = Net_1043 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_30) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_2:PWMUDB:control_7\
        );
        Output = \PWM_1_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_2:PWMUDB:runmode_enable\ * \PWM_1_2:PWMUDB:tc_i\
        );
        Output = \PWM_1_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_30) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_30) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1_2:PWMUDB:prevCompare1\ * \PWM_1_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_30 ,
        cs_addr_2 => \PWM_1_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_30 ,
        status_3 => \PWM_1_2:PWMUDB:status_3\ ,
        status_2 => \PWM_1_2:PWMUDB:status_2\ ,
        status_0 => \PWM_1_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_30 ,
        control_7 => \PWM_1_2:PWMUDB:control_7\ ,
        control_6 => \PWM_1_2:PWMUDB:control_6\ ,
        control_5 => \PWM_1_2:PWMUDB:control_5\ ,
        control_4 => \PWM_1_2:PWMUDB:control_4\ ,
        control_3 => \PWM_1_2:PWMUDB:control_3\ ,
        control_2 => \PWM_1_2:PWMUDB:control_2\ ,
        control_1 => \PWM_1_2:PWMUDB:control_1\ ,
        control_0 => \PWM_1_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2_2:PWMUDB:prevCompare1\ * \PWM_2_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1221, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_2:PWMUDB:runmode_enable\ * \PWM_2_2:PWMUDB:cmp1_less\
        );
        Output = Net_1221 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1218) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_2:PWMUDB:control_7\
        );
        Output = \PWM_2_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_2_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_2:PWMUDB:runmode_enable\ * \PWM_2_2:PWMUDB:tc_i\
        );
        Output = \PWM_2_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_2_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1218 ,
        cs_addr_2 => \PWM_2_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_2_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1218 ,
        status_3 => \PWM_2_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_2_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1218 ,
        control_7 => \PWM_2_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_459
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2_1:PWMUDB:runmode_enable\ * \PWM_2_1:PWMUDB:tc_i\
        );
        Output = \PWM_2_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_459
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_459
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_459 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1180 ,
        cs_addr_2 => \PWM_2_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_2_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1180 ,
        status_3 => \PWM_2_1:PWMUDB:status_3\ ,
        status_2 => \PWM_2_1:PWMUDB:status_2\ ,
        status_0 => \PWM_2_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_459 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_459
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_459 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_459 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_459 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_454, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_454 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_733 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = pulsador2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pulsador2(0)__PA ,
        pad => pulsador2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = pulsador6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pulsador6(0)__PA ,
        pad => pulsador6(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = salida2_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => salida2_2(0)__PA ,
        pin_input => Net_1221 ,
        pad => salida2_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = salida2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => salida2_1(0)__PA ,
        pin_input => Net_1183 ,
        pad => salida2_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = salida1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => salida1_2(0)__PA ,
        pin_input => Net_1043 ,
        pad => salida1_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = salida1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => salida1(0)__PA ,
        pin_input => Net_135 ,
        pad => salida1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = CYN70_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CYN70_1(0)__PA ,
        analog_term => Net_730 ,
        pad => CYN70_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led(0)__PA ,
        pad => led(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = pulsador1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pulsador1(0)__PA ,
        pad => pulsador1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_459 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_454 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC:Net_385\ ,
            aclk_0 => \ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_381\ ,
            clk_a_dig_0 => \ADC:Net_381_local\ ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ ,
            dclk_glb_1 => Net_125 ,
            dclk_1 => Net_125_local ,
            dclk_glb_2 => Net_1218 ,
            dclk_2 => Net_1218_local ,
            dclk_glb_3 => Net_1180 ,
            dclk_3 => Net_1180_local ,
            dclk_glb_4 => Net_30 ,
            dclk_4 => Net_30_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_730 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_209\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clock => \ADC:Net_385\ ,
            pump_clock => \ADC:Net_385\ ,
            irq => \ADC:Net_252\ ,
            next => Net_736 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_733 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+----------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL | pulsador2(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL | pulsador6(0) | 
-----+-----+-------+-----------+------------------+--------------+----------------
   1 |   4 |     * |      NONE |         CMOS_OUT | salida2_2(0) | In(Net_1221)
     |   5 |     * |      NONE |         CMOS_OUT | salida2_1(0) | In(Net_1183)
     |   6 |     * |      NONE |         CMOS_OUT | salida1_2(0) | In(Net_1043)
     |   7 |     * |      NONE |         CMOS_OUT |   salida1(0) | In(Net_135)
-----+-----+-------+-----------+------------------+--------------+----------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |   CYN70_1(0) | Analog(Net_730)
     |   1 |     * |      NONE |         CMOS_OUT |       led(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL | pulsador1(0) | 
-----+-----+-------+-----------+------------------+--------------+----------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |      Rx_1(0) | FB(Net_459)
     |   7 |     * |      NONE |         CMOS_OUT |      Tx_1(0) | In(Net_454)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.039ms
Digital Placement phase: Elapsed time ==> 1s.361ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.606ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.169ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.323ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.575ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.575ms
API generation phase: Elapsed time ==> 1s.143ms
Dependency generation phase: Elapsed time ==> 0s.007ms
Cleanup phase: Elapsed time ==> 0s.000ms
