{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 15:26:07 2024 " "Info: Processing started: Thu May 30 15:26:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scankdpp4 -c scankdpp4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scankdpp4 -c scankdpp4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keybpg:key\|keyps4:u3\|stk\[0\] " "Info: Detected ripple clock \"keybpg:key\|keyps4:u3\|stk\[0\]\" as buffer" {  } { { "keyps4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/keyps4.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keybpg:key\|keyps4:u3\|stk\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register keybpg:key\|debounceg:u0\|count\[10\] register keybpg:key\|datalt\[3\] 135.96 MHz 7.355 ns Internal " "Info: Clock \"clk\" has Internal fmax of 135.96 MHz between source register \"keybpg:key\|debounceg:u0\|count\[10\]\" and destination register \"keybpg:key\|datalt\[3\]\" (period= 7.355 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.094 ns + Longest register register " "Info: + Longest register to register delay is 7.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keybpg:key\|debounceg:u0\|count\[10\] 1 REG LC_X49_Y11_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X49_Y11_N2; Fanout = 4; REG Node = 'keybpg:key\|debounceg:u0\|count\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keybpg:key|debounceg:u0|count[10] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.590 ns) 1.125 ns keybpg:key\|debounceg:u0\|Equal1~2 2 COMB LC_X49_Y11_N9 1 " "Info: 2: + IC(0.535 ns) + CELL(0.590 ns) = 1.125 ns; Loc. = LC_X49_Y11_N9; Fanout = 1; COMB Node = 'keybpg:key\|debounceg:u0\|Equal1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { keybpg:key|debounceg:u0|count[10] keybpg:key|debounceg:u0|Equal1~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.590 ns) 2.782 ns keybpg:key\|debounceg:u0\|Equal1~4 3 COMB LC_X49_Y12_N0 4 " "Info: 3: + IC(1.067 ns) + CELL(0.590 ns) = 2.782 ns; Loc. = LC_X49_Y12_N0; Fanout = 4; COMB Node = 'keybpg:key\|debounceg:u0\|Equal1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { keybpg:key|debounceg:u0|Equal1~2 keybpg:key|debounceg:u0|Equal1~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.292 ns) 4.572 ns keybpg:key\|debounceg:u0\|Equal1~5 4 COMB LC_X52_Y16_N0 4 " "Info: 4: + IC(1.498 ns) + CELL(0.292 ns) = 4.572 ns; Loc. = LC_X52_Y16_N0; Fanout = 4; COMB Node = 'keybpg:key\|debounceg:u0\|Equal1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { keybpg:key|debounceg:u0|Equal1~4 keybpg:key|debounceg:u0|Equal1~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.655 ns) + CELL(0.867 ns) 7.094 ns keybpg:key\|datalt\[3\] 5 REG LC_X52_Y10_N5 2 " "Info: 5: + IC(1.655 ns) + CELL(0.867 ns) = 7.094 ns; Loc. = LC_X52_Y10_N5; Fanout = 2; REG Node = 'keybpg:key\|datalt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { keybpg:key|debounceg:u0|Equal1~5 keybpg:key|datalt[3] } "NODE_NAME" } } { "keybpg.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/keybpg.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.339 ns ( 32.97 % ) " "Info: Total cell delay = 2.339 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 67.03 % ) " "Info: Total interconnect delay = 4.755 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { keybpg:key|debounceg:u0|count[10] keybpg:key|debounceg:u0|Equal1~2 keybpg:key|debounceg:u0|Equal1~4 keybpg:key|debounceg:u0|Equal1~5 keybpg:key|datalt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.094 ns" { keybpg:key|debounceg:u0|count[10] {} keybpg:key|debounceg:u0|Equal1~2 {} keybpg:key|debounceg:u0|Equal1~4 {} keybpg:key|debounceg:u0|Equal1~5 {} keybpg:key|datalt[3] {} } { 0.000ns 0.535ns 1.067ns 1.498ns 1.655ns } { 0.000ns 0.590ns 0.590ns 0.292ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns keybpg:key\|datalt\[3\] 2 REG LC_X52_Y10_N5 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X52_Y10_N5; Fanout = 2; REG Node = 'keybpg:key\|datalt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk keybpg:key|datalt[3] } "NODE_NAME" } } { "keybpg.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/keybpg.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk keybpg:key|datalt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} keybpg:key|datalt[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns keybpg:key\|debounceg:u0\|count\[10\] 2 REG LC_X49_Y11_N2 4 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X49_Y11_N2; Fanout = 4; REG Node = 'keybpg:key\|debounceg:u0\|count\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk keybpg:key|debounceg:u0|count[10] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk keybpg:key|debounceg:u0|count[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} keybpg:key|debounceg:u0|count[10] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk keybpg:key|datalt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} keybpg:key|datalt[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk keybpg:key|debounceg:u0|count[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} keybpg:key|debounceg:u0|count[10] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "debounceg.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/debounceg.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "keybpg.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/keybpg.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { keybpg:key|debounceg:u0|count[10] keybpg:key|debounceg:u0|Equal1~2 keybpg:key|debounceg:u0|Equal1~4 keybpg:key|debounceg:u0|Equal1~5 keybpg:key|datalt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.094 ns" { keybpg:key|debounceg:u0|count[10] {} keybpg:key|debounceg:u0|Equal1~2 {} keybpg:key|debounceg:u0|Equal1~4 {} keybpg:key|debounceg:u0|Equal1~5 {} keybpg:key|datalt[3] {} } { 0.000ns 0.535ns 1.067ns 1.498ns 1.655ns } { 0.000ns 0.590ns 0.590ns 0.292ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk keybpg:key|datalt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} keybpg:key|datalt[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk keybpg:key|debounceg:u0|count[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} keybpg:key|debounceg:u0|count[10] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keybpg:key\|debounceg:u0\|count\[8\] colk\[0\] clk 8.814 ns register " "Info: tsu for register \"keybpg:key\|debounceg:u0\|count\[8\]\" (data pin = \"colk\[0\]\", clock pin = \"clk\") is 8.814 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.888 ns + Longest pin register " "Info: + Longest pin to register delay is 11.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns colk\[0\] 1 PIN PIN_173 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 1; PIN Node = 'colk\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { colk[0] } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.520 ns) + CELL(0.590 ns) 7.579 ns keybpg:key\|sel4:u1\|Mux0~0 2 COMB LC_X52_Y16_N8 1 " "Info: 2: + IC(5.520 ns) + CELL(0.590 ns) = 7.579 ns; Loc. = LC_X52_Y16_N8; Fanout = 1; COMB Node = 'keybpg:key\|sel4:u1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { colk[0] keybpg:key|sel4:u1|Mux0~0 } "NODE_NAME" } } { "sel4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.875 ns keybpg:key\|sel4:u1\|Mux0~1 3 COMB LC_X52_Y16_N9 21 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 7.875 ns; Loc. = LC_X52_Y16_N9; Fanout = 21; COMB Node = 'keybpg:key\|sel4:u1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { keybpg:key|sel4:u1|Mux0~0 keybpg:key|sel4:u1|Mux0~1 } "NODE_NAME" } } { "sel4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.114 ns) 9.774 ns keybpg:key\|debounceg:u0\|count\[0\]~64 4 COMB LC_X49_Y12_N1 16 " "Info: 4: + IC(1.785 ns) + CELL(0.114 ns) = 9.774 ns; Loc. = LC_X49_Y12_N1; Fanout = 16; COMB Node = 'keybpg:key\|debounceg:u0\|count\[0\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { keybpg:key|sel4:u1|Mux0~1 keybpg:key|debounceg:u0|count[0]~64 } "NODE_NAME" } } { "debounceg.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.867 ns) 11.888 ns keybpg:key\|debounceg:u0\|count\[8\] 5 REG LC_X49_Y11_N0 4 " "Info: 5: + IC(1.247 ns) + CELL(0.867 ns) = 11.888 ns; Loc. = LC_X49_Y11_N0; Fanout = 4; REG Node = 'keybpg:key\|debounceg:u0\|count\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { keybpg:key|debounceg:u0|count[0]~64 keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.154 ns ( 26.53 % ) " "Info: Total cell delay = 3.154 ns ( 26.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.734 ns ( 73.47 % ) " "Info: Total interconnect delay = 8.734 ns ( 73.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.888 ns" { colk[0] keybpg:key|sel4:u1|Mux0~0 keybpg:key|sel4:u1|Mux0~1 keybpg:key|debounceg:u0|count[0]~64 keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.888 ns" { colk[0] {} colk[0]~out0 {} keybpg:key|sel4:u1|Mux0~0 {} keybpg:key|sel4:u1|Mux0~1 {} keybpg:key|debounceg:u0|count[0]~64 {} keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 5.520ns 0.182ns 1.785ns 1.247ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "debounceg.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/debounceg.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.111 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns keybpg:key\|debounceg:u0\|count\[8\] 2 REG LC_X49_Y11_N0 4 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X49_Y11_N0; Fanout = 4; REG Node = 'keybpg:key\|debounceg:u0\|count\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.888 ns" { colk[0] keybpg:key|sel4:u1|Mux0~0 keybpg:key|sel4:u1|Mux0~1 keybpg:key|debounceg:u0|count[0]~64 keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.888 ns" { colk[0] {} colk[0]~out0 {} keybpg:key|sel4:u1|Mux0~0 {} keybpg:key|sel4:u1|Mux0~1 {} keybpg:key|debounceg:u0|count[0]~64 {} keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 5.520ns 0.182ns 1.785ns 1.247ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk s\[2\] sftd15:sft\|dataq\[3\] 22.877 ns register " "Info: tco from clock \"clk\" to destination pin \"s\[2\]\" through register \"sftd15:sft\|dataq\[3\]\" is 22.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.050 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns keybpg:key\|keyps4:u3\|stk\[0\] 2 REG LC_X11_Y13_N4 23 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X11_Y13_N4; Fanout = 23; REG Node = 'keybpg:key\|keyps4:u3\|stk\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { clk keybpg:key|keyps4:u3|stk[0] } "NODE_NAME" } } { "keyps4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/keyps4.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.904 ns) + CELL(0.711 ns) 8.050 ns sftd15:sft\|dataq\[3\] 3 REG LC_X51_Y12_N0 3 " "Info: 3: + IC(3.904 ns) + CELL(0.711 ns) = 8.050 ns; Loc. = LC_X51_Y12_N0; Fanout = 3; REG Node = 'sftd15:sft\|dataq\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.615 ns" { keybpg:key|keyps4:u3|stk[0] sftd15:sft|dataq[3] } "NODE_NAME" } } { "sftd15.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/sftd15.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 38.70 % ) " "Info: Total cell delay = 3.115 ns ( 38.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.935 ns ( 61.30 % ) " "Info: Total interconnect delay = 4.935 ns ( 61.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.050 ns" { clk keybpg:key|keyps4:u3|stk[0] sftd15:sft|dataq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.050 ns" { clk {} clk~out0 {} keybpg:key|keyps4:u3|stk[0] {} sftd15:sft|dataq[3] {} } { 0.000ns 0.000ns 1.031ns 3.904ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "sftd15.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/sftd15.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.603 ns + Longest register pin " "Info: + Longest register to pin delay is 14.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sftd15:sft\|dataq\[3\] 1 REG LC_X51_Y12_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X51_Y12_N0; Fanout = 3; REG Node = 'sftd15:sft\|dataq\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sftd15:sft|dataq[3] } "NODE_NAME" } } { "sftd15.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/sftd15.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.442 ns) 1.745 ns Mux4~0 2 COMB LC_X52_Y9_N3 1 " "Info: 2: + IC(1.303 ns) + CELL(0.442 ns) = 1.745 ns; Loc. = LC_X52_Y9_N3; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { sftd15:sft|dataq[3] Mux4~0 } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.590 ns) 3.370 ns Mux4~1 3 COMB LC_X52_Y9_N1 7 " "Info: 3: + IC(1.035 ns) + CELL(0.590 ns) = 3.370 ns; Loc. = LC_X52_Y9_N1; Fanout = 7; COMB Node = 'Mux4~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { Mux4~0 Mux4~1 } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.993 ns) + CELL(0.590 ns) 10.953 ns s~95 4 COMB LC_X1_Y22_N7 1 " "Info: 4: + IC(6.993 ns) + CELL(0.590 ns) = 10.953 ns; Loc. = LC_X1_Y22_N7; Fanout = 1; COMB Node = 's~95'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.583 ns" { Mux4~1 s~95 } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(2.124 ns) 14.603 ns s\[2\] 5 PIN PIN_13 0 " "Info: 5: + IC(1.526 ns) + CELL(2.124 ns) = 14.603 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 's\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { s~95 s[2] } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 25.65 % ) " "Info: Total cell delay = 3.746 ns ( 25.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.857 ns ( 74.35 % ) " "Info: Total interconnect delay = 10.857 ns ( 74.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.603 ns" { sftd15:sft|dataq[3] Mux4~0 Mux4~1 s~95 s[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.603 ns" { sftd15:sft|dataq[3] {} Mux4~0 {} Mux4~1 {} s~95 {} s[2] {} } { 0.000ns 1.303ns 1.035ns 6.993ns 1.526ns } { 0.000ns 0.442ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.050 ns" { clk keybpg:key|keyps4:u3|stk[0] sftd15:sft|dataq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.050 ns" { clk {} clk~out0 {} keybpg:key|keyps4:u3|stk[0] {} sftd15:sft|dataq[3] {} } { 0.000ns 0.000ns 1.031ns 3.904ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.603 ns" { sftd15:sft|dataq[3] Mux4~0 Mux4~1 s~95 s[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.603 ns" { sftd15:sft|dataq[3] {} Mux4~0 {} Mux4~1 {} s~95 {} s[2] {} } { 0.000ns 1.303ns 1.035ns 6.993ns 1.526ns } { 0.000ns 0.442ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[2\] colk\[2\] clk -5.615 ns register " "Info: th for register \"keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[2\]\" (data pin = \"colk\[2\]\", clock pin = \"clk\") is -5.615 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.187 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[2\] 2 REG LC_X52_Y16_N3 8 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X52_Y16_N3; Fanout = 8; REG Node = 'keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { clk keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_n8i.tdf" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/db/cntr_n8i.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { clk keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { clk {} clk~out0 {} keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "db/cntr_n8i.tdf" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/db/cntr_n8i.tdf" 68 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.817 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns colk\[2\] 1 PIN PIN_169 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 1; PIN Node = 'colk\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { colk[2] } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/scankdpp4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.549 ns) + CELL(0.590 ns) 7.608 ns keybpg:key\|sel4:u1\|Mux0~1 2 COMB LC_X52_Y16_N9 21 " "Info: 2: + IC(5.549 ns) + CELL(0.590 ns) = 7.608 ns; Loc. = LC_X52_Y16_N9; Fanout = 21; COMB Node = 'keybpg:key\|sel4:u1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { colk[2] keybpg:key|sel4:u1|Mux0~1 } "NODE_NAME" } } { "sel4.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.738 ns) 8.817 ns keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[2\] 3 REG LC_X52_Y16_N3 8 " "Info: 3: + IC(0.471 ns) + CELL(0.738 ns) = 8.817 ns; Loc. = LC_X52_Y16_N3; Fanout = 8; REG Node = 'keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { keybpg:key|sel4:u1|Mux0~1 keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_n8i.tdf" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 5 VHDL 4X4 Keypad/db/cntr_n8i.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.797 ns ( 31.72 % ) " "Info: Total cell delay = 2.797 ns ( 31.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.020 ns ( 68.28 % ) " "Info: Total interconnect delay = 6.020 ns ( 68.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.817 ns" { colk[2] keybpg:key|sel4:u1|Mux0~1 keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.817 ns" { colk[2] {} colk[2]~out0 {} keybpg:key|sel4:u1|Mux0~1 {} keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 5.549ns 0.471ns } { 0.000ns 1.469ns 0.590ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { clk keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { clk {} clk~out0 {} keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.817 ns" { colk[2] keybpg:key|sel4:u1|Mux0~1 keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.817 ns" { colk[2] {} colk[2]~out0 {} keybpg:key|sel4:u1|Mux0~1 {} keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 5.549ns 0.471ns } { 0.000ns 1.469ns 0.590ns 0.738ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 15:26:07 2024 " "Info: Processing ended: Thu May 30 15:26:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
