

Implementation tool: Xilinx Vivado v.2015.4
Device target:       xc7z020clg484-1
Report date:         Sat Jan 06 19:04:52 +0530 2018

#=== Resource usage ===
SLICE:         1597
LUT:           4502
FF:            4220
DSP:              0
BRAM:            34
SRL:            126
#=== Final timing ===
CP required:    4.000
CP achieved:    7.454
Timing not met
