
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015132    0.037761    0.171535    0.171535 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.037761    0.000000    0.171535 v _214_/A (sg13g2_xnor2_1)
     1    0.001523    0.018649    0.041877    0.213412 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.018649    0.000000    0.213412 v _300_/D (sg13g2_dfrbpq_1)
                                              0.213412   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.001120    0.248880   library hold time
                                              0.248880   data required time
---------------------------------------------------------------------------------------------
                                              0.248880   data required time
                                             -0.213412   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.035468   slack (VIOLATED)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.051227    0.110860    0.226601    0.226601 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.110860    0.000000    0.226601 v _192_/A (sg13g2_xnor2_1)
     1    0.001523    0.018778    0.059572    0.286173 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018778    0.000000    0.286173 v _294_/D (sg13g2_dfrbpq_1)
                                              0.286173   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.001150    0.248850   library hold time
                                              0.248850   data required time
---------------------------------------------------------------------------------------------
                                              0.248850   data required time
                                             -0.286173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.037323   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.231257    0.231257 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.231257 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003101    0.028424    0.080354    0.311611 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.028424    0.000000    0.311611 ^ _219_/A (sg13g2_inv_1)
     1    0.001523    0.011068    0.017489    0.329100 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011068    0.000000    0.329100 v _301_/D (sg13g2_dfrbpq_1)
                                              0.329100   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.000655    0.250655   library hold time
                                              0.250655   data required time
---------------------------------------------------------------------------------------------
                                              0.250655   data required time
                                             -0.329100   data arrival time
---------------------------------------------------------------------------------------------
                                              0.078445   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _199_/A (sg13g2_xnor2_1)
     2    0.008760    0.046847    0.079422    0.290070 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.046847    0.000000    0.290070 v _200_/B (sg13g2_xor2_1)
     1    0.001523    0.015718    0.038929    0.328999 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.015718    0.000000    0.328999 v _296_/D (sg13g2_dfrbpq_1)
                                              0.328999   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.000434    0.249566   library hold time
                                              0.249566   data required time
---------------------------------------------------------------------------------------------
                                              0.249566   data required time
                                             -0.328999   data arrival time
---------------------------------------------------------------------------------------------
                                              0.079433   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _198_/A (sg13g2_nand2_1)
     1    0.003500    0.030284    0.035389    0.246037 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.030284    0.000000    0.246037 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.008688    0.045070    0.048359    0.294396 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.045070    0.000000    0.294396 v _204_/B (sg13g2_xor2_1)
     1    0.001523    0.015883    0.038418    0.332814 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.015883    0.000000    0.332814 v _297_/D (sg13g2_dfrbpq_1)
                                              0.332814   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.000473    0.249527   library hold time
                                              0.249527   data required time
---------------------------------------------------------------------------------------------
                                              0.249527   data required time
                                             -0.332814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.083286   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142492    0.243479    0.243479 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142492    0.000000    0.243479 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.322463 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.322463 v _293_/D (sg13g2_dfrbpq_1)
                                              0.322463   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.011030    0.238970   library hold time
                                              0.238970   data required time
---------------------------------------------------------------------------------------------
                                              0.238970   data required time
                                             -0.322463   data arrival time
---------------------------------------------------------------------------------------------
                                              0.083493   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.231257    0.231257 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.231257 v _210_/A (sg13g2_xnor2_1)
     1    0.005424    0.035176    0.074487    0.305744 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.035176    0.000000    0.305744 v _211_/B (sg13g2_xnor2_1)
     1    0.001523    0.017904    0.035299    0.341044 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.017904    0.000000    0.341044 v _299_/D (sg13g2_dfrbpq_1)
                                              0.341044   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.000946    0.249054   library hold time
                                              0.249054   data required time
---------------------------------------------------------------------------------------------
                                              0.249054   data required time
                                             -0.341044   data arrival time
---------------------------------------------------------------------------------------------
                                              0.091989   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.228059    0.228059 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.228059 v _195_/A (sg13g2_xor2_1)
     2    0.008688    0.031625    0.082825    0.310883 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031625    0.000000    0.310883 v _196_/B (sg13g2_xor2_1)
     1    0.001523    0.016011    0.034553    0.345437 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016011    0.000000    0.345437 v _295_/D (sg13g2_dfrbpq_1)
                                              0.345437   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.000503    0.249497   library hold time
                                              0.249497   data required time
---------------------------------------------------------------------------------------------
                                              0.249497   data required time
                                             -0.345437   data arrival time
---------------------------------------------------------------------------------------------
                                              0.095939   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.231257    0.231257 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.231257 v _206_/B (sg13g2_xnor2_1)
     2    0.009798    0.052324    0.082314    0.313572 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.052324    0.000000    0.313572 v _208_/A (sg13g2_xor2_1)
     1    0.001523    0.015786    0.043227    0.356799 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.015786    0.000000    0.356799 v _298_/D (sg13g2_dfrbpq_1)
                                              0.356799   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.000450    0.249550   library hold time
                                              0.249550   data required time
---------------------------------------------------------------------------------------------
                                              0.249550   data required time
                                             -0.356799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.107248   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _129_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.021894    0.000000    5.037275 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              4.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _285_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.021894    0.000000    5.037275 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              4.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _286_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.021894    0.000000    5.037275 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              4.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _287_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021894    0.000000    5.037275 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              4.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _288_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.021894    0.000000    5.037275 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              4.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _289_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.021894    0.000000    5.037275 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              4.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _290_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.021894    0.000000    5.037275 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              4.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _291_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.021894    0.000000    5.037275 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              4.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _292_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.021894    0.000000    5.037275 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              4.841938   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015132    0.037761    0.171535    0.171535 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.037761    0.000000    0.171535 v sign (out)
                                              0.171535   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.171535   data arrival time
---------------------------------------------------------------------------------------------
                                              4.921535   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015132    0.037761    0.171535    0.171535 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.037761    0.000000    0.171535 v _127_/A (sg13g2_inv_1)
     1    0.006000    0.025560    0.028797    0.200332 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.025560    0.000000    0.200332 ^ signB (out)
                                              0.200332   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.200332   data arrival time
---------------------------------------------------------------------------------------------
                                              4.950332   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _170_/A (sg13g2_nand2_1)
     1    0.006000    0.026980    0.053660    0.320695 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.026980    0.000000    0.320695 ^ sine_out[24] (out)
                                              0.320695   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.320695   data arrival time
---------------------------------------------------------------------------------------------
                                              5.070695   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _172_/A (sg13g2_nand2_1)
     1    0.006000    0.026980    0.053660    0.320695 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.026980    0.000000    0.320695 ^ sine_out[25] (out)
                                              0.320695   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.320695   data arrival time
---------------------------------------------------------------------------------------------
                                              5.070695   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _175_/A (sg13g2_nand2_1)
     1    0.006000    0.026707    0.053660    0.320695 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.026707    0.000000    0.320695 ^ sine_out[26] (out)
                                              0.320695   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.320695   data arrival time
---------------------------------------------------------------------------------------------
                                              5.070695   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _180_/A (sg13g2_nand2_1)
     1    0.006000    0.029010    0.053660    0.320695 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.029010    0.000000    0.320695 ^ sine_out[28] (out)
                                              0.320695   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.320695   data arrival time
---------------------------------------------------------------------------------------------
                                              5.070695   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.228059    0.228059 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.228059 v _187_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.031054    0.093903    0.321961 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.031054    0.000000    0.321961 ^ sine_out[31] (out)
                                              0.321961   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.321961   data arrival time
---------------------------------------------------------------------------------------------
                                              5.071962   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _215_/B (sg13g2_nand3_1)
     2    0.006025    0.041817    0.051329    0.261977 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.041817    0.000000    0.261977 ^ _284_/B (sg13g2_and2_1)
     1    0.006000    0.025863    0.066678    0.328655 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.025863    0.000000    0.328655 ^ sine_out[12] (out)
                                              0.328655   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.328655   data arrival time
---------------------------------------------------------------------------------------------
                                              5.078655   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _176_/B1 (sg13g2_o21ai_1)
     1    0.006000    0.052960    0.064096    0.331131 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.052960    0.000000    0.331131 ^ sine_out[27] (out)
                                              0.331131   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.331131   data arrival time
---------------------------------------------------------------------------------------------
                                              5.081131   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _148_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.053742    0.065098    0.332133 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.053742    0.000000    0.332133 ^ sine_out[16] (out)
                                              0.332133   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.332133   data arrival time
---------------------------------------------------------------------------------------------
                                              5.082133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _157_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.052137    0.065098    0.332133 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.052137    0.000000    0.332133 ^ sine_out[18] (out)
                                              0.332133   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.332133   data arrival time
---------------------------------------------------------------------------------------------
                                              5.082133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _162_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.045564    0.065098    0.332133 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.045564    0.000000    0.332133 ^ sine_out[20] (out)
                                              0.332133   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.332133   data arrival time
---------------------------------------------------------------------------------------------
                                              5.082133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _164_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.045564    0.065098    0.332133 ^ _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.045564    0.000000    0.332133 ^ sine_out[21] (out)
                                              0.332133   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.332133   data arrival time
---------------------------------------------------------------------------------------------
                                              5.082133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _165_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.045564    0.065098    0.332133 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.045564    0.000000    0.332133 ^ sine_out[22] (out)
                                              0.332133   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.332133   data arrival time
---------------------------------------------------------------------------------------------
                                              5.082133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _160_/A (sg13g2_nor2_1)
     1    0.006000    0.045036    0.074021    0.341056 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.045036    0.000000    0.341056 ^ sine_out[19] (out)
                                              0.341056   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.341056   data arrival time
---------------------------------------------------------------------------------------------
                                              5.091056   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _167_/A (sg13g2_nor2_1)
     1    0.006000    0.045019    0.074021    0.341056 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.045019    0.000000    0.341056 ^ sine_out[23] (out)
                                              0.341056   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.341056   data arrival time
---------------------------------------------------------------------------------------------
                                              5.091056   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _281_/A (sg13g2_nor2_1)
     1    0.006000    0.047119    0.074021    0.341056 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.047119    0.000000    0.341056 ^ sine_out[8] (out)
                                              0.341056   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.341056   data arrival time
---------------------------------------------------------------------------------------------
                                              5.091056   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _275_/A (sg13g2_nor2_1)
     1    0.006000    0.047473    0.074497    0.344083 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.047473    0.000000    0.344083 ^ sine_out[3] (out)
                                              0.344083   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.344083   data arrival time
---------------------------------------------------------------------------------------------
                                              5.094083   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _274_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.048568    0.079645    0.346680 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.048568    0.000000    0.346680 ^ sine_out[1] (out)
                                              0.346680   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.346680   data arrival time
---------------------------------------------------------------------------------------------
                                              5.096680   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _155_/C1 (sg13g2_a221oi_1)
     1    0.006000    0.066084    0.082127    0.349162 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.066084    0.000000    0.349162 ^ sine_out[17] (out)
                                              0.349162   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.349162   data arrival time
---------------------------------------------------------------------------------------------
                                              5.099162   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _212_/A (sg13g2_nor2_1)
     2    0.009352    0.063938    0.090642    0.360227 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.063938    0.000000    0.360227 ^ sine_out[2] (out)
                                              0.360227   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.360227   data arrival time
---------------------------------------------------------------------------------------------
                                              5.110227   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _137_/A (sg13g2_nand3_1)
     5    0.016320    0.064242    0.074257    0.284905 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.064242    0.000000    0.284905 ^ _138_/B (sg13g2_nor2_1)
     2    0.006280    0.027730    0.036623    0.321528 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.027730    0.000000    0.321528 v _279_/B (sg13g2_nor2_1)
     1    0.006000    0.045717    0.045713    0.367241 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.045717    0.000000    0.367241 ^ sine_out[7] (out)
                                              0.367241   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.367241   data arrival time
---------------------------------------------------------------------------------------------
                                              5.117241   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _282_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.039488    0.081859    0.371401 ^ _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.039488    0.000000    0.371401 ^ sine_out[10] (out)
                                              0.371401   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.371401   data arrival time
---------------------------------------------------------------------------------------------
                                              5.121401   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _283_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.039488    0.081859    0.371401 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.039488    0.000000    0.371401 ^ sine_out[11] (out)
                                              0.371401   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.371401   data arrival time
---------------------------------------------------------------------------------------------
                                              5.121401   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _139_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.039488    0.081859    0.371401 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.039488    0.000000    0.371401 ^ sine_out[13] (out)
                                              0.371401   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.371401   data arrival time
---------------------------------------------------------------------------------------------
                                              5.121401   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _280_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.039488    0.081859    0.371401 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.039488    0.000000    0.371401 ^ sine_out[9] (out)
                                              0.371401   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.371401   data arrival time
---------------------------------------------------------------------------------------------
                                              5.121401   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _222_/B1 (sg13g2_a21oi_1)
     2    0.008641    0.055705    0.061603    0.272251 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.055705    0.000000    0.272251 ^ _241_/A (sg13g2_nand2_1)
     1    0.003050    0.023531    0.037140    0.309391 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.023531    0.000000    0.309391 v _242_/C (sg13g2_nand3_1)
     1    0.003427    0.022965    0.028963    0.338354 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.022965    0.000000    0.338354 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.006000    0.035402    0.043912    0.382266 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.035402    0.000000    0.382266 v sine_out[0] (out)
                                              0.382266   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.382266   data arrival time
---------------------------------------------------------------------------------------------
                                              5.132266   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.228059    0.228059 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.228059 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012957    0.065706    0.079184    0.307243 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.065706    0.000000    0.307243 ^ _147_/B (sg13g2_nand2_1)
     2    0.006067    0.038271    0.051895    0.359138 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038271    0.000000    0.359138 v _149_/B (sg13g2_nand2_1)
     1    0.006000    0.029389    0.034251    0.393389 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.029389    0.000000    0.393389 ^ sine_out[15] (out)
                                              0.393389   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.393389   data arrival time
---------------------------------------------------------------------------------------------
                                              5.143389   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _189_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.031054    0.108695    0.398236 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.031054    0.000000    0.398236 ^ sine_out[32] (out)
                                              0.398236   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.398236   data arrival time
---------------------------------------------------------------------------------------------
                                              5.148236   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _181_/A (sg13g2_and2_1)
     4    0.012640    0.037111    0.098741    0.368326 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.037111    0.000000    0.368326 v _184_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.037007    0.039194    0.407520 ^ _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.037007    0.000000    0.407520 ^ sine_out[29] (out)
                                              0.407520   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.407520   data arrival time
---------------------------------------------------------------------------------------------
                                              5.157520   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _181_/A (sg13g2_and2_1)
     4    0.012640    0.037111    0.098741    0.368326 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.037111    0.000000    0.368326 v _186_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.037007    0.039194    0.407520 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.037007    0.000000    0.407520 ^ sine_out[30] (out)
                                              0.407520   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.407520   data arrival time
---------------------------------------------------------------------------------------------
                                              5.157520   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.054108    0.145462    0.245512    0.245512 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.145462    0.000000    0.245512 ^ _140_/B (sg13g2_nor2_1)
     5    0.015444    0.062771    0.082013    0.327525 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.062771    0.000000    0.327525 v _144_/A (sg13g2_nand2_1)
     2    0.006529    0.028695    0.037702    0.365227 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028695    0.000000    0.365227 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.033639    0.042546    0.407773 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.033639    0.000000    0.407773 v sine_out[14] (out)
                                              0.407773   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.407773   data arrival time
---------------------------------------------------------------------------------------------
                                              5.157773   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.228059    0.228059 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.228059 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012957    0.065706    0.079184    0.307243 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.065706    0.000000    0.307243 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.047681    0.058849    0.366092 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.047681    0.000000    0.366092 v _278_/B (sg13g2_nor2_1)
     1    0.006000    0.049041    0.050708    0.416800 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.049041    0.000000    0.416800 ^ sine_out[6] (out)
                                              0.416800   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.416800   data arrival time
---------------------------------------------------------------------------------------------
                                              5.166800   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.228059    0.228059 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.228059 v _132_/B (sg13g2_nand2_1)
     4    0.013319    0.060982    0.074428    0.302487 ^ _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.060982    0.000000    0.302487 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.012859    0.063230    0.074829    0.377316 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.063230    0.000000    0.377316 v _276_/B (sg13g2_nor2_1)
     1    0.006000    0.049053    0.054600    0.431916 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.049053    0.000000    0.431916 ^ sine_out[4] (out)
                                              0.431916   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.431916   data arrival time
---------------------------------------------------------------------------------------------
                                              5.181916   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _125_/A (sg13g2_inv_1)
    10    0.031428    0.097220    0.106190    0.316838 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.097220    0.000000    0.316838 ^ _152_/A (sg13g2_nor2_1)
     4    0.012726    0.048705    0.067239    0.384078 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.048705    0.000000    0.384078 v _277_/B (sg13g2_nor2_1)
     1    0.006000    0.049053    0.050964    0.435042 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.049053    0.000000    0.435042 ^ sine_out[5] (out)
                                              0.435042   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.435042   data arrival time
---------------------------------------------------------------------------------------------
                                              5.185042   slack (MET)



