# Sobel-Edge-Detection-on-FPGA-Vivado-HLS-Vivado-Design-Suite-SDK


## ğŸ“Œ **Overview**

This project implements a **Sobel-based edge detection algorithm** on a **Xilinx Zynq-7000 FPGA** (ZC702 board).
The goal is to accelerate image processing using hardware parallelism through **Vivado HLS** and integrate the generated IP into a complete HW/SW system using **Vivado Design Suite** and **Xilinx SDK**.

The hardware accelerator receives a grayscale image via **AXI4-Stream**, applies Sobel filtering to extract edges, and sends back the processed result through DMA.

---

# ğŸ” **Table of Contents**

* [Project Objectives](#-project-objectives)
* [System Architecture](#-system-architecture)
* [Hardware Platform](#-hardware-platform)
* [Software Tools](#-software-tools)
* [HLS Implementation](#ï¸-hls-implementation)
* [Hardware Block Design](#-hardware-block-design)
* [Software Integration (SDK)](#-software-integration-sdk)
* [Performance Results](#-performance-results)
* [Repository Structure](#-repository-structure)
* [How to Run the Project](#-how-to-run-the-project)

---

# ğŸ¯ **Project Objectives**

The purpose of this work is to:

âœ” Implement an optimized **hardware accelerator** for Sobel edge detection
âœ” Process images **in real time** using FPGA parallel computing
âœ” Compare **optimized vs non-optimized** HLS implementations
âœ” Integrate the IP into a Zynq SoC using **AXI DMA + AXI-Stream**
âœ” Develop a full HW/SW application using **Xilinx SDK**

---

# ğŸ§© **System Architecture**

The global system is composed of:

### **1ï¸âƒ£ Vivado HLS: Sobel IP**

* Reads pixel stream (AXI4-Stream)
* Uses window-based convolution (3Ã—3)
* Computes gradients Gx and Gy
* Outputs edge-detected image

### **2ï¸âƒ£ Vivado Block Design**

* Zynq Processing System (PS)
* AXI DMA (MM2S/S2MM)
* Sobel HLS IP
* AXI Interconnects

### **3ï¸âƒ£ Processing System (SDK Application)**

* Loads input image from SD card
* Configures DMA + Sobel IP
* Sends â‰« receives image frames via DMA
* Stores output image on SD card

A simplified diagram is shown below:

```
+-----------+      AXI4-Lite      +--------------------+
|   PS      |--------------------->| Sobel HLS (IP Core)|
| ARM A9    |                      +--------------------+
|           |<------AXI DMA------->| AXI4-Stream        |
+-----------+                      +--------------------+
```

---

# ğŸ–¥ **Hardware Platform**

### **Target Board**

* **Xilinx Zynq-7000 ZC702**
* FPGA: **XC7Z020**
* Dual-core ARM Cortex-A9
* 1 GB DDR3
* 128 MB QSPI Flash
* DSP slices: **220**
* BRAM: **560 KB**

---

# ğŸ›  **Software Tools**

| Tool                    | Usage                                                 |
| ----------------------- | ----------------------------------------------------- |
| **Vivado HLS**          | Implement Sobel algorithm, optimizations, generate IP |
| **Vivado Design Suite** | Create block design, integrate IP, generate bitstream |
| **Xilinx SDK**          | Develop C application to control DMA + Sobel IP       |

A full comparison (HLS vs System Generator) is available in the article. 

---

# âš™ï¸ï¸ **HLS Implementation**

The heart of the project is the Sobel function implemented in C/C++ with AXI interfaces.

### **Interfaces**

```cpp
#pragma HLS INTERFACE axis      port=in_stream
#pragma HLS INTERFACE axis      port=out_stream
#pragma HLS INTERFACE s_axilite port=return bundle=CTRL_BUS
```

### **Optimizations**

The optimized version includes:

```cpp
#pragma HLS PIPELINE II=1
#pragma HLS ARRAY_PARTITION variable=line_buffer complete dim=1
#pragma HLS ARRAY_PARTITION variable=window complete dim=0
```

Benefits:

* 1 pixel processed per clock cycle
* fully parallel window operations
* large latency reduction

---

# ğŸ§± **Hardware Block Design**

The Vivado block design includes:

âœ” Zynq7 Processing System
âœ” Sobel HLS IP
âœ” AXI DMA (MM2S/S2MM channels)
âœ” AXI Interconnect
âœ” Clocking + Reset blocks

Connections:

* DMA MM2S â†’ Sobel input AXI-Stream
* Sobel output â†’ DMA S2MM
* Zynq GP0 â†’ Sobel AXI-Lite (control)

---

# ğŸ§‘â€ğŸ’» **Software Integration (SDK)**

The SDK application handles:

1. SD card mounting
2. Reading `input.grey` (1024Ã—1024)
3. Cache operations
4. DMA â†’ Sobel â†’ DMA transfer
5. Writing `output.grey`
6. Displaying IP status (Idle, Done)

Pseudo-code:

```c
mount_sdcard();

init_dma();
init_sobel_ip();

read_image("input.grey", input_buffer);

dma_send(input_buffer);
dma_receive(output_buffer);

write_image("output.grey", output_buffer);
```

---

# ğŸ“ˆ **Performance Results**

### **Clock Frequency**

| Version       | Clock Period (ns) | Frequency (MHz) |
| ------------- | ----------------- | --------------- |
| Optimized     | 8.97 ns           | **111.5 MHz**   |
| Non optimized | 8.10 ns           | **123.4 MHz**   |

### **Observations**

* Optimized design uses more logic resources
* But achieves **1 pixel/cycle throughput**
* Significantly lower overall latency

---

# ğŸ“‚ **Repository Structure**

```
ğŸ“ Projet_sobel_lena/
â”‚
â”œâ”€â”€ hls_lena/
â”‚   â”œâ”€â”€ sobel.cpp
â”‚   â”œâ”€â”€ sobel.h
â”‚    â”œâ”€â”€ main.cpp
â”‚    â”œâ”€â”€ hls2
â”‚        â””â”€â”€ solution1/
â”‚       
â”‚
â”œâ”€â”€ lena_vivado/
â”‚   â”œâ”€â”€ block_design/
â”‚   â”œâ”€â”€ bitstream/
â”‚   â””â”€â”€ ip_repo/
â”‚
```

---

# â–¶ï¸ **How to Run the Project**

### **1. Generate the HLS IP**


### **2. Import into Vivado Design Suite**

* Open `vivado/` project
* Regenerate bitstream
* Export hardware (`Export â†’ Export Hardware Including Bitstream`)
* Launch SDK

### **3. Build + Run in SDK**

* Import the SDK workspace
* Build the application
* Copy `input.grey` to the SD card
* Run on hardware

### **4. Get the result**

The output image is saved as:

```
output.grey
```

You can visualize it using Python, MATLAB, or OpenCV.

---





