Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 87366266b09b437190a09ef1d9c26cb9 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot bram_test_fpga_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.bram_test_fpga xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "bram_test_fpga_time_synth.sdf", for root module "bram_test_fpga/top_module_bram_fpga0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "bram_test_fpga_time_synth.sdf", for root module "bram_test_fpga/top_module_bram_fpga0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,RAM_EXTENSION...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,RAM_EXTENSION...
Compiling module xil_defaultlib.bram
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.controller
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.DARC_Mux
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.top_module_bram_fpga
Compiling module xil_defaultlib.bram_test_fpga
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_test_fpga_time_synth
