--
-- Generated by VASY
--
ENTITY o4_x2 IS
PORT(
  q	: OUT BIT;
  i0	: IN BIT;
  i1	: IN BIT;
  i2	: IN BIT;
  i3	: IN BIT
);
END o4_x2;

ARCHITECTURE VBE OF o4_x2 IS

  SIGNAL v_net2	: BIT;

BEGIN

  q <= NOT(v_net2);
  v_net2 <= (((NOT(i3) AND NOT(i1)) AND NOT(i0)) AND NOT(i2));
END VBE;
