// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "07/11/2024 11:40:42"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SDRAM_Test (
	CLOCK_50,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CLK,
	DRAM_CKE,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	LEDR0,
	LEDR1,
	LEDR2,
	LEDR3,
	LEDR5,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
inout 	[15:0] DRAM_DQ;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CLK;
output 	DRAM_CKE;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	LEDR0;
output 	LEDR1;
output 	LEDR2;
output 	LEDR3;
output 	LEDR5;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR0	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR1	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR2	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR3	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR5	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \pll|altpll_component|auto_generated|fb_clkin ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \counter[5]~2_combout ;
wire \Add0~50 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~53_sumout ;
wire \counter[7]~3_combout ;
wire \Add0~54 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~57_sumout ;
wire \counter[9]~4_combout ;
wire \Add0~58 ;
wire \Add0~41_sumout ;
wire \counter[10]~1_combout ;
wire \Add0~42 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \counter[12]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~61_sumout ;
wire \counter[15]~5_combout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \counter[16]~6_combout ;
wire \Add0~66 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \LessThan1~1_combout ;
wire \Equal2~1_combout ;
wire \LessThan1~0_combout ;
wire \Equal2~0_combout ;
wire \counter[0]~0_combout ;
wire \Add0~82_cout ;
wire \Add0~73_sumout ;
wire \counter[1]~DUPLICATE_q ;
wire \Equal2~2_combout ;
wire \Equal2~3_combout ;
wire \rd_en~q ;
wire \wr_data~2_combout ;
wire \wr_en~DUPLICATE_q ;
wire \wr_data~1_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~6_combout ;
wire \reset~q ;
wire \inst|busy~0_combout ;
wire \inst|busy~q ;
wire \wr_data~0_combout ;
wire \wr_data~3_combout ;
wire \wr_en~q ;
wire \rd_addr~2_combout ;
wire \rd_addr~1_combout ;
wire \rd_addr~3_combout ;
wire \rd_en~DUPLICATE_q ;
wire \rd_addr~0_combout ;
wire \inst|Add1~13_sumout ;
wire \inst|Add1~6 ;
wire \inst|Add1~9_sumout ;
wire \inst|Add1~10 ;
wire \inst|Add1~25_sumout ;
wire \inst|Add1~26 ;
wire \inst|Add1~33_sumout ;
wire \inst|Add1~34 ;
wire \inst|Add1~37_sumout ;
wire \inst|Add1~38 ;
wire \inst|Add1~29_sumout ;
wire \inst|LessThan0~1_combout ;
wire \inst|Add1~30 ;
wire \inst|Add1~21_sumout ;
wire \inst|Add1~22 ;
wire \inst|Add1~17_sumout ;
wire \inst|Add1~18 ;
wire \inst|Add1~1_sumout ;
wire \inst|LessThan0~2_combout ;
wire \inst|WideOr5~0_combout ;
wire \inst|Add0~0_combout ;
wire \inst|state_cnt~1_combout ;
wire \inst|state_cnt~2_combout ;
wire \inst|state_cnt~3_combout ;
wire \inst|state_cnt~4_combout ;
wire \inst|state_cnt~0_combout ;
wire \inst|state_cnt[3]~DUPLICATE_q ;
wire \inst|WideNor0~combout ;
wire \inst|next[3]~1_combout ;
wire \inst|next[3]~2_combout ;
wire \inst|state[1]~1_combout ;
wire \inst|state[1]~0_combout ;
wire \inst|state[1]~2_combout ;
wire \inst|state[1]~3_combout ;
wire \inst|refresh_cnt[8]~0_combout ;
wire \inst|Add1~14 ;
wire \inst|Add1~5_sumout ;
wire \inst|LessThan0~0_combout ;
wire \inst|command[0]~0_combout ;
wire \inst|state[0]~5_combout ;
wire \inst|state[0]~4_combout ;
wire \inst|state[0]~6_combout ;
wire \inst|Equal7~0_combout ;
wire \inst|WideOr0~0_combout ;
wire \inst|next[4]~0_combout ;
wire \inst|state[4]~feeder_combout ;
wire \inst|state[2]~8_combout ;
wire \inst|state[2]~7_combout ;
wire \inst|state[2]~9_combout ;
wire \inst|Equal1~0_combout ;
wire \inst|wr_data_r~0_combout ;
wire \inst|haddr_r~0_combout ;
wire \inst|addr[0]~0_combout ;
wire \inst|addr_r[1]~0_combout ;
wire \inst|addr_r[4]~1_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|addr_r~2_combout ;
wire \inst|WideOr12~0_combout ;
wire \inst|command[0]~1_combout ;
wire \inst|addr[10]~1_combout ;
wire \inst|addr_r[11]~3_combout ;
wire \inst|WideOr9~0_combout ;
wire \inst|command~2_combout ;
wire \inst|command~3_combout ;
wire \inst|state[0]~10_combout ;
wire \inst|command~4_combout ;
wire \inst|Equal2~0_combout ;
wire \inst|rd_ready_r~q ;
wire \ready[0]~0_combout ;
wire \ready[1]~1_combout ;
wire \Add1~0_combout ;
wire \Add1~1_combout ;
wire \DRAM_DQ[1]~input_o ;
wire \inst|rd_data_r[1]~0_combout ;
wire \DRAM_DQ[2]~input_o ;
wire \inst|rd_data_r[2]~feeder_combout ;
wire \DRAM_DQ[0]~input_o ;
wire \inst|rd_data_r[0]~feeder_combout ;
wire \DRAM_DQ[3]~input_o ;
wire \data[3]~feeder_combout ;
wire \H0|WideOr6~0_combout ;
wire \H0|WideOr5~0_combout ;
wire \H0|WideOr4~0_combout ;
wire \H0|WideOr3~0_combout ;
wire \H0|WideOr2~0_combout ;
wire \H0|WideOr1~0_combout ;
wire \H0|WideOr0~0_combout ;
wire \DRAM_DQ[5]~input_o ;
wire \inst|rd_data_r[5]~feeder_combout ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \inst|rd_data_r[6]~feeder_combout ;
wire \H1|WideOr6~0_combout ;
wire \H1|WideOr5~0_combout ;
wire \H1|WideOr4~0_combout ;
wire \H1|WideOr3~0_combout ;
wire \H1|WideOr2~0_combout ;
wire \H1|WideOr1~0_combout ;
wire \H1|WideOr0~0_combout ;
wire \DRAM_DQ[11]~input_o ;
wire \inst|rd_data_r[11]~feeder_combout ;
wire \DRAM_DQ[10]~input_o ;
wire \inst|rd_data_r[10]~feeder_combout ;
wire \DRAM_DQ[9]~input_o ;
wire \inst|rd_data_r[9]~feeder_combout ;
wire \data[9]~feeder_combout ;
wire \DRAM_DQ[8]~input_o ;
wire \H2|WideOr6~0_combout ;
wire \H2|WideOr5~0_combout ;
wire \H2|WideOr4~0_combout ;
wire \H2|WideOr3~0_combout ;
wire \H2|WideOr2~0_combout ;
wire \H2|WideOr1~0_combout ;
wire \H2|WideOr0~0_combout ;
wire \DRAM_DQ[15]~input_o ;
wire \inst|rd_data_r[15]~feeder_combout ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \data[12]~feeder_combout ;
wire \DRAM_DQ[14]~input_o ;
wire \H3|WideOr6~0_combout ;
wire \H3|WideOr5~0_combout ;
wire \H3|WideOr4~0_combout ;
wire \H3|WideOr3~0_combout ;
wire \H3|WideOr2~0_combout ;
wire \H3|WideOr1~0_combout ;
wire \H3|WideOr0~0_combout ;
wire [24:0] \inst|haddr_r ;
wire [4:0] \inst|state ;
wire [3:0] \inst|state_cnt ;
wire [3:0] ready;
wire [9:0] \inst|refresh_cnt ;
wire [15:0] \inst|rd_data_r ;
wire [15:0] \inst|wr_data_r ;
wire [7:0] \inst|command ;
wire [20:0] counter;
wire [15:0] data;

wire [7:0] \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5  = \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(\inst|addr[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(\inst|addr_r[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(\inst|addr_r[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(\inst|addr_r[4]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(\inst|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(\inst|addr[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(\inst|addr[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(\inst|addr_r[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(\inst|addr_r~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(\inst|addr[10]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(\inst|addr_r[11]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(\inst|addr_r[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(\CLOCK_50~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(!\inst|state [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(!\inst|state [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(\inst|command [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(\inst|command [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR0~output (
	.i(!ready[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR0),
	.obar());
// synopsys translate_off
defparam \LEDR0~output .bus_hold = "false";
defparam \LEDR0~output .open_drain_output = "false";
defparam \LEDR0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR1~output (
	.i(!ready[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR1),
	.obar());
// synopsys translate_off
defparam \LEDR1~output .bus_hold = "false";
defparam \LEDR1~output .open_drain_output = "false";
defparam \LEDR1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR2~output (
	.i(!ready[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR2),
	.obar());
// synopsys translate_off
defparam \LEDR2~output .bus_hold = "false";
defparam \LEDR2~output .open_drain_output = "false";
defparam \LEDR2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR3~output (
	.i(!ready[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR3),
	.obar());
// synopsys translate_off
defparam \LEDR3~output .bus_hold = "false";
defparam \LEDR3~output .open_drain_output = "false";
defparam \LEDR3~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR5~output (
	.i(\Equal2~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR5),
	.obar());
// synopsys translate_off
defparam \LEDR5~output .bus_hold = "false";
defparam \LEDR5~output .open_drain_output = "false";
defparam \LEDR5~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\H0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\H0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\H0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\H0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\H0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\H0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\H0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\H1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\H1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\H1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\H1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\H1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\H1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\H1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\H2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\H2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\H2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\H2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\H2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\H2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\H2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\H3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\H3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\H3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\H3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\H3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\H3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\H3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(!\inst|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(\inst|wr_data_r [1]),
	.oe(\inst|Equal1~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(!\inst|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(\inst|wr_data_r [1]),
	.oe(\inst|Equal1~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(\inst|wr_data_r [1]),
	.oe(\inst|Equal1~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(!\inst|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(!\inst|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(!\inst|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(\inst|wr_data_r [1]),
	.oe(\inst|Equal1~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(!\inst|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(\inst|wr_data_r [1]),
	.oe(\inst|Equal1~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(\inst|wr_data_r [1]),
	.oe(\inst|Equal1~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "false";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(\inst|wr_data_r [1]),
	.oe(\inst|Equal1~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(\inst|wr_data_r [1]),
	.oe(\inst|Equal1~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(!\inst|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(!\inst|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\pll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X43_Y4_N35
dffeas \counter[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N33
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( counter[1] ) + ( VCC ) + ( \Add0~82_cout  ))
// \Add0~74  = CARRY(( counter[1] ) + ( VCC ) + ( \Add0~82_cout  ))

	.dataa(!counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000000000005555;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( counter[2] ) + ( VCC ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( counter[2] ) + ( VCC ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N38
dffeas \counter[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( counter[3] ) + ( VCC ) + ( \Add0~78  ))
// \Add0~70  = CARRY(( counter[3] ) + ( VCC ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N40
dffeas \counter[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( counter[4] ) + ( VCC ) + ( \Add0~70  ))
// \Add0~46  = CARRY(( counter[4] ) + ( VCC ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(!counter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000000000003333;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N44
dffeas \counter[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( !counter[5] ) + ( VCC ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( !counter[5] ) + ( VCC ) + ( \Add0~46  ))

	.dataa(!counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h000000000000AAAA;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N33
cyclonev_lcell_comb \counter[5]~2 (
// Equation(s):
// \counter[5]~2_combout  = ( !\Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[5]~2 .extended_lut = "off";
defparam \counter[5]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \counter[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N50
dffeas \counter[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\counter[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( counter[6] ) + ( VCC ) + ( \Add0~50  ))
// \Add0~34  = CARRY(( counter[6] ) + ( VCC ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N50
dffeas \counter[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( !counter[7] ) + ( VCC ) + ( \Add0~34  ))
// \Add0~54  = CARRY(( !counter[7] ) + ( VCC ) + ( \Add0~34  ))

	.dataa(!counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h000000000000AAAA;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \counter[7]~3 (
// Equation(s):
// \counter[7]~3_combout  = ( !\Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[7]~3 .extended_lut = "off";
defparam \counter[7]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \counter[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N7
dffeas \counter[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\counter[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( counter[8] ) + ( VCC ) + ( \Add0~54  ))
// \Add0~38  = CARRY(( counter[8] ) + ( VCC ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N56
dffeas \counter[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( !counter[9] ) + ( VCC ) + ( \Add0~38  ))
// \Add0~58  = CARRY(( !counter[9] ) + ( VCC ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h000000000000F0F0;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \counter[9]~4 (
// Equation(s):
// \counter[9]~4_combout  = !\Add0~57_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[9]~4 .extended_lut = "off";
defparam \counter[9]~4 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \counter[9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N13
dffeas \counter[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\counter[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( !counter[10] ) + ( VCC ) + ( \Add0~58  ))
// \Add0~42  = CARRY(( !counter[10] ) + ( VCC ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(!counter[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h000000000000CCCC;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \counter[10]~1 (
// Equation(s):
// \counter[10]~1_combout  = ( !\Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~41_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[10]~1 .extended_lut = "off";
defparam \counter[10]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \counter[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N43
dffeas \counter[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\counter[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N3
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( counter[11] ) + ( VCC ) + ( \Add0~42  ))
// \Add0~2  = CARRY(( counter[11] ) + ( VCC ) + ( \Add0~42  ))

	.dataa(!counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000005555;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N5
dffeas \counter[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!\counter[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000000000003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N8
dffeas \counter[12]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( counter[13] ) + ( VCC ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( counter[13] ) + ( VCC ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N11
dffeas \counter[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( counter[14] ) + ( VCC ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( counter[14] ) + ( VCC ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!counter[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000000000003333;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N14
dffeas \counter[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N15
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( !counter[15] ) + ( VCC ) + ( \Add0~14  ))
// \Add0~62  = CARRY(( !counter[15] ) + ( VCC ) + ( \Add0~14  ))

	.dataa(!counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h000000000000AAAA;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N51
cyclonev_lcell_comb \counter[15]~5 (
// Equation(s):
// \counter[15]~5_combout  = ( !\Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[15]~5 .extended_lut = "off";
defparam \counter[15]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \counter[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N53
dffeas \counter[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\counter[15]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( !counter[16] ) + ( VCC ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( !counter[16] ) + ( VCC ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!counter[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h000000000000CCCC;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \counter[16]~6 (
// Equation(s):
// \counter[16]~6_combout  = ( !\Add0~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[16]~6 .extended_lut = "off";
defparam \counter[16]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \counter[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N49
dffeas \counter[16] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\counter[16]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N21
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( counter[17] ) + ( VCC ) + ( \Add0~66  ))
// \Add0~18  = CARRY(( counter[17] ) + ( VCC ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N22
dffeas \counter[17] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( counter[18] ) + ( VCC ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( counter[18] ) + ( VCC ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N26
dffeas \counter[18] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N27
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( counter[19] ) + ( VCC ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( counter[19] ) + ( VCC ) + ( \Add0~22  ))

	.dataa(!counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000000000005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N29
dffeas \counter[19] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N30
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( counter[20] ) + ( VCC ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!counter[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000000000003333;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N32
dffeas \counter[20] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N39
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( !counter[20] & ( (!counter[18] & (!counter[17] & !counter[19])) ) )

	.dataa(!counter[18]),
	.datab(gnd),
	.datac(!counter[17]),
	.datad(!counter[19]),
	.datae(gnd),
	.dataf(!counter[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hA000A00000000000;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N24
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( !counter[4] & ( counter[5] & ( (counter[15] & (counter[7] & (counter[16] & counter[9]))) ) ) )

	.dataa(!counter[15]),
	.datab(!counter[7]),
	.datac(!counter[16]),
	.datad(!counter[9]),
	.datae(!counter[4]),
	.dataf(!counter[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000000010000;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N7
dffeas \counter[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( !counter[13] & ( (!counter[14] & (!counter[11] & !counter[12])) ) )

	.dataa(gnd),
	.datab(!counter[14]),
	.datac(!counter[11]),
	.datad(!counter[12]),
	.datae(gnd),
	.dataf(!counter[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hC000C00000000000;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !counter[6] & ( (!counter[8] & (counter[10] & !counter[0])) ) )

	.dataa(!counter[8]),
	.datab(gnd),
	.datac(!counter[10]),
	.datad(!counter[0]),
	.datae(gnd),
	.dataf(!counter[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0A000A0000000000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \counter[0]~0 (
// Equation(s):
// \counter[0]~0_combout  = ( counter[0] & ( \Equal2~0_combout  & ( (\LessThan1~1_combout  & (\Equal2~1_combout  & (\Equal2~2_combout  & \LessThan1~0_combout ))) ) ) ) # ( !counter[0] & ( \Equal2~0_combout  & ( (!\LessThan1~1_combout ) # ((!\Equal2~1_combout 
// ) # ((!\Equal2~2_combout ) # (!\LessThan1~0_combout ))) ) ) ) # ( !counter[0] & ( !\Equal2~0_combout  ) )

	.dataa(!\LessThan1~1_combout ),
	.datab(!\Equal2~1_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!counter[0]),
	.dataf(!\Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[0]~0 .extended_lut = "off";
defparam \counter[0]~0 .lut_mask = 64'hFFFF0000FFFE0001;
defparam \counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N2
dffeas \counter[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \Add0~82 (
// Equation(s):
// \Add0~82_cout  = CARRY(( counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~82_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~82 .extended_lut = "off";
defparam \Add0~82 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N34
dffeas \counter[1]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N51
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( !counter[3] & ( (!\counter[1]~DUPLICATE_q  & !counter[2]) ) )

	.dataa(!\counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!counter[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'hA0A0A0A000000000;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( \Equal2~0_combout  & ( (\Equal2~2_combout  & (\LessThan1~0_combout  & (\Equal2~1_combout  & \LessThan1~1_combout ))) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!\LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h0000000000010001;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N35
dffeas rd_en(
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\rd_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam rd_en.is_wysiwyg = "true";
defparam rd_en.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N54
cyclonev_lcell_comb \wr_data~2 (
// Equation(s):
// \wr_data~2_combout  = ( counter[3] & ( (counter[4] & (!counter[16] & !counter[15])) ) )

	.dataa(gnd),
	.datab(!counter[4]),
	.datac(!counter[16]),
	.datad(!counter[15]),
	.datae(gnd),
	.dataf(!counter[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data~2 .extended_lut = "off";
defparam \wr_data~2 .lut_mask = 64'h0000000030003000;
defparam \wr_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N7
dffeas \wr_en~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\wr_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr_en~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wr_en~DUPLICATE .is_wysiwyg = "true";
defparam \wr_en~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N0
cyclonev_lcell_comb \wr_data~1 (
// Equation(s):
// \wr_data~1_combout  = ( !\wr_en~DUPLICATE_q  & ( !counter[7] & ( (!\counter[1]~DUPLICATE_q  & (!counter[2] & (!counter[5] & !counter[9]))) ) ) )

	.dataa(!\counter[1]~DUPLICATE_q ),
	.datab(!counter[2]),
	.datac(!counter[5]),
	.datad(!counter[9]),
	.datae(!\wr_en~DUPLICATE_q ),
	.dataf(!counter[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data~1 .extended_lut = "off";
defparam \wr_data~1 .lut_mask = 64'h8000000000000000;
defparam \wr_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( counter[9] & ( \LessThan1~0_combout  ) ) # ( !counter[9] & ( (\LessThan1~0_combout  & ((!counter[8]) # (counter[10]))) ) )

	.dataa(!counter[10]),
	.datab(gnd),
	.datac(!\LessThan1~0_combout ),
	.datad(!counter[8]),
	.datae(gnd),
	.dataf(!counter[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h0F050F050F0F0F0F;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( counter[1] & ( (counter[0] & (counter[4] & counter[2])) ) )

	.dataa(!counter[0]),
	.datab(!counter[4]),
	.datac(gnd),
	.datad(!counter[2]),
	.datae(gnd),
	.dataf(!counter[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h0000000000110011;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( counter[5] & ( (!counter[6] & ((!counter[4]) # (!counter[3]))) ) )

	.dataa(gnd),
	.datab(!counter[4]),
	.datac(!counter[6]),
	.datad(!counter[3]),
	.datae(gnd),
	.dataf(!counter[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h00000000F0C0F0C0;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \LessThan1~3_combout  & ( (!counter[10] & (!counter[9] & (!counter[7] & \LessThan1~2_combout ))) ) ) # ( !\LessThan1~3_combout  & ( (!counter[10] & (!counter[9] & !counter[7])) ) )

	.dataa(!counter[10]),
	.datab(!counter[9]),
	.datac(!counter[7]),
	.datad(!\LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h8080808000800080;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N36
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \LessThan1~4_combout  & ( (\LessThan1~1_combout  & ((counter[16]) # (counter[15]))) ) ) # ( !\LessThan1~4_combout  & ( (\LessThan1~1_combout  & (((\LessThan1~5_combout ) # (counter[16])) # (counter[15]))) ) )

	.dataa(!counter[15]),
	.datab(!\LessThan1~1_combout ),
	.datac(!counter[16]),
	.datad(!\LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h1333133313131313;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N26
dffeas reset(
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LessThan1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset.is_wysiwyg = "true";
defparam reset.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N33
cyclonev_lcell_comb \inst|busy~0 (
// Equation(s):
// \inst|busy~0_combout  = ( \reset~q  & ( \inst|state [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state [4]),
	.datad(gnd),
	.datae(!\reset~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|busy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|busy~0 .extended_lut = "off";
defparam \inst|busy~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \inst|busy~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N35
dffeas \inst|busy (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|busy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|busy .is_wysiwyg = "true";
defparam \inst|busy .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N57
cyclonev_lcell_comb \wr_data~0 (
// Equation(s):
// \wr_data~0_combout  = (!\inst|busy~q  & \wr_en~DUPLICATE_q )

	.dataa(!\inst|busy~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wr_en~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data~0 .extended_lut = "off";
defparam \wr_data~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \wr_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N6
cyclonev_lcell_comb \wr_data~3 (
// Equation(s):
// \wr_data~3_combout  = ( \Equal2~0_combout  & ( \wr_data~0_combout  ) ) # ( !\Equal2~0_combout  & ( \wr_data~0_combout  ) ) # ( \Equal2~0_combout  & ( !\wr_data~0_combout  & ( (\wr_data~2_combout  & (\LessThan1~1_combout  & (\wr_data~1_combout  & 
// \LessThan1~0_combout ))) ) ) )

	.dataa(!\wr_data~2_combout ),
	.datab(!\LessThan1~1_combout ),
	.datac(!\wr_data~1_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\Equal2~0_combout ),
	.dataf(!\wr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data~3 .extended_lut = "off";
defparam \wr_data~3 .lut_mask = 64'h00000001FFFFFFFF;
defparam \wr_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N8
dffeas wr_en(
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\wr_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam wr_en.is_wysiwyg = "true";
defparam wr_en.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N18
cyclonev_lcell_comb \rd_addr~2 (
// Equation(s):
// \rd_addr~2_combout  = ( \counter[1]~DUPLICATE_q  & ( (!\rd_en~q  & (!\wr_en~q  & (counter[3] & counter[2]))) ) )

	.dataa(!\rd_en~q ),
	.datab(!\wr_en~q ),
	.datac(!counter[3]),
	.datad(!counter[2]),
	.datae(gnd),
	.dataf(!\counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr~2 .extended_lut = "off";
defparam \rd_addr~2 .lut_mask = 64'h0000000000080008;
defparam \rd_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N21
cyclonev_lcell_comb \rd_addr~1 (
// Equation(s):
// \rd_addr~1_combout  = ( !\inst|busy~q  & ( \rd_en~q  ) )

	.dataa(!\rd_en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|busy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr~1 .extended_lut = "off";
defparam \rd_addr~1 .lut_mask = 64'h5555555500000000;
defparam \rd_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N33
cyclonev_lcell_comb \rd_addr~3 (
// Equation(s):
// \rd_addr~3_combout  = ( \Equal2~0_combout  & ( \Equal2~1_combout  & ( ((\rd_addr~2_combout  & (\LessThan1~1_combout  & \LessThan1~0_combout ))) # (\rd_addr~1_combout ) ) ) ) # ( !\Equal2~0_combout  & ( \Equal2~1_combout  & ( \rd_addr~1_combout  ) ) ) # ( 
// \Equal2~0_combout  & ( !\Equal2~1_combout  & ( \rd_addr~1_combout  ) ) ) # ( !\Equal2~0_combout  & ( !\Equal2~1_combout  & ( \rd_addr~1_combout  ) ) )

	.dataa(!\rd_addr~2_combout ),
	.datab(!\rd_addr~1_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\Equal2~0_combout ),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr~3 .extended_lut = "off";
defparam \rd_addr~3 .lut_mask = 64'h3333333333333337;
defparam \rd_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N34
dffeas \rd_en~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\rd_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_en~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_en~DUPLICATE .is_wysiwyg = "true";
defparam \rd_en~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \rd_addr~0 (
// Equation(s):
// \rd_addr~0_combout  = ( !\wr_en~DUPLICATE_q  & ( !\rd_en~DUPLICATE_q  ) )

	.dataa(!\rd_en~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_en~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr~0 .extended_lut = "off";
defparam \rd_addr~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \rd_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \inst|Add1~13 (
// Equation(s):
// \inst|Add1~13_sumout  = SUM(( \inst|refresh_cnt [0] ) + ( VCC ) + ( !VCC ))
// \inst|Add1~14  = CARRY(( \inst|refresh_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|refresh_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~13_sumout ),
	.cout(\inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~13 .extended_lut = "off";
defparam \inst|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N3
cyclonev_lcell_comb \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_sumout  = SUM(( \inst|refresh_cnt [1] ) + ( GND ) + ( \inst|Add1~14  ))
// \inst|Add1~6  = CARRY(( \inst|refresh_cnt [1] ) + ( GND ) + ( \inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|refresh_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~5_sumout ),
	.cout(\inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~5 .extended_lut = "off";
defparam \inst|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \inst|Add1~9 (
// Equation(s):
// \inst|Add1~9_sumout  = SUM(( \inst|refresh_cnt [2] ) + ( GND ) + ( \inst|Add1~6  ))
// \inst|Add1~10  = CARRY(( \inst|refresh_cnt [2] ) + ( GND ) + ( \inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|refresh_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~9_sumout ),
	.cout(\inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~9 .extended_lut = "off";
defparam \inst|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N7
dffeas \inst|refresh_cnt[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|refresh_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|refresh_cnt[2] .is_wysiwyg = "true";
defparam \inst|refresh_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N9
cyclonev_lcell_comb \inst|Add1~25 (
// Equation(s):
// \inst|Add1~25_sumout  = SUM(( \inst|refresh_cnt [3] ) + ( GND ) + ( \inst|Add1~10  ))
// \inst|Add1~26  = CARRY(( \inst|refresh_cnt [3] ) + ( GND ) + ( \inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|refresh_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~25_sumout ),
	.cout(\inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~25 .extended_lut = "off";
defparam \inst|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N11
dffeas \inst|refresh_cnt[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|refresh_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|refresh_cnt[3] .is_wysiwyg = "true";
defparam \inst|refresh_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \inst|Add1~33 (
// Equation(s):
// \inst|Add1~33_sumout  = SUM(( \inst|refresh_cnt [4] ) + ( GND ) + ( \inst|Add1~26  ))
// \inst|Add1~34  = CARRY(( \inst|refresh_cnt [4] ) + ( GND ) + ( \inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|refresh_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~33_sumout ),
	.cout(\inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~33 .extended_lut = "off";
defparam \inst|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N14
dffeas \inst|refresh_cnt[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|refresh_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|refresh_cnt[4] .is_wysiwyg = "true";
defparam \inst|refresh_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N15
cyclonev_lcell_comb \inst|Add1~37 (
// Equation(s):
// \inst|Add1~37_sumout  = SUM(( \inst|refresh_cnt [5] ) + ( GND ) + ( \inst|Add1~34  ))
// \inst|Add1~38  = CARRY(( \inst|refresh_cnt [5] ) + ( GND ) + ( \inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|refresh_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~37_sumout ),
	.cout(\inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~37 .extended_lut = "off";
defparam \inst|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N17
dffeas \inst|refresh_cnt[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|refresh_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|refresh_cnt[5] .is_wysiwyg = "true";
defparam \inst|refresh_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \inst|Add1~29 (
// Equation(s):
// \inst|Add1~29_sumout  = SUM(( \inst|refresh_cnt [6] ) + ( GND ) + ( \inst|Add1~38  ))
// \inst|Add1~30  = CARRY(( \inst|refresh_cnt [6] ) + ( GND ) + ( \inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|refresh_cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~29_sumout ),
	.cout(\inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~29 .extended_lut = "off";
defparam \inst|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N20
dffeas \inst|refresh_cnt[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|refresh_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|refresh_cnt[6] .is_wysiwyg = "true";
defparam \inst|refresh_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \inst|LessThan0~1 (
// Equation(s):
// \inst|LessThan0~1_combout  = ( !\inst|refresh_cnt [5] & ( (!\inst|refresh_cnt [6] & !\inst|refresh_cnt [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|refresh_cnt [6]),
	.datad(!\inst|refresh_cnt [4]),
	.datae(gnd),
	.dataf(!\inst|refresh_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~1 .extended_lut = "off";
defparam \inst|LessThan0~1 .lut_mask = 64'hF000F00000000000;
defparam \inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N21
cyclonev_lcell_comb \inst|Add1~21 (
// Equation(s):
// \inst|Add1~21_sumout  = SUM(( \inst|refresh_cnt [7] ) + ( GND ) + ( \inst|Add1~30  ))
// \inst|Add1~22  = CARRY(( \inst|refresh_cnt [7] ) + ( GND ) + ( \inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|refresh_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~21_sumout ),
	.cout(\inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~21 .extended_lut = "off";
defparam \inst|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N22
dffeas \inst|refresh_cnt[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|refresh_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|refresh_cnt[7] .is_wysiwyg = "true";
defparam \inst|refresh_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \inst|Add1~17 (
// Equation(s):
// \inst|Add1~17_sumout  = SUM(( \inst|refresh_cnt [8] ) + ( GND ) + ( \inst|Add1~22  ))
// \inst|Add1~18  = CARRY(( \inst|refresh_cnt [8] ) + ( GND ) + ( \inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|refresh_cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~17_sumout ),
	.cout(\inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~17 .extended_lut = "off";
defparam \inst|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N26
dffeas \inst|refresh_cnt[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|refresh_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|refresh_cnt[8] .is_wysiwyg = "true";
defparam \inst|refresh_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N27
cyclonev_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_sumout  = SUM(( \inst|refresh_cnt [9] ) + ( GND ) + ( \inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|refresh_cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~1 .extended_lut = "off";
defparam \inst|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N28
dffeas \inst|refresh_cnt[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|refresh_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|refresh_cnt[9] .is_wysiwyg = "true";
defparam \inst|refresh_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \inst|LessThan0~2 (
// Equation(s):
// \inst|LessThan0~2_combout  = ( \inst|refresh_cnt [9] & ( (!\inst|LessThan0~1_combout ) # (!\inst|LessThan0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|LessThan0~1_combout ),
	.datac(!\inst|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|refresh_cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~2 .extended_lut = "off";
defparam \inst|LessThan0~2 .lut_mask = 64'h00000000FCFCFCFC;
defparam \inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \inst|WideOr5~0 (
// Equation(s):
// \inst|WideOr5~0_combout  = ( !\inst|state [3] & ( \inst|state [0] & ( (!\inst|state [2] & \inst|state [1]) ) ) ) # ( \inst|state [3] & ( !\inst|state [0] & ( !\inst|state [2] $ (!\inst|state [1]) ) ) )

	.dataa(!\inst|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state [1]),
	.datae(!\inst|state [3]),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr5~0 .extended_lut = "off";
defparam \inst|WideOr5~0 .lut_mask = 64'h000055AA00AA0000;
defparam \inst|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = ( \inst|state_cnt [0] & ( !\inst|state_cnt [2] ) ) # ( !\inst|state_cnt [0] & ( !\inst|state_cnt [2] $ (!\inst|state_cnt [1]) ) )

	.dataa(gnd),
	.datab(!\inst|state_cnt [2]),
	.datac(gnd),
	.datad(!\inst|state_cnt [1]),
	.datae(gnd),
	.dataf(!\inst|state_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~0 .extended_lut = "off";
defparam \inst|Add0~0 .lut_mask = 64'h33CC33CCCCCCCCCC;
defparam \inst|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N42
cyclonev_lcell_comb \inst|state_cnt~1 (
// Equation(s):
// \inst|state_cnt~1_combout  = ( !\inst|Add0~0_combout  & ( \inst|state [4] & ( !\inst|WideNor0~combout  ) ) ) # ( \inst|Add0~0_combout  & ( !\inst|state [4] & ( (\inst|WideOr5~0_combout  & (\inst|WideNor0~combout  & !\inst|Equal7~0_combout )) ) ) ) # ( 
// !\inst|Add0~0_combout  & ( !\inst|state [4] & ( (!\inst|WideNor0~combout ) # ((\inst|WideOr5~0_combout  & !\inst|Equal7~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\inst|WideOr5~0_combout ),
	.datac(!\inst|WideNor0~combout ),
	.datad(!\inst|Equal7~0_combout ),
	.datae(!\inst|Add0~0_combout ),
	.dataf(!\inst|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state_cnt~1 .extended_lut = "off";
defparam \inst|state_cnt~1 .lut_mask = 64'hF3F00300F0F00000;
defparam \inst|state_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N44
dffeas \inst|state_cnt[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|state_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state_cnt[2] .is_wysiwyg = "true";
defparam \inst|state_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \inst|state_cnt~2 (
// Equation(s):
// \inst|state_cnt~2_combout  = ( \inst|state [4] & ( (!\inst|state [2] & !\inst|state [0]) ) ) # ( !\inst|state [4] & ( (!\inst|state [2] & (\inst|state [1] & (!\inst|state [3] $ (!\inst|state [0])))) # (\inst|state [2] & (\inst|state [3] & (!\inst|state 
// [0]))) ) )

	.dataa(!\inst|state [2]),
	.datab(!\inst|state [3]),
	.datac(!\inst|state [0]),
	.datad(!\inst|state [1]),
	.datae(gnd),
	.dataf(!\inst|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state_cnt~2 .extended_lut = "off";
defparam \inst|state_cnt~2 .lut_mask = 64'h10381038A0A0A0A0;
defparam \inst|state_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N10
dffeas \inst|state_cnt[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|state_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state_cnt[3] .is_wysiwyg = "true";
defparam \inst|state_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \inst|state_cnt~3 (
// Equation(s):
// \inst|state_cnt~3_combout  = ( \inst|state_cnt [3] & ( !\inst|state_cnt [0] ) ) # ( !\inst|state_cnt [3] & ( (!\inst|state_cnt [0] & (((\inst|state_cnt~2_combout ) # (\inst|state_cnt [2])) # (\inst|state_cnt [1]))) ) )

	.dataa(!\inst|state_cnt [1]),
	.datab(!\inst|state_cnt [2]),
	.datac(!\inst|state_cnt~2_combout ),
	.datad(!\inst|state_cnt [0]),
	.datae(gnd),
	.dataf(!\inst|state_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state_cnt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state_cnt~3 .extended_lut = "off";
defparam \inst|state_cnt~3 .lut_mask = 64'h7F007F00FF00FF00;
defparam \inst|state_cnt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N20
dffeas \inst|state_cnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|state_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state_cnt[0] .is_wysiwyg = "true";
defparam \inst|state_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N54
cyclonev_lcell_comb \inst|state_cnt~4 (
// Equation(s):
// \inst|state_cnt~4_combout  = ( \inst|state_cnt [1] & ( \inst|state [4] & ( (!\inst|WideNor0~combout  & \inst|state_cnt [0]) ) ) ) # ( !\inst|state_cnt [1] & ( \inst|state [4] & ( (!\inst|WideNor0~combout  & !\inst|state_cnt [0]) ) ) ) # ( \inst|state_cnt 
// [1] & ( !\inst|state [4] & ( (!\inst|WideNor0~combout  & (((\inst|state_cnt [0])))) # (\inst|WideNor0~combout  & (!\inst|Equal7~0_combout  & ((\inst|WideOr5~0_combout )))) ) ) ) # ( !\inst|state_cnt [1] & ( !\inst|state [4] & ( (!\inst|WideNor0~combout  & 
// (((!\inst|state_cnt [0])))) # (\inst|WideNor0~combout  & (!\inst|Equal7~0_combout  & ((\inst|WideOr5~0_combout )))) ) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|Equal7~0_combout ),
	.datac(!\inst|state_cnt [0]),
	.datad(!\inst|WideOr5~0_combout ),
	.datae(!\inst|state_cnt [1]),
	.dataf(!\inst|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state_cnt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state_cnt~4 .extended_lut = "off";
defparam \inst|state_cnt~4 .lut_mask = 64'hA0E40A4EA0A00A0A;
defparam \inst|state_cnt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N56
dffeas \inst|state_cnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|state_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state_cnt[1] .is_wysiwyg = "true";
defparam \inst|state_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N9
cyclonev_lcell_comb \inst|state_cnt~0 (
// Equation(s):
// \inst|state_cnt~0_combout  = ( \inst|state_cnt [0] & ( \inst|state_cnt [3] ) ) # ( !\inst|state_cnt [0] & ( (\inst|state_cnt [3] & ((\inst|state_cnt [2]) # (\inst|state_cnt [1]))) ) )

	.dataa(!\inst|state_cnt [1]),
	.datab(gnd),
	.datac(!\inst|state_cnt [2]),
	.datad(!\inst|state_cnt [3]),
	.datae(gnd),
	.dataf(!\inst|state_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state_cnt~0 .extended_lut = "off";
defparam \inst|state_cnt~0 .lut_mask = 64'h005F005F00FF00FF;
defparam \inst|state_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N11
dffeas \inst|state_cnt[3]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|state_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state_cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state_cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state_cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \inst|WideNor0 (
// Equation(s):
// \inst|WideNor0~combout  = ( !\inst|state_cnt [2] & ( (!\inst|state_cnt[3]~DUPLICATE_q  & (!\inst|state_cnt [0] & !\inst|state_cnt [1])) ) )

	.dataa(gnd),
	.datab(!\inst|state_cnt[3]~DUPLICATE_q ),
	.datac(!\inst|state_cnt [0]),
	.datad(!\inst|state_cnt [1]),
	.datae(gnd),
	.dataf(!\inst|state_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideNor0 .extended_lut = "off";
defparam \inst|WideNor0 .lut_mask = 64'hC000C00000000000;
defparam \inst|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb \inst|next[3]~1 (
// Equation(s):
// \inst|next[3]~1_combout  = ( \inst|WideNor0~combout  & ( \inst|state [0] & ( (!\inst|state [2] & (\inst|state [3] & (!\inst|state [1] $ (!\inst|state [4])))) # (\inst|state [2] & (!\inst|state [1] & (!\inst|state [4]))) ) ) ) # ( !\inst|WideNor0~combout  
// & ( \inst|state [0] & ( \inst|state [3] ) ) ) # ( \inst|WideNor0~combout  & ( !\inst|state [0] & ( (\inst|state [3] & ((!\inst|state [4]) # (!\inst|state [2]))) ) ) ) # ( !\inst|WideNor0~combout  & ( !\inst|state [0] & ( \inst|state [3] ) ) )

	.dataa(!\inst|state [1]),
	.datab(!\inst|state [4]),
	.datac(!\inst|state [3]),
	.datad(!\inst|state [2]),
	.datae(!\inst|WideNor0~combout ),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next[3]~1 .extended_lut = "off";
defparam \inst|next[3]~1 .lut_mask = 64'h0F0F0F0C0F0F0688;
defparam \inst|next[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \inst|next[3]~2 (
// Equation(s):
// \inst|next[3]~2_combout  = ( \inst|Equal7~0_combout  & ( \wr_en~DUPLICATE_q  & ( ((!\rd_en~DUPLICATE_q  & !\inst|LessThan0~2_combout )) # (\inst|next[3]~1_combout ) ) ) ) # ( !\inst|Equal7~0_combout  & ( \wr_en~DUPLICATE_q  & ( \inst|next[3]~1_combout  ) 
// ) ) # ( \inst|Equal7~0_combout  & ( !\wr_en~DUPLICATE_q  & ( \inst|next[3]~1_combout  ) ) ) # ( !\inst|Equal7~0_combout  & ( !\wr_en~DUPLICATE_q  & ( \inst|next[3]~1_combout  ) ) )

	.dataa(!\rd_en~DUPLICATE_q ),
	.datab(!\inst|LessThan0~2_combout ),
	.datac(!\inst|next[3]~1_combout ),
	.datad(gnd),
	.datae(!\inst|Equal7~0_combout ),
	.dataf(!\wr_en~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next[3]~2 .extended_lut = "off";
defparam \inst|next[3]~2 .lut_mask = 64'h0F0F0F0F0F0F8F8F;
defparam \inst|next[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N31
dffeas \inst|state[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|next[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state[3] .is_wysiwyg = "true";
defparam \inst|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N36
cyclonev_lcell_comb \inst|state[1]~1 (
// Equation(s):
// \inst|state[1]~1_combout  = (\inst|state [2] & ((!\inst|state [3]) # (\inst|state [4])))

	.dataa(!\inst|state [2]),
	.datab(!\inst|state [3]),
	.datac(!\inst|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[1]~1 .extended_lut = "off";
defparam \inst|state[1]~1 .lut_mask = 64'h4545454545454545;
defparam \inst|state[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N33
cyclonev_lcell_comb \inst|state[1]~0 (
// Equation(s):
// \inst|state[1]~0_combout  = ( \inst|state [2] & ( \inst|state [4] ) ) # ( !\inst|state [2] & ( (!\inst|state [4] & \inst|state [3]) ) )

	.dataa(!\inst|state [4]),
	.datab(!\inst|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[1]~0 .extended_lut = "off";
defparam \inst|state[1]~0 .lut_mask = 64'h2222222255555555;
defparam \inst|state[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \inst|state[1]~2 (
// Equation(s):
// \inst|state[1]~2_combout  = ( \reset~q  & ( \inst|state [0] ) ) # ( \reset~q  & ( !\inst|state [0] & ( (((\inst|state [2]) # (\inst|state [3])) # (\inst|state [4])) # (\inst|state [1]) ) ) )

	.dataa(!\inst|state [1]),
	.datab(!\inst|state [4]),
	.datac(!\inst|state [3]),
	.datad(!\inst|state [2]),
	.datae(!\reset~q ),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[1]~2 .extended_lut = "off";
defparam \inst|state[1]~2 .lut_mask = 64'h00007FFF0000FFFF;
defparam \inst|state[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N6
cyclonev_lcell_comb \inst|state[1]~3 (
// Equation(s):
// \inst|state[1]~3_combout  = ( \inst|state [1] & ( \inst|state [0] & ( (!\inst|WideNor0~combout  & \inst|state[1]~2_combout ) ) ) ) # ( !\inst|state [1] & ( \inst|state [0] & ( (\inst|WideNor0~combout  & (!\inst|state[1]~0_combout  & 
// \inst|state[1]~2_combout )) ) ) ) # ( \inst|state [1] & ( !\inst|state [0] & ( (\inst|state[1]~2_combout  & ((!\inst|state[1]~1_combout ) # (!\inst|WideNor0~combout ))) ) ) )

	.dataa(!\inst|state[1]~1_combout ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|state[1]~0_combout ),
	.datad(!\inst|state[1]~2_combout ),
	.datae(!\inst|state [1]),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[1]~3 .extended_lut = "off";
defparam \inst|state[1]~3 .lut_mask = 64'h000000EE003000CC;
defparam \inst|state[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N8
dffeas \inst|state[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|state[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state[1] .is_wysiwyg = "true";
defparam \inst|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \inst|refresh_cnt[8]~0 (
// Equation(s):
// \inst|refresh_cnt[8]~0_combout  = ( !\reset~q  & ( \inst|state [3] ) ) # ( \reset~q  & ( !\inst|state [3] & ( (!\inst|state [1] & (!\inst|state [4] & (\inst|state [2] & !\inst|state [0]))) ) ) ) # ( !\reset~q  & ( !\inst|state [3] ) )

	.dataa(!\inst|state [1]),
	.datab(!\inst|state [4]),
	.datac(!\inst|state [2]),
	.datad(!\inst|state [0]),
	.datae(!\reset~q ),
	.dataf(!\inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|refresh_cnt[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|refresh_cnt[8]~0 .extended_lut = "off";
defparam \inst|refresh_cnt[8]~0 .lut_mask = 64'hFFFF0800FFFF0000;
defparam \inst|refresh_cnt[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N2
dffeas \inst|refresh_cnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|refresh_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|refresh_cnt[0] .is_wysiwyg = "true";
defparam \inst|refresh_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N5
dffeas \inst|refresh_cnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|refresh_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|refresh_cnt[1] .is_wysiwyg = "true";
defparam \inst|refresh_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = ( \inst|refresh_cnt [2] & ( !\inst|refresh_cnt [8] & ( (!\inst|refresh_cnt [7] & (!\inst|refresh_cnt [3] & ((!\inst|refresh_cnt [1]) # (!\inst|refresh_cnt [0])))) ) ) ) # ( !\inst|refresh_cnt [2] & ( !\inst|refresh_cnt [8] & ( 
// (!\inst|refresh_cnt [7] & !\inst|refresh_cnt [3]) ) ) )

	.dataa(!\inst|refresh_cnt [1]),
	.datab(!\inst|refresh_cnt [7]),
	.datac(!\inst|refresh_cnt [0]),
	.datad(!\inst|refresh_cnt [3]),
	.datae(!\inst|refresh_cnt [2]),
	.dataf(!\inst|refresh_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~0 .extended_lut = "off";
defparam \inst|LessThan0~0 .lut_mask = 64'hCC00C80000000000;
defparam \inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N45
cyclonev_lcell_comb \inst|command[0]~0 (
// Equation(s):
// \inst|command[0]~0_combout  = ( \inst|Equal7~0_combout  & ( (\reset~q  & (\inst|refresh_cnt [9] & ((!\inst|LessThan0~0_combout ) # (!\inst|LessThan0~1_combout )))) ) )

	.dataa(!\reset~q ),
	.datab(!\inst|LessThan0~0_combout ),
	.datac(!\inst|refresh_cnt [9]),
	.datad(!\inst|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\inst|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|command[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|command[0]~0 .extended_lut = "off";
defparam \inst|command[0]~0 .lut_mask = 64'h0000000005040504;
defparam \inst|command[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N15
cyclonev_lcell_comb \inst|state[0]~5 (
// Equation(s):
// \inst|state[0]~5_combout  = ( !\inst|state [2] & ( (!\inst|state [4] & (\inst|state [3] & (!\inst|state [1] & \inst|state [0]))) ) )

	.dataa(!\inst|state [4]),
	.datab(!\inst|state [3]),
	.datac(!\inst|state [1]),
	.datad(!\inst|state [0]),
	.datae(gnd),
	.dataf(!\inst|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[0]~5 .extended_lut = "off";
defparam \inst|state[0]~5 .lut_mask = 64'h0020002000000000;
defparam \inst|state[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N30
cyclonev_lcell_comb \inst|state[0]~4 (
// Equation(s):
// \inst|state[0]~4_combout  = ( \inst|state [1] & ( (\inst|state [2] & ((!\inst|state [3]) # (\inst|state [4]))) ) ) # ( !\inst|state [1] & ( (!\inst|state [4] & (!\inst|state [3])) # (\inst|state [4] & ((\inst|state [2]))) ) )

	.dataa(!\inst|state [4]),
	.datab(!\inst|state [3]),
	.datac(!\inst|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[0]~4 .extended_lut = "off";
defparam \inst|state[0]~4 .lut_mask = 64'h8D8D8D8D0D0D0D0D;
defparam \inst|state[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N42
cyclonev_lcell_comb \inst|state[0]~6 (
// Equation(s):
// \inst|state[0]~6_combout  = ( \inst|state [0] & ( \inst|state[0]~4_combout  & ( ((\inst|state[1]~2_combout  & ((!\inst|WideNor0~combout ) # (\inst|state[0]~5_combout )))) # (\inst|command[0]~0_combout ) ) ) ) # ( !\inst|state [0] & ( 
// \inst|state[0]~4_combout  & ( ((\inst|state[1]~2_combout  & \inst|state[0]~5_combout )) # (\inst|command[0]~0_combout ) ) ) ) # ( \inst|state [0] & ( !\inst|state[0]~4_combout  & ( ((\inst|state[1]~2_combout  & ((!\inst|WideNor0~combout ) # 
// (\inst|state[0]~5_combout )))) # (\inst|command[0]~0_combout ) ) ) ) # ( !\inst|state [0] & ( !\inst|state[0]~4_combout  & ( ((\inst|state[1]~2_combout  & ((\inst|state[0]~5_combout ) # (\inst|WideNor0~combout )))) # (\inst|command[0]~0_combout ) ) ) )

	.dataa(!\inst|command[0]~0_combout ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|state[1]~2_combout ),
	.datad(!\inst|state[0]~5_combout ),
	.datae(!\inst|state [0]),
	.dataf(!\inst|state[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[0]~6 .extended_lut = "off";
defparam \inst|state[0]~6 .lut_mask = 64'h575F5D5F555F5D5F;
defparam \inst|state[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N43
dffeas \inst|state[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|state[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state[0] .is_wysiwyg = "true";
defparam \inst|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \inst|Equal7~0 (
// Equation(s):
// \inst|Equal7~0_combout  = ( !\inst|state [4] & ( (!\inst|state [0] & (!\inst|state [3] & (!\inst|state [2] & !\inst|state [1]))) ) )

	.dataa(!\inst|state [0]),
	.datab(!\inst|state [3]),
	.datac(!\inst|state [2]),
	.datad(!\inst|state [1]),
	.datae(gnd),
	.dataf(!\inst|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal7~0 .extended_lut = "off";
defparam \inst|Equal7~0 .lut_mask = 64'h8000800000000000;
defparam \inst|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N45
cyclonev_lcell_comb \inst|WideOr0~0 (
// Equation(s):
// \inst|WideOr0~0_combout  = ( \inst|state [0] & ( (!\inst|state [2] & ((!\inst|state [3]) # (!\inst|state [1]))) ) ) # ( !\inst|state [0] & ( !\inst|state [2] ) )

	.dataa(gnd),
	.datab(!\inst|state [3]),
	.datac(!\inst|state [1]),
	.datad(!\inst|state [2]),
	.datae(gnd),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr0~0 .extended_lut = "off";
defparam \inst|WideOr0~0 .lut_mask = 64'hFF00FF00FC00FC00;
defparam \inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \inst|next[4]~0 (
// Equation(s):
// \inst|next[4]~0_combout  = ( \inst|WideNor0~combout  & ( \inst|state [4] & ( ((!\rd_addr~0_combout  & (\inst|Equal7~0_combout  & !\inst|LessThan0~2_combout ))) # (\inst|WideOr0~0_combout ) ) ) ) # ( !\inst|WideNor0~combout  & ( \inst|state [4] ) ) # ( 
// \inst|WideNor0~combout  & ( !\inst|state [4] & ( (!\rd_addr~0_combout  & (\inst|Equal7~0_combout  & !\inst|LessThan0~2_combout )) ) ) ) # ( !\inst|WideNor0~combout  & ( !\inst|state [4] & ( (!\rd_addr~0_combout  & (\inst|Equal7~0_combout  & 
// !\inst|LessThan0~2_combout )) ) ) )

	.dataa(!\rd_addr~0_combout ),
	.datab(!\inst|Equal7~0_combout ),
	.datac(!\inst|WideOr0~0_combout ),
	.datad(!\inst|LessThan0~2_combout ),
	.datae(!\inst|WideNor0~combout ),
	.dataf(!\inst|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next[4]~0 .extended_lut = "off";
defparam \inst|next[4]~0 .lut_mask = 64'h22002200FFFF2F0F;
defparam \inst|next[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \inst|state[4]~feeder (
// Equation(s):
// \inst|state[4]~feeder_combout  = ( \inst|next[4]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|next[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[4]~feeder .extended_lut = "off";
defparam \inst|state[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|state[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N7
dffeas \inst|state[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|state[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state[4] .is_wysiwyg = "true";
defparam \inst|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N21
cyclonev_lcell_comb \inst|state[2]~8 (
// Equation(s):
// \inst|state[2]~8_combout  = ( \inst|state [0] & ( (!\inst|state [4] & (!\inst|state [1] & \inst|state [3])) ) ) # ( !\inst|state [0] & ( (!\inst|state [4] & \inst|state [3]) ) )

	.dataa(!\inst|state [4]),
	.datab(!\inst|state [1]),
	.datac(!\inst|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[2]~8 .extended_lut = "off";
defparam \inst|state[2]~8 .lut_mask = 64'h0A0A0A0A08080808;
defparam \inst|state[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N12
cyclonev_lcell_comb \inst|state[2]~7 (
// Equation(s):
// \inst|state[2]~7_combout  = ( \inst|state [1] & ( (!\inst|state [4]) # (!\inst|state [3]) ) ) # ( !\inst|state [1] & ( (!\inst|state [4] & \inst|state [3]) ) )

	.dataa(!\inst|state [4]),
	.datab(!\inst|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[2]~7 .extended_lut = "off";
defparam \inst|state[2]~7 .lut_mask = 64'h22222222EEEEEEEE;
defparam \inst|state[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N48
cyclonev_lcell_comb \inst|state[2]~9 (
// Equation(s):
// \inst|state[2]~9_combout  = ( \inst|state [2] & ( \inst|state [0] & ( (\inst|state[1]~2_combout  & ((!\inst|WideNor0~combout ) # (\inst|state[2]~8_combout ))) ) ) ) # ( !\inst|state [2] & ( \inst|state [0] & ( (\inst|WideNor0~combout  & 
// (\inst|state[1]~2_combout  & \inst|state[2]~7_combout )) ) ) ) # ( \inst|state [2] & ( !\inst|state [0] & ( (\inst|state[1]~2_combout  & ((!\inst|WideNor0~combout ) # (\inst|state[2]~8_combout ))) ) ) )

	.dataa(!\inst|state[2]~8_combout ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|state[1]~2_combout ),
	.datad(!\inst|state[2]~7_combout ),
	.datae(!\inst|state [2]),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[2]~9 .extended_lut = "off";
defparam \inst|state[2]~9 .lut_mask = 64'h00000D0D00030D0D;
defparam \inst|state[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N50
dffeas \inst|state[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|state[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state[2] .is_wysiwyg = "true";
defparam \inst|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N39
cyclonev_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = ( !\inst|state [0] & ( (!\inst|state [2] & (\inst|state [3] & (\inst|state [1] & \inst|state [4]))) ) )

	.dataa(!\inst|state [2]),
	.datab(!\inst|state [3]),
	.datac(!\inst|state [1]),
	.datad(!\inst|state [4]),
	.datae(gnd),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal1~0 .extended_lut = "off";
defparam \inst|Equal1~0 .lut_mask = 64'h0002000200000000;
defparam \inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \inst|wr_data_r~0 (
// Equation(s):
// \inst|wr_data_r~0_combout  = (\inst|wr_data_r [1]) # (\wr_en~DUPLICATE_q )

	.dataa(!\wr_en~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|wr_data_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|wr_data_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|wr_data_r~0 .extended_lut = "off";
defparam \inst|wr_data_r~0 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \inst|wr_data_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N34
dffeas \inst|wr_data_r[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|wr_data_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|wr_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|wr_data_r[1] .is_wysiwyg = "true";
defparam \inst|wr_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \inst|haddr_r~0 (
// Equation(s):
// \inst|haddr_r~0_combout  = ( \rd_en~DUPLICATE_q  ) # ( !\rd_en~DUPLICATE_q  & ( (!\wr_en~DUPLICATE_q  & \inst|haddr_r [0]) ) )

	.dataa(!\wr_en~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|haddr_r [0]),
	.datae(gnd),
	.dataf(!\rd_en~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|haddr_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|haddr_r~0 .extended_lut = "off";
defparam \inst|haddr_r~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \inst|haddr_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N32
dffeas \inst|haddr_r[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|haddr_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|haddr_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|haddr_r[0] .is_wysiwyg = "true";
defparam \inst|haddr_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \inst|addr[0]~0 (
// Equation(s):
// \inst|addr[0]~0_combout  = ( !\inst|state [0] & ( (\inst|state [1] & (\inst|state [4] & (\inst|haddr_r [0] & !\inst|state [2]))) ) )

	.dataa(!\inst|state [1]),
	.datab(!\inst|state [4]),
	.datac(!\inst|haddr_r [0]),
	.datad(!\inst|state [2]),
	.datae(gnd),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|addr[0]~0 .extended_lut = "off";
defparam \inst|addr[0]~0 .lut_mask = 64'h0100010000000000;
defparam \inst|addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \inst|addr_r[1]~0 (
// Equation(s):
// \inst|addr_r[1]~0_combout  = ( !\inst|state [0] & ( (\inst|state [4] & (\inst|haddr_r [0] & !\inst|state [2])) ) )

	.dataa(gnd),
	.datab(!\inst|state [4]),
	.datac(!\inst|haddr_r [0]),
	.datad(!\inst|state [2]),
	.datae(gnd),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|addr_r[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|addr_r[1]~0 .extended_lut = "off";
defparam \inst|addr_r[1]~0 .lut_mask = 64'h0300030000000000;
defparam \inst|addr_r[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \inst|addr_r[4]~1 (
// Equation(s):
// \inst|addr_r[4]~1_combout  = ( !\inst|state [0] & ( \inst|haddr_r [0] & ( (!\inst|state [1] & (\inst|state [4] & (!\inst|state [2]))) # (\inst|state [1] & (!\inst|state [4] & (\inst|state [2] & \inst|state [3]))) ) ) ) # ( !\inst|state [0] & ( 
// !\inst|haddr_r [0] & ( (\inst|state [1] & (!\inst|state [4] & (\inst|state [2] & \inst|state [3]))) ) ) )

	.dataa(!\inst|state [1]),
	.datab(!\inst|state [4]),
	.datac(!\inst|state [2]),
	.datad(!\inst|state [3]),
	.datae(!\inst|state [0]),
	.dataf(!\inst|haddr_r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|addr_r[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|addr_r[4]~1 .extended_lut = "off";
defparam \inst|addr_r[4]~1 .lut_mask = 64'h0004000020240000;
defparam \inst|addr_r[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = ( !\inst|state [0] & ( (\inst|state [1] & (!\inst|state [4] & (\inst|state [2] & \inst|state [3]))) ) )

	.dataa(!\inst|state [1]),
	.datab(!\inst|state [4]),
	.datac(!\inst|state [2]),
	.datad(!\inst|state [3]),
	.datae(gnd),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~0 .extended_lut = "off";
defparam \inst|Equal0~0 .lut_mask = 64'h0004000400000000;
defparam \inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \inst|addr_r~2 (
// Equation(s):
// \inst|addr_r~2_combout  = ( !\inst|state [0] & ( \inst|haddr_r [0] & ( (\inst|state [1] & ((!\inst|state [4] & (\inst|state [2] & \inst|state [3])) # (\inst|state [4] & (!\inst|state [2])))) ) ) ) # ( !\inst|state [0] & ( !\inst|haddr_r [0] & ( 
// (\inst|state [1] & (!\inst|state [4] & (\inst|state [2] & \inst|state [3]))) ) ) )

	.dataa(!\inst|state [1]),
	.datab(!\inst|state [4]),
	.datac(!\inst|state [2]),
	.datad(!\inst|state [3]),
	.datae(!\inst|state [0]),
	.dataf(!\inst|haddr_r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|addr_r~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|addr_r~2 .extended_lut = "off";
defparam \inst|addr_r~2 .lut_mask = 64'h0004000010140000;
defparam \inst|addr_r~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N18
cyclonev_lcell_comb \inst|WideOr12~0 (
// Equation(s):
// \inst|WideOr12~0_combout  = ( \inst|state [0] & ( (\inst|state [4] & !\inst|state [1]) ) ) # ( !\inst|state [0] & ( (!\inst|state [4] & (!\inst|state [1] & \inst|state [3])) ) )

	.dataa(!\inst|state [4]),
	.datab(!\inst|state [1]),
	.datac(gnd),
	.datad(!\inst|state [3]),
	.datae(gnd),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr12~0 .extended_lut = "off";
defparam \inst|WideOr12~0 .lut_mask = 64'h0088008844444444;
defparam \inst|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \inst|command[0]~1 (
// Equation(s):
// \inst|command[0]~1_combout  = ( \inst|command [0] & ( \inst|state [2] & ( ((!\inst|WideNor0~combout  & \inst|state[1]~2_combout )) # (\inst|command[0]~0_combout ) ) ) ) # ( !\inst|command [0] & ( \inst|state [2] & ( \inst|command[0]~0_combout  ) ) ) # ( 
// \inst|command [0] & ( !\inst|state [2] & ( ((\inst|state[1]~2_combout  & ((!\inst|WideNor0~combout ) # (\inst|WideOr12~0_combout )))) # (\inst|command[0]~0_combout ) ) ) ) # ( !\inst|command [0] & ( !\inst|state [2] & ( ((\inst|WideNor0~combout  & 
// (\inst|WideOr12~0_combout  & \inst|state[1]~2_combout ))) # (\inst|command[0]~0_combout ) ) ) )

	.dataa(!\inst|command[0]~0_combout ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|WideOr12~0_combout ),
	.datad(!\inst|state[1]~2_combout ),
	.datae(!\inst|command [0]),
	.dataf(!\inst|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|command[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|command[0]~1 .extended_lut = "off";
defparam \inst|command[0]~1 .lut_mask = 64'h555755DF555555DD;
defparam \inst|command[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N56
dffeas \inst|command[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|command[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|command[0] .is_wysiwyg = "true";
defparam \inst|command[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N0
cyclonev_lcell_comb \inst|addr[10]~1 (
// Equation(s):
// \inst|addr[10]~1_combout  = ( !\inst|state [4] & ( \inst|state [0] & ( \inst|command [0] ) ) ) # ( \inst|state [4] & ( !\inst|state [0] & ( (!\inst|state [2] & \inst|state [1]) ) ) ) # ( !\inst|state [4] & ( !\inst|state [0] & ( (\inst|command [0] & 
// ((!\inst|state [2]) # ((!\inst|state [3]) # (!\inst|state [1])))) ) ) )

	.dataa(!\inst|state [2]),
	.datab(!\inst|state [3]),
	.datac(!\inst|command [0]),
	.datad(!\inst|state [1]),
	.datae(!\inst|state [4]),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|addr[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|addr[10]~1 .extended_lut = "off";
defparam \inst|addr[10]~1 .lut_mask = 64'h0F0E00AA0F0F0000;
defparam \inst|addr[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \inst|addr_r[11]~3 (
// Equation(s):
// \inst|addr_r[11]~3_combout  = ( \inst|haddr_r [0] & ( (!\inst|state [0] & (\inst|state [4] & (!\inst|state [2] & !\inst|state [1]))) ) )

	.dataa(!\inst|state [0]),
	.datab(!\inst|state [4]),
	.datac(!\inst|state [2]),
	.datad(!\inst|state [1]),
	.datae(gnd),
	.dataf(!\inst|haddr_r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|addr_r[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|addr_r[11]~3 .extended_lut = "off";
defparam \inst|addr_r[11]~3 .lut_mask = 64'h0000000020002000;
defparam \inst|addr_r[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N51
cyclonev_lcell_comb \inst|WideOr9~0 (
// Equation(s):
// \inst|WideOr9~0_combout  = ( \inst|state [4] & ( (!\inst|state [2] & (\inst|state [0] & !\inst|state [1])) ) ) # ( !\inst|state [4] & ( (!\inst|state [1] & (!\inst|state [2] $ (\inst|state [0]))) ) )

	.dataa(!\inst|state [2]),
	.datab(gnd),
	.datac(!\inst|state [0]),
	.datad(!\inst|state [1]),
	.datae(gnd),
	.dataf(!\inst|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr9~0 .extended_lut = "off";
defparam \inst|WideOr9~0 .lut_mask = 64'hA500A5000A000A00;
defparam \inst|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \inst|command~2 (
// Equation(s):
// \inst|command~2_combout  = ( \reset~q  & ( \inst|state [0] & ( \inst|state [3] ) ) ) # ( \reset~q  & ( !\inst|state [0] & ( ((!\inst|state [1] & (!\inst|state [4] & !\inst|state [2]))) # (\inst|state [3]) ) ) )

	.dataa(!\inst|state [1]),
	.datab(!\inst|state [4]),
	.datac(!\inst|state [3]),
	.datad(!\inst|state [2]),
	.datae(!\reset~q ),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|command~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|command~2 .extended_lut = "off";
defparam \inst|command~2 .lut_mask = 64'h00008F0F00000F0F;
defparam \inst|command~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \inst|command~3 (
// Equation(s):
// \inst|command~3_combout  = ( \inst|LessThan0~0_combout  & ( \inst|refresh_cnt [9] & ( (!\inst|command~2_combout ) # ((!\inst|Equal7~0_combout  & (!\inst|WideOr9~0_combout )) # (\inst|Equal7~0_combout  & ((\inst|LessThan0~1_combout )))) ) ) ) # ( 
// !\inst|LessThan0~0_combout  & ( \inst|refresh_cnt [9] & ( (!\inst|command~2_combout ) # ((!\inst|WideOr9~0_combout  & !\inst|Equal7~0_combout )) ) ) ) # ( \inst|LessThan0~0_combout  & ( !\inst|refresh_cnt [9] & ( (!\inst|WideOr9~0_combout ) # 
// ((!\inst|command~2_combout ) # (\inst|Equal7~0_combout )) ) ) ) # ( !\inst|LessThan0~0_combout  & ( !\inst|refresh_cnt [9] & ( (!\inst|WideOr9~0_combout ) # ((!\inst|command~2_combout ) # (\inst|Equal7~0_combout )) ) ) )

	.dataa(!\inst|WideOr9~0_combout ),
	.datab(!\inst|command~2_combout ),
	.datac(!\inst|Equal7~0_combout ),
	.datad(!\inst|LessThan0~1_combout ),
	.datae(!\inst|LessThan0~0_combout ),
	.dataf(!\inst|refresh_cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|command~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|command~3 .extended_lut = "off";
defparam \inst|command~3 .lut_mask = 64'hEFEFEFEFECECECEF;
defparam \inst|command~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \inst|state[0]~10 (
// Equation(s):
// \inst|state[0]~10_combout  = (!\inst|state[1]~2_combout ) # (\inst|WideNor0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state[1]~2_combout ),
	.datad(!\inst|WideNor0~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state[0]~10 .extended_lut = "off";
defparam \inst|state[0]~10 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \inst|state[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N31
dffeas \inst|command[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|command~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|command [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|command[3] .is_wysiwyg = "true";
defparam \inst|command[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \inst|command~4 (
// Equation(s):
// \inst|command~4_combout  = ( \inst|state [0] & ( \inst|state [4] & ( ((!\reset~q ) # (\inst|state [2])) # (\inst|state [1]) ) ) ) # ( !\inst|state [0] & ( \inst|state [4] ) ) # ( \inst|state [0] & ( !\inst|state [4] & ( (!\reset~q ) # ((!\inst|state [1] & 
// ((!\inst|state [2]))) # (\inst|state [1] & ((!\inst|state [3]) # (\inst|state [2])))) ) ) ) # ( !\inst|state [0] & ( !\inst|state [4] & ( (!\inst|state [1]) # (((!\reset~q ) # (\inst|state [2])) # (\inst|state [3])) ) ) )

	.dataa(!\inst|state [1]),
	.datab(!\inst|state [3]),
	.datac(!\inst|state [2]),
	.datad(!\reset~q ),
	.datae(!\inst|state [0]),
	.dataf(!\inst|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|command~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|command~4 .extended_lut = "off";
defparam \inst|command~4 .lut_mask = 64'hFFBFFFE5FFFFFF5F;
defparam \inst|command~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N37
dffeas \inst|command[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|command~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|command [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|command[4] .is_wysiwyg = "true";
defparam \inst|command[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N51
cyclonev_lcell_comb \inst|Equal2~0 (
// Equation(s):
// \inst|Equal2~0_combout  = ( !\inst|state [0] & ( (\inst|state [2] & (!\inst|state [3] & (\inst|state [4] & !\inst|state [1]))) ) )

	.dataa(!\inst|state [2]),
	.datab(!\inst|state [3]),
	.datac(!\inst|state [4]),
	.datad(!\inst|state [1]),
	.datae(gnd),
	.dataf(!\inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal2~0 .extended_lut = "off";
defparam \inst|Equal2~0 .lut_mask = 64'h0400040000000000;
defparam \inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N52
dffeas \inst|rd_ready_r (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_ready_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_ready_r .is_wysiwyg = "true";
defparam \inst|rd_ready_r .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N12
cyclonev_lcell_comb \ready[0]~0 (
// Equation(s):
// \ready[0]~0_combout  = ( \Equal2~0_combout  & ( \inst|rd_ready_r~q  & ( (!\LessThan1~0_combout ) # ((!\Equal2~1_combout ) # ((!\Equal2~2_combout ) # (!\LessThan1~1_combout ))) ) ) ) # ( !\Equal2~0_combout  & ( \inst|rd_ready_r~q  ) )

	.dataa(!\LessThan1~0_combout ),
	.datab(!\Equal2~1_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\LessThan1~1_combout ),
	.datae(!\Equal2~0_combout ),
	.dataf(!\inst|rd_ready_r~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ready[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ready[0]~0 .extended_lut = "off";
defparam \ready[0]~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \ready[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N4
dffeas \ready[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ready[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ready[0] .is_wysiwyg = "true";
defparam \ready[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N48
cyclonev_lcell_comb \ready[1]~1 (
// Equation(s):
// \ready[1]~1_combout  = !\counter[1]~DUPLICATE_q 

	.dataa(!\counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ready[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ready[1]~1 .extended_lut = "off";
defparam \ready[1]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \ready[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N1
dffeas \ready[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ready[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ready[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ready[1] .is_wysiwyg = "true";
defparam \ready[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = ( \counter[1]~DUPLICATE_q  & ( !counter[2] ) ) # ( !\counter[1]~DUPLICATE_q  & ( counter[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~0 .extended_lut = "off";
defparam \Add1~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N40
dffeas \ready[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ready[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ready[2] .is_wysiwyg = "true";
defparam \ready[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N45
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = ( counter[2] & ( \counter[1]~DUPLICATE_q  & ( !counter[3] ) ) ) # ( !counter[2] & ( \counter[1]~DUPLICATE_q  & ( counter[3] ) ) ) # ( counter[2] & ( !\counter[1]~DUPLICATE_q  & ( counter[3] ) ) ) # ( !counter[2] & ( 
// !\counter[1]~DUPLICATE_q  & ( counter[3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[3]),
	.datae(!counter[2]),
	.dataf(!\counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00FF00FF00FFFF00;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N46
dffeas \ready[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ready[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ready[3] .is_wysiwyg = "true";
defparam \ready[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N24
cyclonev_lcell_comb \inst|rd_data_r[1]~0 (
// Equation(s):
// \inst|rd_data_r[1]~0_combout  = ( \inst|state [4] & ( \reset~q  & ( (!\inst|state [0] & (!\inst|state [3] & (\inst|state [2] & !\inst|state [1]))) ) ) ) # ( \inst|state [4] & ( !\reset~q  ) ) # ( !\inst|state [4] & ( !\reset~q  ) )

	.dataa(!\inst|state [0]),
	.datab(!\inst|state [3]),
	.datac(!\inst|state [2]),
	.datad(!\inst|state [1]),
	.datae(!\inst|state [4]),
	.dataf(!\reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd_data_r[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd_data_r[1]~0 .extended_lut = "off";
defparam \inst|rd_data_r[1]~0 .lut_mask = 64'hFFFFFFFF00000800;
defparam \inst|rd_data_r[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N7
dffeas \inst|rd_data_r[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(vcc),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[1] .is_wysiwyg = "true";
defparam \inst|rd_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y4_N38
dffeas \data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data[1] .is_wysiwyg = "true";
defparam \data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \inst|rd_data_r[2]~feeder (
// Equation(s):
// \inst|rd_data_r[2]~feeder_combout  = ( \DRAM_DQ[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd_data_r[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd_data_r[2]~feeder .extended_lut = "off";
defparam \inst|rd_data_r[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rd_data_r[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N46
dffeas \inst|rd_data_r[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|rd_data_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[2] .is_wysiwyg = "true";
defparam \inst|rd_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y4_N44
dffeas \data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data[2] .is_wysiwyg = "true";
defparam \data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \inst|rd_data_r[0]~feeder (
// Equation(s):
// \inst|rd_data_r[0]~feeder_combout  = ( \DRAM_DQ[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd_data_r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd_data_r[0]~feeder .extended_lut = "off";
defparam \inst|rd_data_r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rd_data_r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N31
dffeas \inst|rd_data_r[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|rd_data_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[0] .is_wysiwyg = "true";
defparam \inst|rd_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y4_N2
dffeas \data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data[0] .is_wysiwyg = "true";
defparam \data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N19
dffeas \inst|rd_data_r[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(vcc),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[3] .is_wysiwyg = "true";
defparam \inst|rd_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N48
cyclonev_lcell_comb \data[3]~feeder (
// Equation(s):
// \data[3]~feeder_combout  = ( \inst|rd_data_r [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rd_data_r [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[3]~feeder .extended_lut = "off";
defparam \data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N50
dffeas \data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data[3] .is_wysiwyg = "true";
defparam \data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N24
cyclonev_lcell_comb \H0|WideOr6~0 (
// Equation(s):
// \H0|WideOr6~0_combout  = ( data[3] & ( (data[0] & (!data[1] $ (!data[2]))) ) ) # ( !data[3] & ( (!data[1] & (!data[2] $ (!data[0]))) ) )

	.dataa(!data[1]),
	.datab(!data[2]),
	.datac(!data[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr6~0 .extended_lut = "off";
defparam \H0|WideOr6~0 .lut_mask = 64'h2828282806060606;
defparam \H0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N39
cyclonev_lcell_comb \H0|WideOr5~0 (
// Equation(s):
// \H0|WideOr5~0_combout  = ( data[1] & ( data[2] & ( (!data[0]) # (data[3]) ) ) ) # ( !data[1] & ( data[2] & ( !data[3] $ (!data[0]) ) ) ) # ( data[1] & ( !data[2] & ( (data[3] & data[0]) ) ) )

	.dataa(!data[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[0]),
	.datae(!data[1]),
	.dataf(!data[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr5~0 .extended_lut = "off";
defparam \H0|WideOr5~0 .lut_mask = 64'h0000005555AAFF55;
defparam \H0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N27
cyclonev_lcell_comb \H0|WideOr4~0 (
// Equation(s):
// \H0|WideOr4~0_combout  = ( data[3] & ( (data[2] & ((!data[0]) # (data[1]))) ) ) # ( !data[3] & ( (data[1] & (!data[2] & !data[0])) ) )

	.dataa(!data[1]),
	.datab(!data[2]),
	.datac(gnd),
	.datad(!data[0]),
	.datae(gnd),
	.dataf(!data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr4~0 .extended_lut = "off";
defparam \H0|WideOr4~0 .lut_mask = 64'h4400440033113311;
defparam \H0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N30
cyclonev_lcell_comb \H0|WideOr3~0 (
// Equation(s):
// \H0|WideOr3~0_combout  = ( data[3] & ( (data[1] & (!data[2] $ (data[0]))) ) ) # ( !data[3] & ( (!data[1] & (!data[2] $ (!data[0]))) # (data[1] & (data[2] & data[0])) ) )

	.dataa(!data[1]),
	.datab(!data[2]),
	.datac(!data[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr3~0 .extended_lut = "off";
defparam \H0|WideOr3~0 .lut_mask = 64'h2929292941414141;
defparam \H0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N33
cyclonev_lcell_comb \H0|WideOr2~0 (
// Equation(s):
// \H0|WideOr2~0_combout  = ( data[3] & ( (!data[1] & (!data[2] & data[0])) ) ) # ( !data[3] & ( ((!data[1] & data[2])) # (data[0]) ) )

	.dataa(!data[1]),
	.datab(!data[2]),
	.datac(gnd),
	.datad(!data[0]),
	.datae(gnd),
	.dataf(!data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr2~0 .extended_lut = "off";
defparam \H0|WideOr2~0 .lut_mask = 64'h22FF22FF00880088;
defparam \H0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N6
cyclonev_lcell_comb \H0|WideOr1~0 (
// Equation(s):
// \H0|WideOr1~0_combout  = ( data[3] & ( (data[2] & (!data[1] & data[0])) ) ) # ( !data[3] & ( (!data[2] & ((data[0]) # (data[1]))) # (data[2] & (data[1] & data[0])) ) )

	.dataa(gnd),
	.datab(!data[2]),
	.datac(!data[1]),
	.datad(!data[0]),
	.datae(gnd),
	.dataf(!data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr1~0 .extended_lut = "off";
defparam \H0|WideOr1~0 .lut_mask = 64'h0CCF0CCF00300030;
defparam \H0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N9
cyclonev_lcell_comb \H0|WideOr0~0 (
// Equation(s):
// \H0|WideOr0~0_combout  = ( data[3] & ( ((!data[2]) # (data[0])) # (data[1]) ) ) # ( !data[3] & ( (!data[1] & (data[2])) # (data[1] & ((!data[2]) # (!data[0]))) ) )

	.dataa(!data[1]),
	.datab(!data[2]),
	.datac(gnd),
	.datad(!data[0]),
	.datae(gnd),
	.dataf(!data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr0~0 .extended_lut = "off";
defparam \H0|WideOr0~0 .lut_mask = 64'h77667766DDFFDDFF;
defparam \H0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \inst|rd_data_r[5]~feeder (
// Equation(s):
// \inst|rd_data_r[5]~feeder_combout  = ( \DRAM_DQ[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd_data_r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd_data_r[5]~feeder .extended_lut = "off";
defparam \inst|rd_data_r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rd_data_r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N4
dffeas \inst|rd_data_r[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|rd_data_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[5] .is_wysiwyg = "true";
defparam \inst|rd_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y8_N8
dffeas \data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data[5] .is_wysiwyg = "true";
defparam \data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N25
dffeas \inst|rd_data_r[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(vcc),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[4] .is_wysiwyg = "true";
defparam \inst|rd_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y8_N32
dffeas \data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data[4] .is_wysiwyg = "true";
defparam \data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N37
dffeas \inst|rd_data_r[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(vcc),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[7] .is_wysiwyg = "true";
defparam \inst|rd_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y8_N23
dffeas \data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data[7] .is_wysiwyg = "true";
defparam \data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \inst|rd_data_r[6]~feeder (
// Equation(s):
// \inst|rd_data_r[6]~feeder_combout  = ( \DRAM_DQ[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd_data_r[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd_data_r[6]~feeder .extended_lut = "off";
defparam \inst|rd_data_r[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rd_data_r[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N41
dffeas \inst|rd_data_r[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|rd_data_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[6] .is_wysiwyg = "true";
defparam \inst|rd_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y8_N14
dffeas \data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data[6] .is_wysiwyg = "true";
defparam \data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N15
cyclonev_lcell_comb \H1|WideOr6~0 (
// Equation(s):
// \H1|WideOr6~0_combout  = ( data[7] & ( data[6] & ( (!data[5] & data[4]) ) ) ) # ( !data[7] & ( data[6] & ( (!data[5] & !data[4]) ) ) ) # ( data[7] & ( !data[6] & ( (data[5] & data[4]) ) ) ) # ( !data[7] & ( !data[6] & ( (!data[5] & data[4]) ) ) )

	.dataa(gnd),
	.datab(!data[5]),
	.datac(!data[4]),
	.datad(gnd),
	.datae(!data[7]),
	.dataf(!data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr6~0 .extended_lut = "off";
defparam \H1|WideOr6~0 .lut_mask = 64'h0C0C0303C0C00C0C;
defparam \H1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N18
cyclonev_lcell_comb \H1|WideOr5~0 (
// Equation(s):
// \H1|WideOr5~0_combout  = ( data[7] & ( data[6] & ( (!data[4]) # (data[5]) ) ) ) # ( !data[7] & ( data[6] & ( !data[4] $ (!data[5]) ) ) ) # ( data[7] & ( !data[6] & ( (data[4] & data[5]) ) ) )

	.dataa(gnd),
	.datab(!data[4]),
	.datac(gnd),
	.datad(!data[5]),
	.datae(!data[7]),
	.dataf(!data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr5~0 .extended_lut = "off";
defparam \H1|WideOr5~0 .lut_mask = 64'h0000003333CCCCFF;
defparam \H1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N27
cyclonev_lcell_comb \H1|WideOr4~0 (
// Equation(s):
// \H1|WideOr4~0_combout  = ( data[6] & ( (data[7] & ((!data[4]) # (data[5]))) ) ) # ( !data[6] & ( (data[5] & (!data[4] & !data[7])) ) )

	.dataa(gnd),
	.datab(!data[5]),
	.datac(!data[4]),
	.datad(!data[7]),
	.datae(gnd),
	.dataf(!data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr4~0 .extended_lut = "off";
defparam \H1|WideOr4~0 .lut_mask = 64'h3000300000F300F3;
defparam \H1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N0
cyclonev_lcell_comb \H1|WideOr3~0 (
// Equation(s):
// \H1|WideOr3~0_combout  = ( data[5] & ( (!data[6] & (data[7] & !data[4])) # (data[6] & ((data[4]))) ) ) # ( !data[5] & ( (!data[7] & (!data[6] $ (!data[4]))) ) )

	.dataa(!data[7]),
	.datab(!data[6]),
	.datac(gnd),
	.datad(!data[4]),
	.datae(gnd),
	.dataf(!data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr3~0 .extended_lut = "off";
defparam \H1|WideOr3~0 .lut_mask = 64'h2288228844334433;
defparam \H1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N36
cyclonev_lcell_comb \H1|WideOr2~0 (
// Equation(s):
// \H1|WideOr2~0_combout  = ( data[5] & ( (!data[7] & data[4]) ) ) # ( !data[5] & ( (!data[6] & ((data[4]))) # (data[6] & (!data[7])) ) )

	.dataa(!data[7]),
	.datab(!data[6]),
	.datac(gnd),
	.datad(!data[4]),
	.datae(gnd),
	.dataf(!data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr2~0 .extended_lut = "off";
defparam \H1|WideOr2~0 .lut_mask = 64'h22EE22EE00AA00AA;
defparam \H1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N39
cyclonev_lcell_comb \H1|WideOr1~0 (
// Equation(s):
// \H1|WideOr1~0_combout  = ( data[6] & ( (data[4] & (!data[7] $ (!data[5]))) ) ) # ( !data[6] & ( (!data[7] & ((data[4]) # (data[5]))) ) )

	.dataa(!data[7]),
	.datab(gnd),
	.datac(!data[5]),
	.datad(!data[4]),
	.datae(gnd),
	.dataf(!data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr1~0 .extended_lut = "off";
defparam \H1|WideOr1~0 .lut_mask = 64'h0AAA0AAA005A005A;
defparam \H1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N3
cyclonev_lcell_comb \H1|WideOr0~0 (
// Equation(s):
// \H1|WideOr0~0_combout  = ( data[6] & ( (!data[7] & ((!data[5]) # (!data[4]))) # (data[7] & ((data[4]) # (data[5]))) ) ) # ( !data[6] & ( (data[5]) # (data[7]) ) )

	.dataa(!data[7]),
	.datab(gnd),
	.datac(!data[5]),
	.datad(!data[4]),
	.datae(gnd),
	.dataf(!data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr0~0 .extended_lut = "off";
defparam \H1|WideOr0~0 .lut_mask = 64'h5F5F5F5FAFF5AFF5;
defparam \H1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \inst|rd_data_r[11]~feeder (
// Equation(s):
// \inst|rd_data_r[11]~feeder_combout  = ( \DRAM_DQ[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd_data_r[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd_data_r[11]~feeder .extended_lut = "off";
defparam \inst|rd_data_r[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rd_data_r[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N55
dffeas \inst|rd_data_r[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|rd_data_r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[11] .is_wysiwyg = "true";
defparam \inst|rd_data_r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y8_N53
dffeas \data[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data[11] .is_wysiwyg = "true";
defparam \data[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \inst|rd_data_r[10]~feeder (
// Equation(s):
// \inst|rd_data_r[10]~feeder_combout  = ( \DRAM_DQ[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd_data_r[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd_data_r[10]~feeder .extended_lut = "off";
defparam \inst|rd_data_r[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rd_data_r[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N49
dffeas \inst|rd_data_r[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|rd_data_r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[10] .is_wysiwyg = "true";
defparam \inst|rd_data_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y8_N50
dffeas \data[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data[10] .is_wysiwyg = "true";
defparam \data[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \inst|rd_data_r[9]~feeder (
// Equation(s):
// \inst|rd_data_r[9]~feeder_combout  = ( \DRAM_DQ[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd_data_r[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd_data_r[9]~feeder .extended_lut = "off";
defparam \inst|rd_data_r[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rd_data_r[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N16
dffeas \inst|rd_data_r[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|rd_data_r[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[9] .is_wysiwyg = "true";
defparam \inst|rd_data_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N45
cyclonev_lcell_comb \data[9]~feeder (
// Equation(s):
// \data[9]~feeder_combout  = ( \inst|rd_data_r [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rd_data_r [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[9]~feeder .extended_lut = "off";
defparam \data[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N47
dffeas \data[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data[9] .is_wysiwyg = "true";
defparam \data[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N13
dffeas \inst|rd_data_r[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(vcc),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[8] .is_wysiwyg = "true";
defparam \inst|rd_data_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y8_N44
dffeas \data[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data[8] .is_wysiwyg = "true";
defparam \data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N24
cyclonev_lcell_comb \H2|WideOr6~0 (
// Equation(s):
// \H2|WideOr6~0_combout  = ( data[8] & ( (!data[11] & (!data[10] & !data[9])) # (data[11] & (!data[10] $ (!data[9]))) ) ) # ( !data[8] & ( (!data[11] & (data[10] & !data[9])) ) )

	.dataa(!data[11]),
	.datab(gnd),
	.datac(!data[10]),
	.datad(!data[9]),
	.datae(gnd),
	.dataf(!data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr6~0 .extended_lut = "off";
defparam \H2|WideOr6~0 .lut_mask = 64'h0A000A00A550A550;
defparam \H2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N54
cyclonev_lcell_comb \H2|WideOr5~0 (
// Equation(s):
// \H2|WideOr5~0_combout  = ( data[11] & ( (!data[8] & (data[10])) # (data[8] & ((data[9]))) ) ) # ( !data[11] & ( (data[10] & (!data[8] $ (!data[9]))) ) )

	.dataa(gnd),
	.datab(!data[8]),
	.datac(!data[10]),
	.datad(!data[9]),
	.datae(gnd),
	.dataf(!data[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr5~0 .extended_lut = "off";
defparam \H2|WideOr5~0 .lut_mask = 64'h030C030C0C3F0C3F;
defparam \H2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N57
cyclonev_lcell_comb \H2|WideOr4~0 (
// Equation(s):
// \H2|WideOr4~0_combout  = ( data[11] & ( (data[10] & ((!data[8]) # (data[9]))) ) ) # ( !data[11] & ( (!data[10] & (!data[8] & data[9])) ) )

	.dataa(!data[10]),
	.datab(!data[8]),
	.datac(!data[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr4~0 .extended_lut = "off";
defparam \H2|WideOr4~0 .lut_mask = 64'h0808080845454545;
defparam \H2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N33
cyclonev_lcell_comb \H2|WideOr3~0 (
// Equation(s):
// \H2|WideOr3~0_combout  = ( data[9] & ( data[8] & ( data[10] ) ) ) # ( !data[9] & ( data[8] & ( (!data[11] & !data[10]) ) ) ) # ( data[9] & ( !data[8] & ( (data[11] & !data[10]) ) ) ) # ( !data[9] & ( !data[8] & ( (!data[11] & data[10]) ) ) )

	.dataa(!data[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[10]),
	.datae(!data[9]),
	.dataf(!data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr3~0 .extended_lut = "off";
defparam \H2|WideOr3~0 .lut_mask = 64'h00AA5500AA0000FF;
defparam \H2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N9
cyclonev_lcell_comb \H2|WideOr2~0 (
// Equation(s):
// \H2|WideOr2~0_combout  = ( data[9] & ( data[8] & ( !data[11] ) ) ) # ( !data[9] & ( data[8] & ( (!data[11]) # (!data[10]) ) ) ) # ( !data[9] & ( !data[8] & ( (!data[11] & data[10]) ) ) )

	.dataa(!data[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[10]),
	.datae(!data[9]),
	.dataf(!data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr2~0 .extended_lut = "off";
defparam \H2|WideOr2~0 .lut_mask = 64'h00AA0000FFAAAAAA;
defparam \H2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N48
cyclonev_lcell_comb \H2|WideOr1~0 (
// Equation(s):
// \H2|WideOr1~0_combout  = ( data[8] & ( !data[11] $ (((!data[9] & data[10]))) ) ) # ( !data[8] & ( (data[9] & (!data[11] & !data[10])) ) )

	.dataa(gnd),
	.datab(!data[9]),
	.datac(!data[11]),
	.datad(!data[10]),
	.datae(gnd),
	.dataf(!data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr1~0 .extended_lut = "off";
defparam \H2|WideOr1~0 .lut_mask = 64'h30003000F03CF03C;
defparam \H2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N51
cyclonev_lcell_comb \H2|WideOr0~0 (
// Equation(s):
// \H2|WideOr0~0_combout  = ( data[8] & ( (!data[10] $ (!data[9])) # (data[11]) ) ) # ( !data[8] & ( (!data[10] $ (!data[11])) # (data[9]) ) )

	.dataa(!data[10]),
	.datab(!data[9]),
	.datac(gnd),
	.datad(!data[11]),
	.datae(gnd),
	.dataf(!data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr0~0 .extended_lut = "off";
defparam \H2|WideOr0~0 .lut_mask = 64'h77BB77BB66FF66FF;
defparam \H2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \inst|rd_data_r[15]~feeder (
// Equation(s):
// \inst|rd_data_r[15]~feeder_combout  = ( \DRAM_DQ[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd_data_r[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd_data_r[15]~feeder .extended_lut = "off";
defparam \inst|rd_data_r[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rd_data_r[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N28
dffeas \inst|rd_data_r[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\inst|rd_data_r[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[15] .is_wysiwyg = "true";
defparam \inst|rd_data_r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y4_N23
dffeas \data[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data[15] .is_wysiwyg = "true";
defparam \data[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N58
dffeas \inst|rd_data_r[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(vcc),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[13] .is_wysiwyg = "true";
defparam \inst|rd_data_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y4_N14
dffeas \data[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data[13] .is_wysiwyg = "true";
defparam \data[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y3_N4
dffeas \inst|rd_data_r[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(vcc),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[12] .is_wysiwyg = "true";
defparam \inst|rd_data_r[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N51
cyclonev_lcell_comb \data[12]~feeder (
// Equation(s):
// \data[12]~feeder_combout  = ( \inst|rd_data_r [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rd_data_r [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[12]~feeder .extended_lut = "off";
defparam \data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N53
dffeas \data[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data[12] .is_wysiwyg = "true";
defparam \data[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N52
dffeas \inst|rd_data_r[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~q ),
	.sload(vcc),
	.ena(\inst|rd_data_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rd_data_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rd_data_r[14] .is_wysiwyg = "true";
defparam \inst|rd_data_r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y4_N17
dffeas \data[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rd_data_r [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ready[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data[14] .is_wysiwyg = "true";
defparam \data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N54
cyclonev_lcell_comb \H3|WideOr6~0 (
// Equation(s):
// \H3|WideOr6~0_combout  = ( data[14] & ( (!data[13] & (!data[15] $ (data[12]))) ) ) # ( !data[14] & ( (data[12] & (!data[15] $ (data[13]))) ) )

	.dataa(!data[15]),
	.datab(!data[13]),
	.datac(!data[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr6~0 .extended_lut = "off";
defparam \H3|WideOr6~0 .lut_mask = 64'h0909090984848484;
defparam \H3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N57
cyclonev_lcell_comb \H3|WideOr5~0 (
// Equation(s):
// \H3|WideOr5~0_combout  = ( data[12] & ( (!data[15] & (!data[13] & data[14])) # (data[15] & (data[13])) ) ) # ( !data[12] & ( (data[14] & ((data[13]) # (data[15]))) ) )

	.dataa(!data[15]),
	.datab(!data[13]),
	.datac(!data[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr5~0 .extended_lut = "off";
defparam \H3|WideOr5~0 .lut_mask = 64'h0707070719191919;
defparam \H3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N18
cyclonev_lcell_comb \H3|WideOr4~0 (
// Equation(s):
// \H3|WideOr4~0_combout  = ( data[14] & ( (data[15] & ((!data[12]) # (data[13]))) ) ) # ( !data[14] & ( (!data[12] & (data[13] & !data[15])) ) )

	.dataa(!data[12]),
	.datab(!data[13]),
	.datac(!data[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr4~0 .extended_lut = "off";
defparam \H3|WideOr4~0 .lut_mask = 64'h202020200B0B0B0B;
defparam \H3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N45
cyclonev_lcell_comb \H3|WideOr3~0 (
// Equation(s):
// \H3|WideOr3~0_combout  = ( data[15] & ( (data[13] & (!data[12] $ (data[14]))) ) ) # ( !data[15] & ( (!data[12] & (!data[13] & data[14])) # (data[12] & (!data[13] $ (data[14]))) ) )

	.dataa(!data[12]),
	.datab(!data[13]),
	.datac(!data[14]),
	.datad(gnd),
	.datae(!data[15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr3~0 .extended_lut = "off";
defparam \H3|WideOr3~0 .lut_mask = 64'h4949212149492121;
defparam \H3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N3
cyclonev_lcell_comb \H3|WideOr2~0 (
// Equation(s):
// \H3|WideOr2~0_combout  = ( data[15] & ( data[12] & ( (!data[13] & !data[14]) ) ) ) # ( !data[15] & ( data[12] ) ) # ( !data[15] & ( !data[12] & ( (!data[13] & data[14]) ) ) )

	.dataa(gnd),
	.datab(!data[13]),
	.datac(!data[14]),
	.datad(gnd),
	.datae(!data[15]),
	.dataf(!data[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr2~0 .extended_lut = "off";
defparam \H3|WideOr2~0 .lut_mask = 64'h0C0C0000FFFFC0C0;
defparam \H3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N15
cyclonev_lcell_comb \H3|WideOr1~0 (
// Equation(s):
// \H3|WideOr1~0_combout  = ( data[14] & ( data[12] & ( !data[15] $ (!data[13]) ) ) ) # ( !data[14] & ( data[12] & ( !data[15] ) ) ) # ( !data[14] & ( !data[12] & ( (!data[15] & data[13]) ) ) )

	.dataa(!data[15]),
	.datab(gnd),
	.datac(!data[13]),
	.datad(gnd),
	.datae(!data[14]),
	.dataf(!data[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr1~0 .extended_lut = "off";
defparam \H3|WideOr1~0 .lut_mask = 64'h0A0A0000AAAA5A5A;
defparam \H3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N21
cyclonev_lcell_comb \H3|WideOr0~0 (
// Equation(s):
// \H3|WideOr0~0_combout  = ( data[14] & ( (!data[12] & ((!data[15]) # (data[13]))) # (data[12] & ((!data[13]) # (data[15]))) ) ) # ( !data[14] & ( (data[15]) # (data[13]) ) )

	.dataa(!data[12]),
	.datab(gnd),
	.datac(!data[13]),
	.datad(!data[15]),
	.datae(gnd),
	.dataf(!data[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr0~0 .extended_lut = "off";
defparam \H3|WideOr0~0 .lut_mask = 64'h0FFF0FFFFA5FFA5F;
defparam \H3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
