{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481005277906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481005277911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 01:21:17 2016 " "Processing started: Tue Dec 06 01:21:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481005277911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005277911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005277914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481005278346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481005278346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_4-SYN " "Found design unit 1: shift_register_4-SYN" {  } { { "shift_register_4.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/shift_register_4.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299639 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_4 " "Found entity 1: shift_register_4" {  } { { "shift_register_4.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/shift_register_4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmittop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xmittop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xmitTop-rtl " "Found design unit 1: xmitTop-rtl" {  } { { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299641 ""} { "Info" "ISGN_ENTITY_NAME" "1 xmitTop " "Found entity 1: xmitTop" {  } { { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FSM-arch " "Found design unit 1: in_FSM-arch" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299644 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FSM " "Found entity 1: in_FSM" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299644 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main_FSM.v " "Can't analyze file -- file main_FSM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1481005299649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8-SYN " "Found design unit 1: fifo_8-SYN" {  } { { "fifo_8.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/fifo_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299651 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_8 " "Found entity 1: fifo_8" {  } { { "fifo_8.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/fifo_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299651 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "input_fsm.vhd " "Can't analyze file -- file input_fsm.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1481005299654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FSM-rtl " "Found design unit 1: out_FSM-rtl" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299656 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FSM " "Found entity 1: out_FSM" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-SYN " "Found design unit 1: output_buffer-SYN" {  } { { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299659 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Found entity 1: output_buffer" {  } { { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fsm_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_FSM_tester " "Found entity 1: out_FSM_tester" {  } { { "out_FSM_tester.v" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuff-SYN " "Found design unit 1: inbuff-SYN" {  } { { "inbuff.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuff.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299664 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuff " "Found entity 1: inbuff" {  } { { "inbuff.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuff.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inBuffer-arch " "Found design unit 1: inBuffer-arch" {  } { { "inBuffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299666 ""} { "Info" "ISGN_ENTITY_NAME" "1 inBuffer " "Found entity 1: inBuffer" {  } { { "inBuffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuffcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuffcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuffcon-SYN " "Found design unit 1: inbuffcon-SYN" {  } { { "inbuffcon.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuffcon.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299669 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuffcon " "Found entity 1: inbuffcon" {  } { { "inbuffcon.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/inbuffcon.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1-SYN " "Found design unit 1: fifo_1-SYN" {  } { { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/FIFO_1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299671 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_1 " "Found entity 1: FIFO_1" {  } { { "FIFO_1.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/FIFO_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discard_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file discard_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 discard_logic-arch " "Found design unit 1: discard_logic-arch" {  } { { "discard_logic.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/discard_logic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299674 ""} { "Info" "ISGN_ENTITY_NAME" "1 discard_logic " "Found entity 1: discard_logic" {  } { { "discard_logic.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/discard_logic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_FSM-rtl " "Found design unit 1: priority_FSM-rtl" {  } { { "priority_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_FSM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299674 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_FSM " "Found entity 1: priority_FSM" {  } { { "priority_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481005299674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005299674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock out_FSM_tester.v(13) " "Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for \"clock\"" {  } { { "out_FSM_tester.v" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM_tester.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481005299681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "priority_FSM " "Elaborating entity \"priority_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481005299851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_lo_in priority_FSM.vhd(40) " "VHDL Process Statement warning at priority_FSM.vhd(40): signal \"data_lo_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_FSM.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481005299854 "|priority_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl_block_lo_in priority_FSM.vhd(41) " "VHDL Process Statement warning at priority_FSM.vhd(41): signal \"ctrl_block_lo_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_FSM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481005299854 "|priority_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_hi_in priority_FSM.vhd(43) " "VHDL Process Statement warning at priority_FSM.vhd(43): signal \"data_hi_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_FSM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481005299854 "|priority_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl_block_hi_in priority_FSM.vhd(44) " "VHDL Process Statement warning at priority_FSM.vhd(44): signal \"ctrl_block_hi_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/priority_FSM.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481005299854 "|priority_FSM"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481005301341 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481005301804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481005302204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481005302204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "78 " "Implemented 78 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481005302314 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481005302314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481005302314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481005302314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "904 " "Peak virtual memory: 904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481005302379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 01:21:42 2016 " "Processing ended: Tue Dec 06 01:21:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481005302379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481005302379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481005302379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481005302379 ""}
