-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/cordic_test/test_test_sch_tb_isim_beh.exe" -prj "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/cordic_test/test_test_sch_tb_beh.prj" "work.test_test_sch_tb" "work.glbl" 
