//------------------------------------------------------------------------------
// Copyright (c) 2012 by Silicon Laboratories. 
// All rights reserved. This program and the accompanying materials
// are made available under the terms of the Silicon Laboratories End User 
// License Agreement which accompanies this distribution, and is available at
// http://developer.silabs.com/legal/version/v10/License_Agreement_v10.htm
// Original content and implementation provided by Silicon Laboratories.
//------------------------------------------------------------------------------
//
// This file applies to the SIM3C1XX_PBCFG_A module
//
// Version: 1

#ifndef __SI32_PBCFG_A_SUPPORT_H__
#define __SI32_PBCFG_A_SUPPORT_H__

#include <stdint.h>

#ifdef __cplusplus
extern "C" {
#endif

//-----------------------------------------------------------------------------
// Define crossbar0 high and low masks

#define SI32_PBCFG_A_XBAR0L_USART0EN            0x00000001
#define SI32_PBCFG_A_XBAR0L_USART0FCEN          0x00000002
#define SI32_PBCFG_A_XBAR0L_USART0CEN           0x00000004
#define SI32_PBCFG_A_XBAR0L_SPI0EN              0x00000008
#define SI32_PBCFG_A_XBAR0L_SPI0NSSEN           0x00000010
#define SI32_PBCFG_A_XBAR0L_USART1EN            0x00000020
#define SI32_PBCFG_A_XBAR0L_USART1FCEN          0x00000040
#define SI32_PBCFG_A_XBAR0L_USART1CEN           0x00000080
#define SI32_PBCFG_A_XBAR0L_EECI0EN             0x00040000
#define SI32_PBCFG_A_XBAR0L_ECI0EN              0x00080000
#define SI32_PBCFG_A_XBAR0L_ECI1EN              0x00100000
#define SI32_PBCFG_A_XBAR0L_I2S0TXEN            0x00200000
#define SI32_PBCFG_A_XBAR0L_I2C0EN              0x00400000
#define SI32_PBCFG_A_XBAR0L_CMP0SEN             0x00800000
#define SI32_PBCFG_A_XBAR0L_CMP0AEN             0x01000000
#define SI32_PBCFG_A_XBAR0L_CMP1SEN             0x02000000
#define SI32_PBCFG_A_XBAR0L_CMP1AEN             0x04000000
#define SI32_PBCFG_A_XBAR0L_TMR0CTEN            0x08000000
#define SI32_PBCFG_A_XBAR0L_TMR0EXEN            0x10000000
#define SI32_PBCFG_A_XBAR0L_TMR1CTEN            0x20000000
#define SI32_PBCFG_A_XBAR0L_TMR1EXEN            0x40000000

#define SI32_PBCFG_A_XBAR0H_UART0EN             0x00000001
#define SI32_PBCFG_A_XBAR0H_UART0FCEN           0x00000002
#define SI32_PBCFG_A_XBAR0H_UART1EN             0x00000004
#define SI32_PBCFG_A_XBAR0H_SPI1EN              0x00000008
#define SI32_PBCFG_A_XBAR0H_SPI1NSSEN           0x00000010
#define SI32_PBCFG_A_XBAR0H_SPI2EN              0x00000020
#define SI32_PBCFG_A_XBAR0H_SPI2NSSEN           0x00000040
#define SI32_PBCFG_A_XBAR0H_AHBEN               0x00000080

//-----------------------------------------------------------------------------
// Define crossbar1 masks

#define SI32_PBCFG_A_XBAR1_CMP0SEN              0x00000004
#define SI32_PBCFG_A_XBAR1_CMP1SEN              0x00000008
#define SI32_PBCFG_A_XBAR1_SPI1EN               0x00000010
#define SI32_PBCFG_A_XBAR1_SPI1NSSEN            0x00000020
#define SI32_PBCFG_A_XBAR1_RTC0EN               0x00000040
#define SI32_PBCFG_A_XBAR1_SPI2EN               0x00000080
#define SI32_PBCFG_A_XBAR1_SPI2NSSEN            0x00000100
#define SI32_PBCFG_A_XBAR1_USART1EN             0x00000200
#define SI32_PBCFG_A_XBAR1_USART1FCEN           0x00000400
#define SI32_PBCFG_A_XBAR1_USART1CEN            0x00000800
#define SI32_PBCFG_A_XBAR1_UART0EN              0x00001000
#define SI32_PBCFG_A_XBAR1_UART0FCEN            0x00002000
#define SI32_PBCFG_A_XBAR1_I2S0TXEN             0x00004000
#define SI32_PBCFG_A_XBAR1_I2C0EN               0x00008000
#define SI32_PBCFG_A_XBAR1_UART1EN              0x00010000
#define SI32_PBCFG_A_XBAR1_I2S0RXEN             0x00020000
#define SI32_PBCFG_A_XBAR1_LPT0OEN              0x00080000
#define SI32_PBCFG_A_XBAR1_I2C1EN               0x00100000
#define SI32_PBCFG_A_XBAR1_KILLHDEN             0x00200000

//-----------------------------------------------------------------------------
// Define crossbar0 signal parameter values

typedef enum SI32_PBCFG_A_XBAR0_Enum
{
    SI32_XBAR0_USART0       = 0x00,
    SI32_XBAR0_USART0FC     = 0x01,
    SI32_XBAR0_USART0C      = 0x02,
    SI32_XBAR0_SPI0         = 0x03,
    SI32_XBAR0_SPI0NSS      = 0x04,
    SI32_XBAR0_USART1       = 0x05,
    SI32_XBAR0_USART1FC     = 0x06,
    SI32_XBAR0_USART1C      = 0x07,
    SI32_XBAR0_EECI0        = 0x12,
    SI32_XBAR0_ECI0         = 0x13,
    SI32_XBAR0_ECI1         = 0x14,
    SI32_XBAR0_I2S0TX       = 0x15,
    SI32_XBAR0_I2C0         = 0x16,
    SI32_XBAR0_CMP0S        = 0x17,
    SI32_XBAR0_CMP0A        = 0x18,
    SI32_XBAR0_CMP1S        = 0x19,
    SI32_XBAR0_CMP1A        = 0x1A,
    SI32_XBAR0_TMR0CT       = 0x1B,
    SI32_XBAR0_TMR0EX       = 0x1C,
    SI32_XBAR0_TMR1CT       = 0x1D,
    SI32_XBAR0_TMR1EX       = 0x1E,

    SI32_XBAR0_UART0        = 0x20,
    SI32_XBAR0_UART0FC      = 0x21,
    SI32_XBAR0_UART1        = 0x22,
    SI32_XBAR0_SPI1         = 0x23,
    SI32_XBAR0_SPI1NSS      = 0x24,
    SI32_XBAR0_SPI2         = 0x25,
    SI32_XBAR0_SPI2NSS      = 0x26,
    SI32_XBAR0_AHB          = 0x27,

    SI32_XBAR0_EPCA0_CEX0   = 0x81,
    SI32_XBAR0_EPCA0_CEX0_1 = 0x82,
    SI32_XBAR0_EPCA0_CEX0_2 = 0x83,
    SI32_XBAR0_EPCA0_CEX0_3 = 0x84,
    SI32_XBAR0_EPCA0_CEX0_4 = 0x85,
    SI32_XBAR0_EPCA0_CEX0_5 = 0x86,

    SI32_XBAR0_PCA0_CEX0    = 0xA1,
    SI32_XBAR0_PCA0_CEX0_1  = 0xA3,

    SI32_XBAR0_PCA1_CEX0    = 0xC1,
    SI32_XBAR0_PCA1_CEX0_1  = 0xC3
}
SI32_PBCFG_A_XBAR0_Enum_Type;

//-----------------------------------------------------------------------------
// Define crossbar1 signal parameter values

typedef enum SI32_PBCFG_A_XBAR1_Enum
{
    SI32_XBAR1_CMP0S        = 0x02,
    SI32_XBAR1_CMP1S        = 0x03,
    SI32_XBAR1_SPI1         = 0x04,
    SI32_XBAR1_SPI1NSS      = 0x05,
    SI32_XBAR1_RTC0         = 0x06,
    SI32_XBAR1_SPI2         = 0x07,
    SI32_XBAR1_SPI2NSS      = 0x08,
    SI32_XBAR1_USART1       = 0x09,
    SI32_XBAR1_USART1FC     = 0x0A,
    SI32_XBAR1_USART1C      = 0x0B,
    SI32_XBAR1_UART0        = 0x0C,
    SI32_XBAR1_UART0FC      = 0x0D,
    SI32_XBAR1_I2S0TX       = 0x0E,
    SI32_XBAR1_I2C0         = 0x0F,
    SI32_XBAR1_UART1        = 0x10,
    SI32_XBAR1_I2S0RX       = 0x11,
    SI32_XBAR1_LPT0O        = 0x13,
    SI32_XBAR1_I2C1         = 0x14,
    SI32_XBAR1_KILLHD       = 0x15,

    SI32_XBAR1_SSG0_EX0     = 0x81,
    SI32_XBAR1_SSG0_EX0_1   = 0x82,
    SI32_XBAR1_SSG0_EX0_3   = 0x83
}
SI32_PBCFG_A_XBAR1_Enum_Type;

#ifdef __cplusplus
}
#endif

#endif // __SI32_PBCFG_A_SUPPORT_H__

//-eof--------------------------------------------------------------------------
