#!/bin/ksh
 
# Template script for running Cadence Incisive simulator (NCSIM) on Cadence Encounter Test generated test vectors.
 
#  Generated by Genus(TM) Synthesis Solution 17.22-s017_1
 
export WORKDIR=./test_scripts
 
# // Edit +sdf_file option to replace 'DEFAULT.sdf' with sdf file.
# // +sdf_file option overrides the sdft file defined in sdf_annotate step in mainsim.v

# // Replace +TIMING with +SDF_Maximum, +SDF_Minimum, +SDF_Typical 
# // to simulate with corresponding timing information respective

irun \
   +access+rwc \
   +ncstatus \
   +nc64bit \
   +TESTFILE1=$WORKDIR/testresults/verilog/VER.FULLSCAN_TIMED.counter_atpg.data.scan.ex1.ts1.verilog \
   +TESTFILE2=$WORKDIR/testresults/verilog/VER.FULLSCAN_TIMED.counter_atpg.data.logic.ex1.ts2.verilog \
   +HEARTBEAT \
   +FAILSET \
   +nctimescale+1ns/1ps \
   +ncoverride_timescale \
   +libext+.v+.V+.z+.Z+.gz \
   +define+simvision \
   +define+sdf_annotate \
   +sdf_verbose \
   +sdf_file+DEFAULT.sdf \
   +ncerror+CUSFNF \
   +define+TIMING \
   +nclibdirname+$WORKDIR/Inca_libs_13_18_21 \
   -l $WORKDIR/ncverilog_FULLSCAN_TIMED.log \
  -v /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib \
$WORKDIR/counter.test_netlist.v \
$WORKDIR/testresults/verilog/VER.FULLSCAN_TIMED.counter_atpg.mainsim.v

