/*
 * Copyright (c) 2015-2016, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef _DT_BINDINGS_SOC_TEGRA186_POWERGATE_H
#define _DT_BINDINGS_SOC_TEGRA186_POWERGATE_H

#define TEGRA186_POWERGATE_AUD		0
#define TEGRA186_POWERGATE_DFD		1
#define TEGRA186_POWERGATE_DISP		2
#define TEGRA186_POWERGATE_DISPB	3
#define TEGRA186_POWERGATE_DISPC	4
#define TEGRA186_POWERGATE_ISPA		5
#define TEGRA186_POWERGATE_NVDEC	6
#define TEGRA186_POWERGATE_NVJPG	7
#define TEGRA186_POWERGATE_MPE		8
#define TEGRA186_POWERGATE_PCX		9
#define TEGRA186_POWERGATE_SAX		10
#define TEGRA186_POWERGATE_VE		11
#define TEGRA186_POWERGATE_VIC		12
#define TEGRA186_POWERGATE_XUSBA	13
#define TEGRA186_POWERGATE_XUSBB	14
#define TEGRA186_POWERGATE_XUSBC	15
#define TEGRA186_POWERGATE_GPU		43

#endif
