TimeQuest Timing Analyzer report for M3
Thu Jun 18 20:04:20 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Recovery: 'FPGA_CLK'
 15. Removal: 'FPGA_CLK'
 16. Minimum Pulse Width: 'FPGA_CLK'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Setup Transfers
 24. Hold Transfers
 25. Recovery Transfers
 26. Removal Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths
 30. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Thu Jun 18 20:04:18 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 10.11 MHz ; 10.11 MHz       ; FPGA_CLK   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -88.931 ; -1615.406     ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Recovery Summary                 ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 5.378 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Removal Summary                  ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 2.309 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 1.933 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                          ;
+---------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -88.931 ; host_itf:inst10|my_clk_cnt[0]                                                                                ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.993     ;
; -88.854 ; host_itf:inst10|my_clk_cnt[1]                                                                                ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.916     ;
; -88.769 ; host_itf:inst10|my_clk_cnt[2]                                                                                ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.831     ;
; -88.733 ; host_itf:inst10|my_clk_cnt[3]                                                                                ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.795     ;
; -88.598 ; host_itf:inst10|my_clk_cnt[4]                                                                                ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.660     ;
; -88.562 ; host_itf:inst10|my_clk_cnt[5]                                                                                ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.624     ;
; -88.476 ; host_itf:inst10|my_clk_cnt[6]                                                                                ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.538     ;
; -88.346 ; host_itf:inst10|my_clk_cnt[7]                                                                                ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.408     ;
; -88.199 ; host_itf:inst10|my_clk_cnt[8]                                                                                ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.261     ;
; -88.063 ; host_itf:inst10|my_clk_cnt[9]                                                                                ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.125     ;
; -88.027 ; host_itf:inst10|my_clk_cnt[10]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 99.089     ;
; -87.892 ; host_itf:inst10|my_clk_cnt[11]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 98.954     ;
; -87.856 ; host_itf:inst10|my_clk_cnt[12]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 98.918     ;
; -87.720 ; host_itf:inst10|my_clk_cnt[13]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 98.782     ;
; -87.634 ; host_itf:inst10|my_clk_cnt[14]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 98.696     ;
; -87.568 ; host_itf:inst10|my_clk_cnt[15]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.022      ; 98.630     ;
; -87.365 ; host_itf:inst10|my_clk_cnt[16]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 98.424     ;
; -87.288 ; host_itf:inst10|my_clk_cnt[17]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 98.347     ;
; -87.203 ; host_itf:inst10|my_clk_cnt[18]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 98.262     ;
; -87.167 ; host_itf:inst10|my_clk_cnt[19]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 98.226     ;
; -87.032 ; host_itf:inst10|my_clk_cnt[20]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 98.091     ;
; -86.996 ; host_itf:inst10|my_clk_cnt[21]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 98.055     ;
; -86.910 ; host_itf:inst10|my_clk_cnt[22]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 97.969     ;
; -86.780 ; host_itf:inst10|my_clk_cnt[23]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 97.839     ;
; -86.633 ; host_itf:inst10|my_clk_cnt[24]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 97.692     ;
; -86.497 ; host_itf:inst10|my_clk_cnt[25]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 97.556     ;
; -86.461 ; host_itf:inst10|my_clk_cnt[26]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 97.520     ;
; -86.326 ; host_itf:inst10|my_clk_cnt[27]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 97.385     ;
; -86.290 ; host_itf:inst10|my_clk_cnt[28]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 97.349     ;
; -86.154 ; host_itf:inst10|my_clk_cnt[29]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 97.213     ;
; -86.068 ; host_itf:inst10|my_clk_cnt[30]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 97.127     ;
; -85.165 ; host_itf:inst10|my_clk_cnt[31]                                                                               ; host_itf:inst10|seg_clk                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.019      ; 96.224     ;
; -5.297  ; processor:inst1|cnt_clk[23]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 15.358     ;
; -5.211  ; processor:inst1|cnt_clk[23]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 15.272     ;
; -5.125  ; processor:inst1|cnt_clk[23]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 15.186     ;
; -5.084  ; processor:inst1|cnt_clk[20]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 15.145     ;
; -5.039  ; processor:inst1|cnt_clk[23]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 15.100     ;
; -4.998  ; processor:inst1|cnt_clk[20]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 15.059     ;
; -4.953  ; processor:inst1|cnt_clk[23]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 15.014     ;
; -4.912  ; processor:inst1|cnt_clk[20]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.973     ;
; -4.884  ; processor:inst1|cnt_clk[22]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.945     ;
; -4.872  ; processor:inst1|cnt_clk[17]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.944     ;
; -4.867  ; processor:inst1|cnt_clk[23]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.928     ;
; -4.852  ; processor:inst1|cnt_clk[18]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.924     ;
; -4.826  ; processor:inst1|cnt_clk[20]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.887     ;
; -4.818  ; processor:inst1|s_constK[6]                                                                                  ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 14.869     ;
; -4.799  ; processor:inst1|cnt_clk[25]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.871     ;
; -4.798  ; processor:inst1|cnt_clk[22]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.859     ;
; -4.786  ; processor:inst1|cnt_clk[17]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.858     ;
; -4.781  ; processor:inst1|cnt_clk[23]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[56] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.842     ;
; -4.766  ; processor:inst1|cnt_clk[18]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.838     ;
; -4.762  ; processor:inst1|cnt_clk[27]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.834     ;
; -4.740  ; processor:inst1|cnt_clk[20]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.801     ;
; -4.713  ; processor:inst1|cnt_clk[21]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.774     ;
; -4.713  ; processor:inst1|cnt_clk[25]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.785     ;
; -4.712  ; processor:inst1|cnt_clk[22]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.773     ;
; -4.700  ; processor:inst1|cnt_clk[17]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.772     ;
; -4.680  ; processor:inst1|cnt_clk[18]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.752     ;
; -4.676  ; processor:inst1|cnt_clk[27]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.748     ;
; -4.667  ; processor:inst1|cnt_clk[19]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.739     ;
; -4.654  ; processor:inst1|cnt_clk[20]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.715     ;
; -4.627  ; processor:inst1|cnt_clk[21]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.688     ;
; -4.627  ; processor:inst1|cnt_clk[25]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.699     ;
; -4.626  ; processor:inst1|cnt_clk[22]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.687     ;
; -4.614  ; processor:inst1|cnt_clk[17]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.686     ;
; -4.614  ; processor:inst1|cnt_clk[24]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.686     ;
; -4.594  ; processor:inst1|cnt_clk[18]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.666     ;
; -4.591  ; processor:inst1|cnt_clk[23]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[55] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.652     ;
; -4.590  ; processor:inst1|cnt_clk[27]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.662     ;
; -4.582  ; processor:inst1|s_constK[5]                                                                                  ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.001      ; 14.623     ;
; -4.581  ; processor:inst1|cnt_clk[29]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.653     ;
; -4.581  ; processor:inst1|cnt_clk[19]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.653     ;
; -4.568  ; processor:inst1|cnt_clk[20]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[56] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.629     ;
; -4.554  ; processor:inst1|cnt_clk[30]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.626     ;
; -4.541  ; processor:inst1|cnt_clk[21]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.602     ;
; -4.541  ; processor:inst1|cnt_clk[25]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.613     ;
; -4.540  ; processor:inst1|cnt_clk[22]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.601     ;
; -4.528  ; processor:inst1|cnt_clk[17]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.600     ;
; -4.528  ; processor:inst1|cnt_clk[24]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.600     ;
; -4.525  ; processor:inst1|s_constK[4]                                                                                  ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.001      ; 14.566     ;
; -4.508  ; processor:inst1|cnt_clk[18]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.580     ;
; -4.505  ; processor:inst1|cnt_clk[23]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[54] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.566     ;
; -4.504  ; processor:inst1|cnt_clk[27]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.576     ;
; -4.495  ; processor:inst1|cnt_clk[29]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.567     ;
; -4.495  ; processor:inst1|cnt_clk[19]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.567     ;
; -4.480  ; processor:inst1|cnt_clk[16]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.552     ;
; -4.468  ; processor:inst1|cnt_clk[30]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.540     ;
; -4.455  ; processor:inst1|cnt_clk[21]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.516     ;
; -4.455  ; processor:inst1|cnt_clk[25]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.527     ;
; -4.455  ; processor:inst1|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[2] ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 14.510     ;
; -4.454  ; processor:inst1|cnt_clk[22]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.515     ;
; -4.442  ; processor:inst1|cnt_clk[17]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.514     ;
; -4.442  ; processor:inst1|cnt_clk[24]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.514     ;
; -4.434  ; processor:inst1|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[2] ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[9]                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 14.485     ;
; -4.432  ; processor:inst1|cnt_clk[26]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.504     ;
; -4.422  ; processor:inst1|cnt_clk[18]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.494     ;
; -4.419  ; processor:inst1|cnt_clk[23]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[53] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.480     ;
; -4.418  ; processor:inst1|cnt_clk[27]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.490     ;
; -4.409  ; processor:inst1|cnt_clk[29]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.481     ;
; -4.409  ; processor:inst1|cnt_clk[19]                                                                                  ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.032      ; 14.481     ;
+---------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst10|seg_clk                                                                                                                                                                                             ; host_itf:inst10|seg_clk                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|state.IDLE                                                                                                                                                                                          ; processor:inst1|state.IDLE                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[30]                                                                                                                                                                                         ; processor:inst1|pow_acc[30]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[30]                                                                                                                                                                                             ; processor:inst1|acc[30]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[63]                                                                                                                                                                                         ; processor:inst1|pow_acc[63]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[63]                                                                                                                                                                                             ; processor:inst1|acc[63]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[29]                                                                                                                                                                                         ; processor:inst1|pow_acc[29]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[29]                                                                                                                                                                                             ; processor:inst1|acc[29]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|state.COMPLETE                                                                                                                                                                                      ; processor:inst1|state.COMPLETE                                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|cnt_clk[3]                                                                                                                                                                                          ; processor:inst1|cnt_clk[3]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|cnt_clk[2]                                                                                                                                                                                          ; processor:inst1|cnt_clk[2]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[27]                                                                                                                                                                                             ; processor:inst1|acc[27]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[27]                                                                                                                                                                                         ; processor:inst1|pow_acc[27]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[26]                                                                                                                                                                                             ; processor:inst1|acc[26]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[26]                                                                                                                                                                                         ; processor:inst1|pow_acc[26]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[28]                                                                                                                                                                                         ; processor:inst1|pow_acc[28]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[28]                                                                                                                                                                                             ; processor:inst1|acc[28]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[32]                                                                                                                                                                                             ; processor:inst1|acc[32]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[32]                                                                                                                                                                                         ; processor:inst1|pow_acc[32]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[33]                                                                                                                                                                                         ; processor:inst1|pow_acc[33]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[33]                                                                                                                                                                                             ; processor:inst1|acc[33]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[34]                                                                                                                                                                                             ; processor:inst1|acc[34]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[34]                                                                                                                                                                                         ; processor:inst1|pow_acc[34]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[31]                                                                                                                                                                                         ; processor:inst1|pow_acc[31]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[31]                                                                                                                                                                                             ; processor:inst1|acc[31]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[35]                                                                                                                                                                                             ; processor:inst1|acc[35]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[35]                                                                                                                                                                                         ; processor:inst1|pow_acc[35]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[38]                                                                                                                                                                                             ; processor:inst1|acc[38]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[38]                                                                                                                                                                                         ; processor:inst1|pow_acc[38]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[36]                                                                                                                                                                                         ; processor:inst1|pow_acc[36]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[36]                                                                                                                                                                                             ; processor:inst1|acc[36]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[37]                                                                                                                                                                                             ; processor:inst1|acc[37]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[37]                                                                                                                                                                                         ; processor:inst1|pow_acc[37]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[46]                                                                                                                                                                                         ; processor:inst1|pow_acc[46]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[46]                                                                                                                                                                                             ; processor:inst1|acc[46]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[44]                                                                                                                                                                                             ; processor:inst1|acc[44]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[44]                                                                                                                                                                                         ; processor:inst1|pow_acc[44]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[45]                                                                                                                                                                                             ; processor:inst1|acc[45]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[45]                                                                                                                                                                                         ; processor:inst1|pow_acc[45]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[42]                                                                                                                                                                                             ; processor:inst1|acc[42]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[42]                                                                                                                                                                                         ; processor:inst1|pow_acc[42]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[41]                                                                                                                                                                                             ; processor:inst1|acc[41]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[41]                                                                                                                                                                                         ; processor:inst1|pow_acc[41]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[40]                                                                                                                                                                                             ; processor:inst1|acc[40]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[40]                                                                                                                                                                                         ; processor:inst1|pow_acc[40]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[39]                                                                                                                                                                                             ; processor:inst1|acc[39]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[39]                                                                                                                                                                                         ; processor:inst1|pow_acc[39]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[43]                                                                                                                                                                                             ; processor:inst1|acc[43]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[43]                                                                                                                                                                                         ; processor:inst1|pow_acc[43]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[52]                                                                                                                                                                                             ; processor:inst1|acc[52]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[52]                                                                                                                                                                                         ; processor:inst1|pow_acc[52]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[54]                                                                                                                                                                                             ; processor:inst1|acc[54]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[54]                                                                                                                                                                                         ; processor:inst1|pow_acc[54]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[51]                                                                                                                                                                                         ; processor:inst1|pow_acc[51]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[51]                                                                                                                                                                                             ; processor:inst1|acc[51]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[53]                                                                                                                                                                                         ; processor:inst1|pow_acc[53]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[53]                                                                                                                                                                                             ; processor:inst1|acc[53]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[59]                                                                                                                                                                                             ; processor:inst1|acc[59]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[59]                                                                                                                                                                                         ; processor:inst1|pow_acc[59]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[62]                                                                                                                                                                                         ; processor:inst1|pow_acc[62]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[62]                                                                                                                                                                                             ; processor:inst1|acc[62]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[61]                                                                                                                                                                                             ; processor:inst1|acc[61]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[61]                                                                                                                                                                                         ; processor:inst1|pow_acc[61]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[60]                                                                                                                                                                                         ; processor:inst1|pow_acc[60]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[60]                                                                                                                                                                                             ; processor:inst1|acc[60]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[56]                                                                                                                                                                                         ; processor:inst1|pow_acc[56]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[56]                                                                                                                                                                                             ; processor:inst1|acc[56]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[58]                                                                                                                                                                                             ; processor:inst1|acc[58]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[58]                                                                                                                                                                                         ; processor:inst1|pow_acc[58]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[55]                                                                                                                                                                                         ; processor:inst1|pow_acc[55]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[55]                                                                                                                                                                                             ; processor:inst1|acc[55]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[57]                                                                                                                                                                                             ; processor:inst1|acc[57]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[57]                                                                                                                                                                                         ; processor:inst1|pow_acc[57]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[48]                                                                                                                                                                                             ; processor:inst1|acc[48]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[48]                                                                                                                                                                                         ; processor:inst1|pow_acc[48]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[50]                                                                                                                                                                                         ; processor:inst1|pow_acc[50]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[50]                                                                                                                                                                                             ; processor:inst1|acc[50]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[49]                                                                                                                                                                                             ; processor:inst1|acc[49]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[49]                                                                                                                                                                                         ; processor:inst1|pow_acc[49]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[47]                                                                                                                                                                                         ; processor:inst1|pow_acc[47]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[47]                                                                                                                                                                                             ; processor:inst1|acc[47]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|cnt_clk[5]                                                                                                                                                                                          ; processor:inst1|cnt_clk[5]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|cnt_clk[4]                                                                                                                                                                                          ; processor:inst1|cnt_clk[4]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[5]                                                                                                                                                                                          ; processor:inst1|pow_acc[5]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[5]                                                                                                                                                                                              ; processor:inst1|acc[5]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[4]                                                                                                                                                                                          ; processor:inst1|pow_acc[4]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[4]                                                                                                                                                                                              ; processor:inst1|acc[4]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[6]                                                                                                                                                                                          ; processor:inst1|pow_acc[6]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[6]                                                                                                                                                                                              ; processor:inst1|acc[6]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[14]                                                                                                                                                                                         ; processor:inst1|pow_acc[14]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[14]                                                                                                                                                                                             ; processor:inst1|acc[14]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[13]                                                                                                                                                                                         ; processor:inst1|pow_acc[13]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[13]                                                                                                                                                                                             ; processor:inst1|acc[13]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[12]                                                                                                                                                                                             ; processor:inst1|acc[12]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[12]                                                                                                                                                                                         ; processor:inst1|pow_acc[12]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|pow_acc[25]                                                                                                                                                                                         ; processor:inst1|pow_acc[25]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[25]                                                                                                                                                                                             ; processor:inst1|acc[25]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst1|acc[23]                                                                                                                                                                                             ; processor:inst1|acc[23]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a0        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a1        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a2        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a3        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a4        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a5        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a6        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a7        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a8        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a9        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a10       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.378 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a11       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 4.605      ;
; 5.903 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a33 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 4.133      ;
; 5.903 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a34 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 4.133      ;
; 5.903 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a35 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 4.133      ;
; 5.903 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a39 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 4.133      ;
; 5.903 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a40 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 4.133      ;
; 5.903 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a41 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 4.133      ;
; 6.088 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.048      ; 3.914      ;
; 6.088 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.048      ; 3.914      ;
; 6.088 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.048      ; 3.914      ;
; 6.597 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 3.445      ;
; 6.597 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 3.445      ;
; 6.597 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 3.445      ;
; 6.597 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 3.445      ;
; 6.597 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 3.445      ;
; 6.597 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 3.445      ;
; 6.597 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 3.445      ;
; 6.597 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 3.445      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a21 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a22 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a23 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a24 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a25 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a26 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a27 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a28 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a29 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a30 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a31 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a32 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a36 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a37 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.970 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a38 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.061      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a3            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a4            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a5            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a6            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a7            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a8            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a9            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a10           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a11           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a12           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a13           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a14           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 6.992 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a15           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.121      ; 3.083      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
; 7.378 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.661      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a19                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a20                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a21                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a22                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a23                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a24                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a25                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a26                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a27                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.309 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a28                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.661      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a3            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a4            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a5            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a6            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a7            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a8            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a9            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a10           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a11           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a12           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a13           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a14           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.695 ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a15           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.121      ; 3.083      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a21 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a22 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a23 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a24 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a25 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a26 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a27 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a28 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a29 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a30 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a31 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a32 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a36 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a37 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 2.717 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a38 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.061      ;
; 3.090 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 3.445      ;
; 3.090 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 3.445      ;
; 3.090 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 3.445      ;
; 3.090 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 3.445      ;
; 3.090 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 3.445      ;
; 3.090 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 3.445      ;
; 3.090 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 3.445      ;
; 3.090 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 3.445      ;
; 3.599 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 3.914      ;
; 3.599 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 3.914      ;
; 3.599 ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 3.914      ;
; 3.784 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a33 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 4.133      ;
; 3.784 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a34 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 4.133      ;
; 3.784 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a35 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 4.133      ;
; 3.784 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a39 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 4.133      ;
; 3.784 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a40 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 4.133      ;
; 3.784 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a41 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 4.133      ;
; 4.309 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a0        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.029      ; 4.605      ;
; 4.309 ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst1|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a1        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.029      ; 4.605      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst1|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0      ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 14.753 ; 14.753 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 9.654  ; 9.654  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 9.799  ; 9.799  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 14.390 ; 14.390 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 10.466 ; 10.466 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 10.277 ; 10.277 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 10.106 ; 10.106 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 9.115  ; 9.115  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 10.513 ; 10.513 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 10.922 ; 10.922 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 12.733 ; 12.733 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 13.280 ; 13.280 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 12.960 ; 12.960 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 12.907 ; 12.907 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 12.843 ; 12.843 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 12.740 ; 12.740 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 9.516  ; 9.516  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 12.821 ; 12.821 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 12.564 ; 12.564 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 12.989 ; 12.989 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 13.093 ; 13.093 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 13.360 ; 13.360 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 14.091 ; 14.091 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 14.390 ; 14.390 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+---------------+------------+---------+---------+------------+-----------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference ;
+---------------+------------+---------+---------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -11.658 ; -11.658 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 0.507   ; 0.507   ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -6.704  ; -6.704  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -6.253  ; -6.253  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -7.371  ; -7.371  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -7.415  ; -7.415  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -7.244  ; -7.244  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -6.253  ; -6.253  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -7.418  ; -7.418  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -7.827  ; -7.827  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -9.638  ; -9.638  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -10.185 ; -10.185 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -9.865  ; -9.865  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -9.812  ; -9.812  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -9.748  ; -9.748  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -9.645  ; -9.645  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -6.377  ; -6.377  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -9.726  ; -9.726  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -9.469  ; -9.469  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -9.894  ; -9.894  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -9.998  ; -9.998  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -10.265 ; -10.265 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -10.996 ; -10.996 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -11.295 ; -11.295 ; Rise       ; FPGA_CLK        ;
+---------------+------------+---------+---------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.997 ; 7.997 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 7.992 ; 7.992 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 7.997 ; 7.997 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.564 ; 7.564 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.564 ; 7.564 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.617 ; 7.617 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 7.997 ; 7.997 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.571 ; 7.571 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.571 ; 7.571 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.598 ; 7.598 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 7.997 ; 7.997 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.146 ; 7.146 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.146 ; 7.146 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 7.992 ; 7.992 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.547 ; 7.547 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.558 ; 7.558 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.962 ; 7.962 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.146 ; 7.146 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 7.992 ; 7.992 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 7.997 ; 7.997 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.564 ; 7.564 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.564 ; 7.564 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.617 ; 7.617 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 7.997 ; 7.997 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.571 ; 7.571 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.571 ; 7.571 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.598 ; 7.598 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 7.997 ; 7.997 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.146 ; 7.146 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.146 ; 7.146 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 7.992 ; 7.992 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.547 ; 7.547 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.558 ; 7.558 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.962 ; 7.962 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.108 ;    ;    ; 12.108 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.113 ;    ;    ; 12.113 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.680 ;    ;    ; 11.680 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.680 ;    ;    ; 11.680 ;
; CPLD_0     ; XM0_DATA[4]  ; 11.733 ;    ;    ; 11.733 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.113 ;    ;    ; 12.113 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.687 ;    ;    ; 11.687 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.687 ;    ;    ; 11.687 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.714 ;    ;    ; 11.714 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.113 ;    ;    ; 12.113 ;
; CPLD_0     ; XM0_DATA[10] ; 11.262 ;    ;    ; 11.262 ;
; CPLD_0     ; XM0_DATA[11] ; 11.262 ;    ;    ; 11.262 ;
; CPLD_0     ; XM0_DATA[12] ; 12.108 ;    ;    ; 12.108 ;
; CPLD_0     ; XM0_DATA[13] ; 11.663 ;    ;    ; 11.663 ;
; CPLD_0     ; XM0_DATA[14] ; 11.674 ;    ;    ; 11.674 ;
; CPLD_0     ; XM0_DATA[15] ; 12.078 ;    ;    ; 12.078 ;
; XM0OEN     ; XM0_DATA[0]  ; 7.255  ;    ;    ; 7.255  ;
; XM0OEN     ; XM0_DATA[1]  ; 7.260  ;    ;    ; 7.260  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.827  ;    ;    ; 6.827  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.827  ;    ;    ; 6.827  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.880  ;    ;    ; 6.880  ;
; XM0OEN     ; XM0_DATA[5]  ; 7.260  ;    ;    ; 7.260  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.834  ;    ;    ; 6.834  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.834  ;    ;    ; 6.834  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.861  ;    ;    ; 6.861  ;
; XM0OEN     ; XM0_DATA[9]  ; 7.260  ;    ;    ; 7.260  ;
; XM0OEN     ; XM0_DATA[10] ; 6.409  ;    ;    ; 6.409  ;
; XM0OEN     ; XM0_DATA[11] ; 6.409  ;    ;    ; 6.409  ;
; XM0OEN     ; XM0_DATA[12] ; 7.255  ;    ;    ; 7.255  ;
; XM0OEN     ; XM0_DATA[13] ; 6.810  ;    ;    ; 6.810  ;
; XM0OEN     ; XM0_DATA[14] ; 6.821  ;    ;    ; 6.821  ;
; XM0OEN     ; XM0_DATA[15] ; 7.225  ;    ;    ; 7.225  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.108 ;    ;    ; 12.108 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.113 ;    ;    ; 12.113 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.680 ;    ;    ; 11.680 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.680 ;    ;    ; 11.680 ;
; CPLD_0     ; XM0_DATA[4]  ; 11.733 ;    ;    ; 11.733 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.113 ;    ;    ; 12.113 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.687 ;    ;    ; 11.687 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.687 ;    ;    ; 11.687 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.714 ;    ;    ; 11.714 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.113 ;    ;    ; 12.113 ;
; CPLD_0     ; XM0_DATA[10] ; 11.262 ;    ;    ; 11.262 ;
; CPLD_0     ; XM0_DATA[11] ; 11.262 ;    ;    ; 11.262 ;
; CPLD_0     ; XM0_DATA[12] ; 12.108 ;    ;    ; 12.108 ;
; CPLD_0     ; XM0_DATA[13] ; 11.663 ;    ;    ; 11.663 ;
; CPLD_0     ; XM0_DATA[14] ; 11.674 ;    ;    ; 11.674 ;
; CPLD_0     ; XM0_DATA[15] ; 12.078 ;    ;    ; 12.078 ;
; XM0OEN     ; XM0_DATA[0]  ; 7.255  ;    ;    ; 7.255  ;
; XM0OEN     ; XM0_DATA[1]  ; 7.260  ;    ;    ; 7.260  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.827  ;    ;    ; 6.827  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.827  ;    ;    ; 6.827  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.880  ;    ;    ; 6.880  ;
; XM0OEN     ; XM0_DATA[5]  ; 7.260  ;    ;    ; 7.260  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.834  ;    ;    ; 6.834  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.834  ;    ;    ; 6.834  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.861  ;    ;    ; 6.861  ;
; XM0OEN     ; XM0_DATA[9]  ; 7.260  ;    ;    ; 7.260  ;
; XM0OEN     ; XM0_DATA[10] ; 6.409  ;    ;    ; 6.409  ;
; XM0OEN     ; XM0_DATA[11] ; 6.409  ;    ;    ; 6.409  ;
; XM0OEN     ; XM0_DATA[12] ; 7.255  ;    ;    ; 7.255  ;
; XM0OEN     ; XM0_DATA[13] ; 6.810  ;    ;    ; 6.810  ;
; XM0OEN     ; XM0_DATA[14] ; 6.821  ;    ;    ; 6.821  ;
; XM0OEN     ; XM0_DATA[15] ; 7.225  ;    ;    ; 7.225  ;
+------------+--------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 110      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 110      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 7549  ; 7549 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Thu Jun 18 20:04:16 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst10|seg_clk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -88.931
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -88.931     -1615.406 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: Worst-case recovery slack is 5.378
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.378         0.000 FPGA_CLK 
Info: Worst-case removal slack is 2.309
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.309         0.000 FPGA_CLK 
Info: Worst-case minimum pulse width slack is 1.933
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.933         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 302 megabytes
    Info: Processing ended: Thu Jun 18 20:04:20 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


