CAPI=1
[main]
name = optimsoc:system:2x2_ccc_cam_dm
depend =
  optimsoc:tile:compute_tile_dm
  optimsoc:debug:debug_interface
  optimsoc:lisnoc:mesh2x2
  optimsoc:tile:camera_tile

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  verilog/system_2x2_ccc_cam_dm.sv
