//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Tue May  5 17:52:21 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_clockmux.v "
// file 6 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v "
// file 7 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v "
// file 8 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_rf.v "
// file 9 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_control.v "
// file 10 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi.v "
// file 11 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\corespi.v "
// file 12 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\corespi_c0\corespi_c0.v "
// file 13 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\corespi_c1\corespi_c1.v "
// file 14 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 15 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 16 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 17 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\coreapb3_c0\coreapb3_c0.v "
// file 18 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 19 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 20 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\coreresetp_c0\coreresetp_c0.v "
// file 21 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 22 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\fccc_c0\fccc_c0.v "
// file 23 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\mss_c0_mss\mss_c0_mss_syn.v "
// file 24 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\mss_c0_mss\mss_c0_mss.v "
// file 25 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 26 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v "
// file 27 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\osc_c0\osc_c0.v "
// file 28 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\component\work\mss_c0\mss_c0.v "
// file 29 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 30 "\c:\users\files\iris\working\iris-flight-software\iris-fsw-libero\designer\mss_c0\synthesis.fdc "

`timescale 100 ps/100 ps
module COREAPB3_MUXPTOB3 (
  MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA,
  prdata_regs_0,
  rx_fifo_data_out_0,
  rx_fifo_data_out,
  prdata_regs,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  un1_PADDR,
  CoreAPB3_C0_0_APBmslave1_PSELx
)
;
output [7:0] MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA ;
input [7:0] prdata_regs_0 ;
input [7:0] rx_fifo_data_out_0 ;
input [7:0] rx_fifo_data_out ;
input [7:0] prdata_regs ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input un1_PADDR ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire un1_PADDR ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire [7:0] PRDATA_0_1_0_co1;
wire [7:0] PRDATA_0_1_0_wmux_0_S;
wire [7:0] PRDATA_0_1_0_y0;
wire [7:0] PRDATA_0_1_0_co0;
wire [7:0] PRDATA_0_1_0_wmux_S;
wire [3:3] PRDATA_0_1;
wire [3:3] PRDATA_1;
wire N_25 ;
wire VCC ;
wire N_26 ;
wire N_27 ;
wire N_20 ;
wire N_22 ;
wire N_21 ;
wire N_24 ;
wire GND ;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux_0[5]  (
	.FCO(PRDATA_0_1_0_co1[5]),
	.S(PRDATA_0_1_0_wmux_0_S[5]),
	.Y(N_25),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs[5]),
	.D(rx_fifo_data_out[5]),
	.A(PRDATA_0_1_0_y0[5]),
	.FCI(PRDATA_0_1_0_co0[5])
);
defparam \PRDATA_0_1_0_wmux_0[5] .INIT=20'h0F588;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux[5]  (
	.FCO(PRDATA_0_1_0_co0[5]),
	.S(PRDATA_0_1_0_wmux_S[5]),
	.Y(PRDATA_0_1_0_y0[5]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs_0[5]),
	.D(rx_fifo_data_out_0[5]),
	.A(un1_PADDR),
	.FCI(VCC)
);
defparam \PRDATA_0_1_0_wmux[5] .INIT=20'h0FA44;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux_0[6]  (
	.FCO(PRDATA_0_1_0_co1[6]),
	.S(PRDATA_0_1_0_wmux_0_S[6]),
	.Y(N_26),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs[6]),
	.D(rx_fifo_data_out[6]),
	.A(PRDATA_0_1_0_y0[6]),
	.FCI(PRDATA_0_1_0_co0[6])
);
defparam \PRDATA_0_1_0_wmux_0[6] .INIT=20'h0F588;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux[6]  (
	.FCO(PRDATA_0_1_0_co0[6]),
	.S(PRDATA_0_1_0_wmux_S[6]),
	.Y(PRDATA_0_1_0_y0[6]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs_0[6]),
	.D(rx_fifo_data_out_0[6]),
	.A(un1_PADDR),
	.FCI(VCC)
);
defparam \PRDATA_0_1_0_wmux[6] .INIT=20'h0FA44;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux_0[7]  (
	.FCO(PRDATA_0_1_0_co1[7]),
	.S(PRDATA_0_1_0_wmux_0_S[7]),
	.Y(N_27),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs[7]),
	.D(rx_fifo_data_out[7]),
	.A(PRDATA_0_1_0_y0[7]),
	.FCI(PRDATA_0_1_0_co0[7])
);
defparam \PRDATA_0_1_0_wmux_0[7] .INIT=20'h0F588;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux[7]  (
	.FCO(PRDATA_0_1_0_co0[7]),
	.S(PRDATA_0_1_0_wmux_S[7]),
	.Y(PRDATA_0_1_0_y0[7]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs_0[7]),
	.D(rx_fifo_data_out_0[7]),
	.A(un1_PADDR),
	.FCI(VCC)
);
defparam \PRDATA_0_1_0_wmux[7] .INIT=20'h0FA44;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux_0[0]  (
	.FCO(PRDATA_0_1_0_co1[0]),
	.S(PRDATA_0_1_0_wmux_0_S[0]),
	.Y(N_20),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs[0]),
	.D(rx_fifo_data_out[0]),
	.A(PRDATA_0_1_0_y0[0]),
	.FCI(PRDATA_0_1_0_co0[0])
);
defparam \PRDATA_0_1_0_wmux_0[0] .INIT=20'h0F588;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux[0]  (
	.FCO(PRDATA_0_1_0_co0[0]),
	.S(PRDATA_0_1_0_wmux_S[0]),
	.Y(PRDATA_0_1_0_y0[0]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs_0[0]),
	.D(rx_fifo_data_out_0[0]),
	.A(un1_PADDR),
	.FCI(VCC)
);
defparam \PRDATA_0_1_0_wmux[0] .INIT=20'h0FA44;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux_0[2]  (
	.FCO(PRDATA_0_1_0_co1[2]),
	.S(PRDATA_0_1_0_wmux_0_S[2]),
	.Y(N_22),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs[2]),
	.D(rx_fifo_data_out[2]),
	.A(PRDATA_0_1_0_y0[2]),
	.FCI(PRDATA_0_1_0_co0[2])
);
defparam \PRDATA_0_1_0_wmux_0[2] .INIT=20'h0F588;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux[2]  (
	.FCO(PRDATA_0_1_0_co0[2]),
	.S(PRDATA_0_1_0_wmux_S[2]),
	.Y(PRDATA_0_1_0_y0[2]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs_0[2]),
	.D(rx_fifo_data_out_0[2]),
	.A(un1_PADDR),
	.FCI(VCC)
);
defparam \PRDATA_0_1_0_wmux[2] .INIT=20'h0FA44;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux_0[1]  (
	.FCO(PRDATA_0_1_0_co1[1]),
	.S(PRDATA_0_1_0_wmux_0_S[1]),
	.Y(N_21),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs[1]),
	.D(rx_fifo_data_out[1]),
	.A(PRDATA_0_1_0_y0[1]),
	.FCI(PRDATA_0_1_0_co0[1])
);
defparam \PRDATA_0_1_0_wmux_0[1] .INIT=20'h0F588;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux[1]  (
	.FCO(PRDATA_0_1_0_co0[1]),
	.S(PRDATA_0_1_0_wmux_S[1]),
	.Y(PRDATA_0_1_0_y0[1]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs_0[1]),
	.D(rx_fifo_data_out_0[1]),
	.A(un1_PADDR),
	.FCI(VCC)
);
defparam \PRDATA_0_1_0_wmux[1] .INIT=20'h0FA44;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux_0[4]  (
	.FCO(PRDATA_0_1_0_co1[4]),
	.S(PRDATA_0_1_0_wmux_0_S[4]),
	.Y(N_24),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs[4]),
	.D(rx_fifo_data_out[4]),
	.A(PRDATA_0_1_0_y0[4]),
	.FCI(PRDATA_0_1_0_co0[4])
);
defparam \PRDATA_0_1_0_wmux_0[4] .INIT=20'h0F588;
// @14:89
  ARI1 \PRDATA_0_1_0_wmux[4]  (
	.FCO(PRDATA_0_1_0_co0[4]),
	.S(PRDATA_0_1_0_wmux_S[4]),
	.Y(PRDATA_0_1_0_y0[4]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(prdata_regs_0[4]),
	.D(rx_fifo_data_out_0[4]),
	.A(un1_PADDR),
	.FCI(VCC)
);
defparam \PRDATA_0_1_0_wmux[4] .INIT=20'h0FA44;
// @14:89
  CFG4 \PRDATA[3]  (
	.A(PRDATA_0_1[3]),
	.B(prdata_regs[3]),
	.C(CoreAPB3_C0_0_APBmslave1_PSELx),
	.D(PRDATA_1[3]),
	.Y(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA[3] .INIT=16'h40EA;
// @14:89
  CFG3 \PRDATA_1[3]  (
	.A(rx_fifo_data_out[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PSELx),
	.C(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(PRDATA_1[3])
);
defparam \PRDATA_1[3] .INIT=8'h53;
// @14:89
  CFG4 \PRDATA_0_1[3]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(rx_fifo_data_out_0[3]),
	.C(prdata_regs_0[3]),
	.D(un1_PADDR),
	.Y(PRDATA_0_1[3])
);
defparam \PRDATA_0_1[3] .INIT=16'hEE50;
// @14:89
  CFG3 \PRDATA[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_24),
	.Y(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA[4] .INIT=8'hE0;
// @14:89
  CFG3 \PRDATA[5]  (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_25),
	.Y(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA[5] .INIT=8'hE0;
// @14:89
  CFG3 \PRDATA[6]  (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_26),
	.Y(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA[6] .INIT=8'hE0;
// @14:89
  CFG3 \PRDATA[7]  (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_27),
	.Y(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA[7] .INIT=8'hE0;
// @14:89
  CFG3 \PRDATA[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_21),
	.Y(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA[1] .INIT=8'hE0;
// @14:89
  CFG3 \PRDATA[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_22),
	.Y(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA[2] .INIT=8'hE0;
// @14:89
  CFG3 \PRDATA[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_20),
	.Y(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA[0] .INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1 (
  prdata_regs_0,
  rx_fifo_data_out_0,
  rx_fifo_data_out,
  prdata_regs,
  MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  un1_PADDR,
  CoreAPB3_C0_0_APBmslave0_PSELx
)
;
input [7:0] prdata_regs_0 ;
input [7:0] rx_fifo_data_out_0 ;
input [7:0] rx_fifo_data_out ;
input [7:0] prdata_regs ;
output [7:0] MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input un1_PADDR ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire un1_PADDR ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire GND ;
wire VCC ;
// @16:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.prdata_regs_0(prdata_regs[7:0]),
	.rx_fifo_data_out_0(rx_fifo_data_out[7:0]),
	.rx_fifo_data_out(rx_fifo_data_out_0[7:0]),
	.prdata_regs(prdata_regs_0[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.un1_PADDR(un1_PADDR),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1 */

module CoreAPB3_C0 (
  MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA,
  prdata_regs_0,
  rx_fifo_data_out_0,
  rx_fifo_data_out,
  prdata_regs,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  un1_PADDR,
  CoreAPB3_C0_0_APBmslave1_PSELx
)
;
output [7:0] MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA ;
input [7:0] prdata_regs_0 ;
input [7:0] rx_fifo_data_out_0 ;
input [7:0] rx_fifo_data_out ;
input [7:0] prdata_regs ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input un1_PADDR ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire un1_PADDR ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire GND ;
wire VCC ;
// @17:197
  CoreAPB3_Z1 CoreAPB3_C0_0 (
	.prdata_regs_0(prdata_regs[7:0]),
	.rx_fifo_data_out_0(rx_fifo_data_out[7:0]),
	.rx_fifo_data_out(rx_fifo_data_out_0[7:0]),
	.prdata_regs(prdata_regs_0[7:0]),
	.MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.un1_PADDR(un1_PADDR),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module CoreResetP_Z2 (
  MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N,
  MSS_C0_MSS_0_MSS_RESET_N_M2F,
  SYSRESET_0_POWER_ON_RESET_N,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY
)
;
input MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N ;
input MSS_C0_MSS_0_MSS_RESET_N_M2F ;
input SYSRESET_0_POWER_ON_RESET_N ;
input FCCC_C0_0_GL0 ;
output CoreResetP_C0_0_MSS_HPMS_READY ;
wire MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N ;
wire MSS_C0_MSS_0_MSS_RESET_N_M2F ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire MSS_HPMS_READY_int_Z ;
wire mss_ready_state_Z ;
wire VCC ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire GND ;
wire mss_ready_select_Z ;
wire mss_ready_select4_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
wire N_177 ;
wire N_176 ;
wire N_175 ;
wire N_174 ;
wire N_173 ;
wire N_172 ;
wire N_171 ;
wire N_170 ;
wire N_169 ;
wire N_168 ;
wire N_167 ;
wire N_166 ;
wire N_165 ;
wire N_376 ;
wire N_375 ;
wire N_374 ;
wire N_373 ;
wire N_372 ;
wire N_371 ;
wire N_370 ;
wire N_369 ;
wire N_368 ;
wire N_367 ;
wire N_366 ;
wire N_365 ;
wire N_364 ;
wire N_363 ;
wire N_362 ;
wire N_361 ;
wire N_360 ;
wire N_359 ;
wire N_358 ;
wire N_357 ;
wire N_356 ;
wire N_355 ;
wire N_354 ;
wire N_353 ;
wire N_352 ;
wire N_351 ;
wire N_350 ;
wire N_349 ;
wire N_348 ;
wire N_347 ;
wire N_346 ;
wire N_345 ;
wire N_344 ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_338 ;
wire N_337 ;
wire N_336 ;
wire N_335 ;
wire N_334 ;
wire N_333 ;
wire N_332 ;
wire N_331 ;
wire N_330 ;
wire N_329 ;
wire N_328 ;
wire N_327 ;
wire N_326 ;
wire N_325 ;
  CLKINT MSS_HPMS_READY_int_RNIUQL (
	.Y(CoreResetP_C0_0_MSS_HPMS_READY),
	.A(MSS_HPMS_READY_int_Z)
);
// @19:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(mss_ready_select4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_C0_MSS_0_MSS_RESET_N_M2F),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_C0_MSS_0_MSS_RESET_N_M2F),
	.CLK(FCCC_C0_0_GL0),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N),
	.CLK(FCCC_C0_0_GL0),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:558
  CFG2 mss_ready_select4 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select4_Z)
);
defparam mss_ready_select4.INIT=4'h8;
// @19:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP_Z2 */

module CoreResetP_C0 (
  CoreResetP_C0_0_MSS_HPMS_READY,
  FCCC_C0_0_GL0,
  SYSRESET_0_POWER_ON_RESET_N,
  MSS_C0_MSS_0_MSS_RESET_N_M2F,
  MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N
)
;
output CoreResetP_C0_0_MSS_HPMS_READY ;
input FCCC_C0_0_GL0 ;
input SYSRESET_0_POWER_ON_RESET_N ;
input MSS_C0_MSS_0_MSS_RESET_N_M2F ;
input MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire FCCC_C0_0_GL0 ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire MSS_C0_MSS_0_MSS_RESET_N_M2F ;
wire MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N ;
wire GND ;
wire VCC ;
// @20:135
  CoreResetP_Z2 CoreResetP_C0_0 (
	.MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N(MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N),
	.MSS_C0_MSS_0_MSS_RESET_N_M2F(MSS_C0_MSS_0_MSS_RESET_N_M2F),
	.SYSRESET_0_POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP_C0 */

module spi_rf_8s_255s_0_1 (
  prdata_regs,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  fifo_mem_q_0,
  clk_div_val,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  cfg_ssel_0,
  cfg_cmdsize,
  prdata_1,
  CORESPI_C0_0_SPIINT,
  rx_channel_overflow,
  tx_channel_underflow,
  rx_cmdsize,
  rx_pktend,
  tx_fifo_write,
  rx_done,
  rx_fifo_read,
  tx_done,
  master_ssel_out,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  tx_fifo_full,
  stxs_state,
  rx_fifo_empty,
  tx_fifo_empty,
  mtx_rxbusy,
  mtx_busy,
  fiforsttx,
  fiforstrx,
  SPIMODE,
  cfg_enable,
  cfg_frameurun,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY
)
;
output [7:0] prdata_regs ;
input [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input fifo_mem_q_0 ;
output [7:0] clk_div_val ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output cfg_ssel_0 ;
output [2:0] cfg_cmdsize ;
input prdata_1 ;
output CORESPI_C0_0_SPIINT ;
input rx_channel_overflow ;
input tx_channel_underflow ;
input rx_cmdsize ;
input rx_pktend ;
input tx_fifo_write ;
input rx_done ;
input rx_fifo_read ;
input tx_done ;
input master_ssel_out ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input tx_fifo_full ;
input stxs_state ;
input rx_fifo_empty ;
input tx_fifo_empty ;
input mtx_rxbusy ;
input mtx_busy ;
output fiforsttx ;
output fiforstrx ;
output SPIMODE ;
output cfg_enable ;
output cfg_frameurun ;
input FCCC_C0_0_GL0 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
wire fifo_mem_q_0 ;
wire cfg_ssel_0 ;
wire prdata_1 ;
wire CORESPI_C0_0_SPIINT ;
wire rx_channel_overflow ;
wire tx_channel_underflow ;
wire rx_cmdsize ;
wire rx_pktend ;
wire tx_fifo_write ;
wire rx_done ;
wire rx_fifo_read ;
wire tx_done ;
wire master_ssel_out ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire tx_fifo_full ;
wire stxs_state ;
wire rx_fifo_empty ;
wire tx_fifo_empty ;
wire mtx_rxbusy ;
wire mtx_busy ;
wire fiforsttx ;
wire fiforstrx ;
wire SPIMODE ;
wire cfg_enable ;
wire cfg_frameurun ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire [7:4] control2;
wire [1:0] sticky;
wire [0:0] sticky_10_iv_i;
wire [1:1] sticky_13_iv_i;
wire [7:2] control1;
wire [7:1] cfg_ssel;
wire [7:0] int_raw;
wire [0:0] int_raw_30;
wire [1:1] int_raw_33;
wire [2:2] int_raw_36;
wire [3:3] int_raw_39;
wire [4:4] int_raw_42;
wire [5:5] int_raw_45;
wire [6:6] int_raw_48;
wire [7:7] int_raw_51;
wire [7:7] prdata_1_1;
wire [1:1] prdata_4_1_0;
wire [1:1] prdata_5_1_1;
wire [7:0] prdata_6_2_0_1;
wire [0:0] prdata_6_2_0_0;
wire [7:2] prdata_6_2_0;
wire [7:2] prdata_6_2;
wire [7:2] prdata_6_1;
wire [0:0] prdata_6_2_1;
wire [0:0] prdata_6_1_0;
wire [3:3] int_masked;
wire VCC ;
wire control2_1_sqmuxa_Z ;
wire GND ;
wire un1_CLK_DIV_1_sqmuxa_2_i ;
wire un1_CLK_DIV_1_sqmuxa_1_i ;
wire un1_CLK_DIV_1_sqmuxa_i ;
wire clr_rxfifo_5_Z ;
wire clr_txfifo_5_Z ;
wire N_63 ;
wire N_86 ;
wire N_70 ;
wire N_94 ;
wire N_102 ;
wire N_65 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire prdata_sn_N_14_mux ;
wire N_115 ;
wire N_116 ;
wire N_117 ;
wire N_118 ;
wire N_113 ;
wire N_111 ;
wire N_66 ;
wire N_76 ;
wire int_raw_1_sqmuxa_1_Z ;
wire control2_1_sqmuxa_1_Z ;
wire clr_txfifo_3_sqmuxa_2_Z ;
wire un1_CLK_DIV_1_sqmuxa_1_4_Z ;
wire un1_CLK_DIV_1_sqmuxa_2_1_Z ;
wire un1_CLK_DIV_1_sqmuxa_1_2_Z ;
wire interrupt_1_Z ;
wire interrupt_0_Z ;
wire control114_Z ;
wire interrupt_4_Z ;
wire int_raw_1_sqmuxa_Z ;
wire prdata_sn_i2_mux ;
wire clr_txfifo_3_sqmuxa_Z ;
wire N_96 ;
wire N_112 ;
wire N_114 ;
// @8:134
  SLE \control2[4]  (
	.Q(control2[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[5]  (
	.Q(control2[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[6]  (
	.Q(control2[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[7]  (
	.Q(control2[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \sticky[0]  (
	.Q(sticky[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(sticky_10_iv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \sticky[1]  (
	.Q(sticky[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(sticky_13_iv_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[1]  (
	.Q(cfg_cmdsize[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[2]  (
	.Q(cfg_cmdsize[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[3]  (
	.Q(cfg_cmdsize[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[5]  (
	.Q(control1[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[6]  (
	.Q(cfg_frameurun),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[7]  (
	.Q(control1[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[0]  (
	.Q(cfg_ssel_0),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[1]  (
	.Q(cfg_ssel[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[2]  (
	.Q(cfg_ssel[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[3]  (
	.Q(cfg_ssel[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[4]  (
	.Q(cfg_ssel[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[5]  (
	.Q(cfg_ssel[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[6]  (
	.Q(cfg_ssel[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[7]  (
	.Q(cfg_ssel[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[0]  (
	.Q(clk_div_val[0]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[1]  (
	.Q(clk_div_val[1]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[2]  (
	.Q(clk_div_val[2]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[3]  (
	.Q(clk_div_val[3]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[4]  (
	.Q(clk_div_val[4]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[5]  (
	.Q(clk_div_val[5]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[6]  (
	.Q(clk_div_val[6]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[7]  (
	.Q(clk_div_val[7]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[0]  (
	.Q(cfg_enable),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[1]  (
	.Q(SPIMODE),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[2]  (
	.Q(control1[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[3]  (
	.Q(control1[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[4]  (
	.Q(control1[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[0]  (
	.Q(int_raw[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_30[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[1]  (
	.Q(int_raw[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_33[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[2]  (
	.Q(int_raw[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_36[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[3]  (
	.Q(int_raw[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_39[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[4]  (
	.Q(int_raw[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_42[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[5]  (
	.Q(int_raw[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_45[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[6]  (
	.Q(int_raw[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_48[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[7]  (
	.Q(int_raw[7]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_51[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE clr_rxfifo (
	.Q(fiforstrx),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clr_rxfifo_5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE clr_txfifo (
	.Q(fiforsttx),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clr_txfifo_5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:241
  CFG4 \prdata_1_1[7]  (
	.A(mtx_busy),
	.B(mtx_rxbusy),
	.C(SPIMODE),
	.D(tx_fifo_empty),
	.Y(prdata_1_1[7])
);
defparam \prdata_1_1[7] .INIT=16'h1101;
// @8:241
  CFG4 \prdata_1[0]  (
	.A(fifo_mem_q_0),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(cfg_enable),
	.D(rx_fifo_empty),
	.Y(N_63)
);
defparam \prdata_1[0] .INIT=16'h30B8;
// @8:241
  CFG3 \prdata_3[3]  (
	.A(control1[5]),
	.B(int_raw[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(N_86)
);
defparam \prdata_3[3] .INIT=8'hC8;
// @8:241
  CFG4 \prdata_1[7]  (
	.A(control1[7]),
	.B(stxs_state),
	.C(prdata_1_1[7]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(N_70)
);
defparam \prdata_1[7] .INIT=16'hCFAA;
// @8:241
  CFG4 \prdata_4[1]  (
	.A(int_raw[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(prdata_4_1_0[1]),
	.Y(N_94)
);
defparam \prdata_4[1] .INIT=16'h808F;
// @8:241
  CFG4 \prdata_4_1_0[1]  (
	.A(sticky[0]),
	.B(sticky[1]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.D(SPIMODE),
	.Y(prdata_4_1_0[1])
);
defparam \prdata_4_1_0[1] .INIT=16'h707F;
// @8:241
  CFG3 \prdata_5[1]  (
	.A(prdata_5_1_1[1]),
	.B(cfg_cmdsize[1]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_102)
);
defparam \prdata_5[1] .INIT=8'hC5;
// @8:241
  CFG3 \prdata_5_1_1[1]  (
	.A(clk_div_val[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(cfg_ssel[1]),
	.Y(prdata_5_1_1[1])
);
defparam \prdata_5_1_1[1] .INIT=8'h47;
// @8:241
  CFG4 \prdata_6_2_0[0]  (
	.A(prdata_6_2_0_1[0]),
	.B(N_63),
	.C(int_raw[0]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0_0[0])
);
defparam \prdata_6_2_0[0] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control1[3]),
	.Y(prdata_6_2_0_1[0])
);
defparam \prdata_6_2_0_1[0] .INIT=4'h1;
// @8:241
  CFG4 \prdata_6_2_0[2]  (
	.A(prdata_6_2_0_1[2]),
	.B(N_65),
	.C(int_raw[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0[2])
);
defparam \prdata_6_2_0[2] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control1[4]),
	.Y(prdata_6_2_0_1[2])
);
defparam \prdata_6_2_0_1[2] .INIT=4'h1;
// @8:241
  CFG4 \prdata_6_2_0[7]  (
	.A(prdata_6_2_0_1[7]),
	.B(N_70),
	.C(int_raw[7]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0[7])
);
defparam \prdata_6_2_0[7] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[7]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control2[7]),
	.Y(prdata_6_2_0_1[7])
);
defparam \prdata_6_2_0_1[7] .INIT=4'h1;
// @8:241
  CFG4 \prdata_6_2_0[6]  (
	.A(prdata_6_2_0_1[6]),
	.B(N_69),
	.C(int_raw[6]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0[6])
);
defparam \prdata_6_2_0[6] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[6]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control2[6]),
	.Y(prdata_6_2_0_1[6])
);
defparam \prdata_6_2_0_1[6] .INIT=4'h1;
// @8:241
  CFG4 \prdata_6_2_0[5]  (
	.A(prdata_6_2_0_1[5]),
	.B(N_68),
	.C(int_raw[5]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0[5])
);
defparam \prdata_6_2_0[5] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[5]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control2[5]),
	.Y(prdata_6_2_0_1[5])
);
defparam \prdata_6_2_0_1[5] .INIT=4'h1;
// @8:241
  CFG4 \prdata_6_2_0[4]  (
	.A(prdata_6_2_0_1[4]),
	.B(N_67),
	.C(int_raw[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0[4])
);
defparam \prdata_6_2_0[4] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control2[4]),
	.Y(prdata_6_2_0_1[4])
);
defparam \prdata_6_2_0_1[4] .INIT=4'h1;
  CFG3 \prdata_RNO[4]  (
	.A(prdata_6_2_0[4]),
	.B(prdata_6_2[4]),
	.C(prdata_sn_N_14_mux),
	.Y(N_115)
);
defparam \prdata_RNO[4] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[4]  (
	.A(control2[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_6_1[4]),
	.Y(prdata_6_2[4])
);
defparam \prdata_6_2[4] .INIT=8'hB8;
// @8:241
  CFG4 \prdata_6_1[4]  (
	.A(cfg_ssel[4]),
	.B(clk_div_val[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_1[4])
);
defparam \prdata_6_1[4] .INIT=16'hF0CA;
  CFG3 \prdata_RNO[5]  (
	.A(prdata_6_2_0[5]),
	.B(prdata_6_2[5]),
	.C(prdata_sn_N_14_mux),
	.Y(N_116)
);
defparam \prdata_RNO[5] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[5]  (
	.A(control2[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_6_1[5]),
	.Y(prdata_6_2[5])
);
defparam \prdata_6_2[5] .INIT=8'hB8;
// @8:241
  CFG4 \prdata_6_1[5]  (
	.A(cfg_ssel[5]),
	.B(clk_div_val[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_1[5])
);
defparam \prdata_6_1[5] .INIT=16'hF0CA;
  CFG3 \prdata_RNO[6]  (
	.A(prdata_6_2_0[6]),
	.B(prdata_6_2[6]),
	.C(prdata_sn_N_14_mux),
	.Y(N_117)
);
defparam \prdata_RNO[6] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[6]  (
	.A(control2[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_6_1[6]),
	.Y(prdata_6_2[6])
);
defparam \prdata_6_2[6] .INIT=8'hB8;
// @8:241
  CFG4 \prdata_6_1[6]  (
	.A(cfg_ssel[6]),
	.B(clk_div_val[6]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_1[6])
);
defparam \prdata_6_1[6] .INIT=16'hF0CA;
  CFG3 \prdata_RNO[7]  (
	.A(prdata_6_2_0[7]),
	.B(prdata_6_2[7]),
	.C(prdata_sn_N_14_mux),
	.Y(N_118)
);
defparam \prdata_RNO[7] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[7]  (
	.A(control2[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_6_1[7]),
	.Y(prdata_6_2[7])
);
defparam \prdata_6_2[7] .INIT=8'hB8;
// @8:241
  CFG4 \prdata_6_1[7]  (
	.A(cfg_ssel[7]),
	.B(clk_div_val[7]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_1[7])
);
defparam \prdata_6_1[7] .INIT=16'hF0CA;
  CFG3 \prdata_RNO[2]  (
	.A(prdata_6_2_0[2]),
	.B(prdata_6_2[2]),
	.C(prdata_sn_N_14_mux),
	.Y(N_113)
);
defparam \prdata_RNO[2] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(prdata_6_1[2]),
	.C(cfg_cmdsize[2]),
	.Y(prdata_6_2[2])
);
defparam \prdata_6_2[2] .INIT=8'hE4;
// @8:241
  CFG4 \prdata_6_1[2]  (
	.A(cfg_ssel[2]),
	.B(clk_div_val[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_1[2])
);
defparam \prdata_6_1[2] .INIT=16'hF0CA;
  CFG3 \prdata_RNO[0]  (
	.A(prdata_6_2_0_0[0]),
	.B(prdata_6_2_1[0]),
	.C(prdata_sn_N_14_mux),
	.Y(N_111)
);
defparam \prdata_RNO[0] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(prdata_6_1_0[0]),
	.C(cfg_cmdsize[0]),
	.Y(prdata_6_2_1[0])
);
defparam \prdata_6_2[0] .INIT=8'hE4;
// @8:241
  CFG4 \prdata_6_1[0]  (
	.A(cfg_ssel_0),
	.B(clk_div_val[0]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(prdata_6_1_0[0])
);
defparam \prdata_6_1[0] .INIT=16'hFC0A;
// @8:103
  CFG2 \int_masked[3]  (
	.A(int_raw[3]),
	.B(control1[5]),
	.Y(int_masked[3])
);
defparam \int_masked[3] .INIT=4'h8;
// @8:241
  CFG3 \prdata_1[3]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(control1[3]),
	.C(tx_fifo_full),
	.Y(N_66)
);
defparam \prdata_1[3] .INIT=8'hE4;
// @8:241
  CFG3 \prdata_1[5]  (
	.A(control1[5]),
	.B(int_raw[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(N_68)
);
defparam \prdata_1[5] .INIT=8'hCA;
// @8:241
  CFG3 \prdata_2[3]  (
	.A(clk_div_val[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(cfg_ssel[3]),
	.Y(N_76)
);
defparam \prdata_2[3] .INIT=8'hB8;
// @8:241
  CFG3 \prdata_1[4]  (
	.A(control1[4]),
	.B(int_raw[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(N_67)
);
defparam \prdata_1[4] .INIT=8'hCA;
// @8:241
  CFG3 \prdata_1[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(control1[2]),
	.C(rx_fifo_empty),
	.Y(N_65)
);
defparam \prdata_1[2] .INIT=8'hE4;
// @8:241
  CFG3 int_raw_1_sqmuxa_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(int_raw_1_sqmuxa_1_Z)
);
defparam int_raw_1_sqmuxa_1.INIT=8'h04;
// @8:241
  CFG3 control2_1_sqmuxa_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(control2_1_sqmuxa_1_Z)
);
defparam control2_1_sqmuxa_1.INIT=8'h01;
// @8:175
  CFG3 clr_txfifo_3_sqmuxa_2 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(clr_txfifo_3_sqmuxa_2_Z)
);
defparam clr_txfifo_3_sqmuxa_2.INIT=8'h08;
// @8:136
  CFG3 un1_CLK_DIV_1_sqmuxa_1_4 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(un1_CLK_DIV_1_sqmuxa_1_4_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_1_4.INIT=8'hF7;
// @8:136
  CFG3 un1_CLK_DIV_1_sqmuxa_2_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(un1_CLK_DIV_1_sqmuxa_2_1_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_2_1.INIT=8'hFE;
// @8:136
  CFG3 un1_CLK_DIV_1_sqmuxa_1_2 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(un1_CLK_DIV_1_sqmuxa_1_2_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_1_2.INIT=8'hFE;
// @8:109
  CFG4 interrupt_1 (
	.A(int_raw[6]),
	.B(int_raw[4]),
	.C(control2[6]),
	.D(control2[4]),
	.Y(interrupt_1_Z)
);
defparam interrupt_1.INIT=16'hECA0;
// @8:109
  CFG4 interrupt_0 (
	.A(int_raw[7]),
	.B(int_raw[0]),
	.C(control2[7]),
	.D(control1[3]),
	.Y(interrupt_0_Z)
);
defparam interrupt_0.INIT=16'hECA0;
// @8:241
  CFG3 prdata_sn_m6 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(prdata_sn_N_14_mux)
);
defparam prdata_sn_m6.INIT=8'h0D;
// @8:158
  CFG3 control114 (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.C(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Y(control114_Z)
);
defparam control114.INIT=8'h80;
// @8:241
  CFG4 \prdata_1[6]  (
	.A(cfg_frameurun),
	.B(master_ssel_out),
	.C(SPIMODE),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(N_69)
);
defparam \prdata_1[6] .INIT=16'hC0AA;
// @8:109
  CFG4 interrupt_4 (
	.A(control2[5]),
	.B(int_raw[5]),
	.C(interrupt_1_Z),
	.D(int_masked[3]),
	.Y(interrupt_4_Z)
);
defparam interrupt_4.INIT=16'hFFF8;
// @8:190
  CFG4 \int_raw_30_f0[0]  (
	.A(tx_done),
	.B(int_raw[0]),
	.C(int_raw_1_sqmuxa_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.Y(int_raw_30[0])
);
defparam \int_raw_30_f0[0] .INIT=16'hAEEE;
// @8:134
  CFG3 \sticky_13_iv_i[1]  (
	.A(rx_fifo_read),
	.B(sticky[1]),
	.C(rx_done),
	.Y(sticky_13_iv_i[1])
);
defparam \sticky_13_iv_i[1] .INIT=8'h54;
// @8:134
  CFG3 \sticky_10_iv_i[0]  (
	.A(sticky[0]),
	.B(tx_done),
	.C(tx_fifo_write),
	.Y(sticky_10_iv_i[0])
);
defparam \sticky_10_iv_i[0] .INIT=8'h0E;
// @8:191
  CFG4 \int_raw_33[1]  (
	.A(rx_done),
	.B(int_raw[1]),
	.C(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_33[1])
);
defparam \int_raw_33[1] .INIT=16'hAEEE;
// @8:196
  CFG4 \int_raw_48[6]  (
	.A(rx_fifo_empty),
	.B(int_raw[6]),
	.C(int_raw_1_sqmuxa_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.Y(int_raw_48[6])
);
defparam \int_raw_48[6] .INIT=16'h5DDD;
// @8:195
  CFG4 \int_raw_45[5]  (
	.A(rx_pktend),
	.B(int_raw[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_45[5])
);
defparam \int_raw_45[5] .INIT=16'hAEEE;
// @8:197
  CFG4 \int_raw_51[7]  (
	.A(tx_fifo_full),
	.B(int_raw[7]),
	.C(int_raw_1_sqmuxa_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.Y(int_raw_51[7])
);
defparam \int_raw_51[7] .INIT=16'h5DDD;
// @8:194
  CFG4 \int_raw_42[4]  (
	.A(rx_cmdsize),
	.B(int_raw[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_42[4])
);
defparam \int_raw_42[4] .INIT=16'hAEEE;
// @8:193
  CFG4 \int_raw_39[3]  (
	.A(tx_channel_underflow),
	.B(int_raw[3]),
	.C(int_raw_1_sqmuxa_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.Y(int_raw_39[3])
);
defparam \int_raw_39[3] .INIT=16'hAEEE;
// @8:192
  CFG4 \int_raw_36[2]  (
	.A(rx_channel_overflow),
	.B(int_raw[2]),
	.C(int_raw_1_sqmuxa_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.Y(int_raw_36[2])
);
defparam \int_raw_36[2] .INIT=16'hAEEE;
// @8:241
  CFG4 prdata_sn_m10 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_sn_i2_mux)
);
defparam prdata_sn_m10.INIT=16'h07D1;
// @8:175
  CFG4 clr_txfifo_3_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(clr_txfifo_3_sqmuxa_2_Z),
	.D(control114_Z),
	.Y(clr_txfifo_3_sqmuxa_Z)
);
defparam clr_txfifo_3_sqmuxa.INIT=16'h2000;
// @8:241
  CFG4 control2_1_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(control2_1_sqmuxa_1_Z),
	.D(control114_Z),
	.Y(control2_1_sqmuxa_Z)
);
defparam control2_1_sqmuxa.INIT=16'h8000;
// @8:241
  CFG4 int_raw_1_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(control114_Z),
	.D(int_raw_1_sqmuxa_1_Z),
	.Y(int_raw_1_sqmuxa_Z)
);
defparam int_raw_1_sqmuxa.INIT=16'h1000;
// @8:109
  CFG4 interrupt (
	.A(control1[4]),
	.B(int_raw[2]),
	.C(interrupt_0_Z),
	.D(interrupt_4_Z),
	.Y(CORESPI_C0_0_SPIINT)
);
defparam interrupt.INIT=16'hFFF8;
// @8:241
  CFG3 \prdata_4[3]  (
	.A(N_86),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(N_66),
	.Y(N_96)
);
defparam \prdata_4[3] .INIT=8'hB8;
// @8:241
  CFG3 \prdata_6[1]  (
	.A(N_94),
	.B(prdata_sn_N_14_mux),
	.C(N_102),
	.Y(N_112)
);
defparam \prdata_6[1] .INIT=8'hB8;
// @8:136
  CFG2 clr_txfifo_5 (
	.A(clr_txfifo_3_sqmuxa_Z),
	.B(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.Y(clr_txfifo_5_Z)
);
defparam clr_txfifo_5.INIT=4'h8;
// @8:136
  CFG2 clr_rxfifo_5 (
	.A(clr_txfifo_3_sqmuxa_Z),
	.B(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.Y(clr_rxfifo_5_Z)
);
defparam clr_rxfifo_5.INIT=4'h8;
// @8:134
  CFG4 un1_CLK_DIV_1_sqmuxa_2_1_RNINKVD1 (
	.A(un1_CLK_DIV_1_sqmuxa_2_1_Z),
	.B(control114_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(un1_CLK_DIV_1_sqmuxa_2_i)
);
defparam un1_CLK_DIV_1_sqmuxa_2_1_RNINKVD1.INIT=16'h0004;
// @8:134
  CFG4 un1_CLK_DIV_1_sqmuxa_1_4_RNIPIUD1 (
	.A(un1_CLK_DIV_1_sqmuxa_1_4_Z),
	.B(control114_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(un1_CLK_DIV_1_sqmuxa_i)
);
defparam un1_CLK_DIV_1_sqmuxa_1_4_RNIPIUD1.INIT=16'h0040;
// @8:134
  CFG4 un1_CLK_DIV_1_sqmuxa_1_2_RNINIUD1 (
	.A(un1_CLK_DIV_1_sqmuxa_1_2_Z),
	.B(control114_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(un1_CLK_DIV_1_sqmuxa_1_i)
);
defparam un1_CLK_DIV_1_sqmuxa_1_2_RNINIUD1.INIT=16'h4000;
// @8:241
  CFG4 \prdata_6[3]  (
	.A(N_76),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_sn_N_14_mux),
	.D(N_96),
	.Y(N_114)
);
defparam \prdata_6[3] .INIT=16'hF202;
// @8:241
  CFG4 \prdata[3]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_114),
	.D(prdata_1),
	.Y(prdata_regs[3])
);
defparam \prdata[3] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_115),
	.D(prdata_1),
	.Y(prdata_regs[4])
);
defparam \prdata[4] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[5]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_116),
	.D(prdata_1),
	.Y(prdata_regs[5])
);
defparam \prdata[5] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[6]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_117),
	.D(prdata_1),
	.Y(prdata_regs[6])
);
defparam \prdata[6] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[7]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_118),
	.D(prdata_1),
	.Y(prdata_regs[7])
);
defparam \prdata[7] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_112),
	.D(prdata_1),
	.Y(prdata_regs[1])
);
defparam \prdata[1] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_113),
	.D(prdata_1),
	.Y(prdata_regs[2])
);
defparam \prdata[2] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_111),
	.D(prdata_1),
	.Y(prdata_regs[0])
);
defparam \prdata[0] .INIT=16'h4000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_rf_8s_255s_0_1 */

module spi_control_8s (
  CoreAPB3_C0_0_APBmslave0_PADDR,
  rx_fifo_read_1z,
  rx_fifo_read_1_2,
  tx_fifo_write,
  tx_fifo_write_sig_0_sqmuxa_1z,
  tx_fifo_write_sig12_1z,
  un1_PADDR_1z,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  prdata_1,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PSELx
)
;
input [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output rx_fifo_read_1z ;
input rx_fifo_read_1_2 ;
output tx_fifo_write ;
output tx_fifo_write_sig_0_sqmuxa_1z ;
output tx_fifo_write_sig12_1z ;
output un1_PADDR_1z ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
output prdata_1 ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
wire rx_fifo_read_1z ;
wire rx_fifo_read_1_2 ;
wire tx_fifo_write ;
wire tx_fifo_write_sig_0_sqmuxa_1z ;
wire tx_fifo_write_sig12_1z ;
wire un1_PADDR_1z ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire prdata_1 ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire un1_PADDR_0_Z ;
wire tx_fifo_write_sig_0_sqmuxa_2 ;
wire GND ;
wire VCC ;
// @10:120
  CFG2 un1_PADDR_0 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(un1_PADDR_0_Z)
);
defparam un1_PADDR_0.INIT=4'h4;
// @9:67
  CFG2 tx_fifo_write_sig16 (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.Y(prdata_1)
);
defparam tx_fifo_write_sig16.INIT=4'h8;
// @9:70
  CFG4 tx_fifo_write_sig_0_sqmuxa_2_0 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(tx_fifo_write_sig_0_sqmuxa_2)
);
defparam tx_fifo_write_sig_0_sqmuxa_2_0.INIT=16'h0800;
// @10:120
  CFG4 un1_PADDR (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(un1_PADDR_0_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(un1_PADDR_1z)
);
defparam un1_PADDR.INIT=16'h0010;
// @9:84
  CFG4 tx_fifo_write_sig12 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(un1_PADDR_0_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(tx_fifo_write_sig12_1z)
);
defparam tx_fifo_write_sig12.INIT=16'h0040;
// @9:70
  CFG3 tx_fifo_write_sig_0_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(tx_fifo_write_sig_0_sqmuxa_2),
	.Y(tx_fifo_write_sig_0_sqmuxa_1z)
);
defparam tx_fifo_write_sig_0_sqmuxa.INIT=8'h10;
// @9:67
  CFG4 tx_fifo_write_iv (
	.A(tx_fifo_write_sig_0_sqmuxa_1z),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(prdata_1),
	.D(tx_fifo_write_sig12_1z),
	.Y(tx_fifo_write)
);
defparam tx_fifo_write_iv.INIT=16'hE0A0;
// @9:67
  CFG4 rx_fifo_read (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(rx_fifo_read_1_2),
	.D(prdata_1),
	.Y(rx_fifo_read_1z)
);
defparam rx_fifo_read.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_control_8s */

module spi_fifo_8s_8s_3_1 (
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  tx_fifo_data_out,
  fiforsttx,
  tx_fifo_write,
  tx_fifo_last_out,
  PWRITE_m,
  tx_fifo_read,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY,
  tx_fifo_empty_i,
  tx_fifo_empty,
  tx_fifo_full_i,
  tx_fifo_full
)
;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [7:0] tx_fifo_data_out ;
input fiforsttx ;
input tx_fifo_write ;
output tx_fifo_last_out ;
input PWRITE_m ;
input tx_fifo_read ;
input FCCC_C0_0_GL0 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
output tx_fifo_empty_i ;
output tx_fifo_empty ;
output tx_fifo_full_i ;
output tx_fifo_full ;
wire fiforsttx ;
wire tx_fifo_write ;
wire tx_fifo_last_out ;
wire PWRITE_m ;
wire tx_fifo_read ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire tx_fifo_empty_i ;
wire tx_fifo_empty ;
wire tx_fifo_full_i ;
wire tx_fifo_full ;
wire [2:0] wr_pointer_q;
wire [2:0] wr_pointer_q_3;
wire [5:0] counter_q;
wire [5:0] counter_d;
wire [2:0] rd_pointer_q;
wire [2:0] rd_pointer_q_3;
wire [5:1] un1_counter_q0;
wire [8:8] fifo_mem_q;
wire [17:9] fifo_mem_q_fifo_mem_q_0_0_A_DOUT;
wire [7:7] un1_data_out_dx;
wire [7:7] un10_fifo_mem_d;
wire [5:0] un1_counter_q1;
wire VCC ;
wire GND ;
wire full_out_2_Z ;
wire empty_out_2_Z ;
wire un1_counter_q_0_cry_0 ;
wire un1_counter_q_0_cry_0_0_S ;
wire un1_counter_q_0_cry_0_0_Y ;
wire un1_counter_q_0_cry_1 ;
wire un1_counter_q_0_cry_1_0_Y ;
wire un1_counter_q_0_cry_2 ;
wire un1_counter_q_0_cry_2_0_Y ;
wire un1_counter_q_0_cry_3 ;
wire un1_counter_q_0_cry_3_0_Y ;
wire un1_counter_q_0_s_5_FCO ;
wire un1_counter_q_0_s_5_Y ;
wire un1_counter_q_0_cry_4 ;
wire un1_counter_q_0_cry_4_0_Y ;
wire \fifo_mem_d[0]_0_sqmuxa_Z  ;
wire SUM_m4_0_a2_1 ;
wire counter_d_0_sqmuxa_1_1 ;
wire SUM_N_9_mux ;
wire rd_pointer_d_1_sqmuxa_2_Z ;
wire wr_pointer_d_1_sqmuxa_1_Z ;
wire un1_wr_pointer_d_1_sqmuxa_Z ;
wire un1_counter_q_1_c3 ;
wire un1_rd_pointer_d_1_sqmuxa_Z ;
wire CO0_0 ;
wire empty_out_2_2_Z ;
wire full_out_2_2_Z ;
wire N_3 ;
wire N_2 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 full_out_RNIMLO8 (
	.A(tx_fifo_full),
	.Y(tx_fifo_full_i)
);
defparam full_out_RNIMLO8.INIT=2'h1;
  CFG1 empty_out_RNIISTA (
	.A(tx_fifo_empty),
	.Y(tx_fifo_empty_i)
);
defparam empty_out_RNIISTA.INIT=2'h1;
// @7:111
  SLE \wr_pointer_q[1]  (
	.Q(wr_pointer_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \wr_pointer_q[2]  (
	.Q(wr_pointer_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[0]  (
	.Q(counter_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[1]  (
	.Q(counter_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[2]  (
	.Q(counter_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[3]  (
	.Q(counter_q[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[4]  (
	.Q(counter_q[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[5]  (
	.Q(counter_q[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[0]  (
	.Q(rd_pointer_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[1]  (
	.Q(rd_pointer_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[2]  (
	.Q(rd_pointer_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \wr_pointer_q[0]  (
	.Q(wr_pointer_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE full_out (
	.Q(tx_fifo_full),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(full_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE empty_out (
	.Q(tx_fifo_empty),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(empty_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:176
  ARI1 un1_counter_q_0_cry_0_0 (
	.FCO(un1_counter_q_0_cry_0),
	.S(un1_counter_q_0_cry_0_0_S),
	.Y(un1_counter_q_0_cry_0_0_Y),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(GND),
	.A(counter_q[0]),
	.FCI(GND)
);
defparam un1_counter_q_0_cry_0_0.INIT=20'h5BB44;
// @7:176
  ARI1 un1_counter_q_0_cry_1_0 (
	.FCO(un1_counter_q_0_cry_1),
	.S(un1_counter_q0[1]),
	.Y(un1_counter_q_0_cry_1_0_Y),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(GND),
	.A(counter_q[1]),
	.FCI(un1_counter_q_0_cry_0)
);
defparam un1_counter_q_0_cry_1_0.INIT=20'h5BB44;
// @7:176
  ARI1 un1_counter_q_0_cry_2_0 (
	.FCO(un1_counter_q_0_cry_2),
	.S(un1_counter_q0[2]),
	.Y(un1_counter_q_0_cry_2_0_Y),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(GND),
	.A(counter_q[2]),
	.FCI(un1_counter_q_0_cry_1)
);
defparam un1_counter_q_0_cry_2_0.INIT=20'h5BB44;
// @7:176
  ARI1 un1_counter_q_0_cry_3_0 (
	.FCO(un1_counter_q_0_cry_3),
	.S(un1_counter_q0[3]),
	.Y(un1_counter_q_0_cry_3_0_Y),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(GND),
	.A(counter_q[3]),
	.FCI(un1_counter_q_0_cry_2)
);
defparam un1_counter_q_0_cry_3_0.INIT=20'h5BB44;
// @7:176
  ARI1 un1_counter_q_0_s_5 (
	.FCO(un1_counter_q_0_s_5_FCO),
	.S(un1_counter_q0[5]),
	.Y(un1_counter_q_0_s_5_Y),
	.B(counter_q[5]),
	.C(tx_fifo_empty_i),
	.D(tx_fifo_read),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_4)
);
defparam un1_counter_q_0_s_5.INIT=20'h46A00;
// @7:176
  ARI1 un1_counter_q_0_cry_4_0 (
	.FCO(un1_counter_q_0_cry_4),
	.S(un1_counter_q0[4]),
	.Y(un1_counter_q_0_cry_4_0_Y),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(GND),
	.A(counter_q[4]),
	.FCI(un1_counter_q_0_cry_3)
);
defparam un1_counter_q_0_cry_4_0.INIT=20'h5BB44;
// @7:101
  RAM64x18 fifo_mem_q_fifo_mem_q_0_0 (
	.A_DOUT({fifo_mem_q_fifo_mem_q_0_0_A_DOUT[17:9], tx_fifo_data_out[7:0], fifo_mem_q[8]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, GND, GND, rd_pointer_q[2:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, GND, GND, rd_pointer_q[2:0], GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, GND, GND, GND, wr_pointer_q[2:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAPB3_C0_0_APBmslave0_PWDATA[7:0], PWRITE_m}),
	.C_WEN(\fifo_mem_d[0]_0_sqmuxa_Z ),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam fifo_mem_q_fifo_mem_q_0_0.RAMINDEX="fifo_mem_q[8]%8%9%SPEED%0%0";
// @7:216
  CFG2 \wr_pointer_q_3_RNO_0[2]  (
	.A(wr_pointer_q[0]),
	.B(wr_pointer_q[2]),
	.Y(SUM_m4_0_a2_1)
);
defparam \wr_pointer_q_3_RNO_0[2] .INIT=4'h2;
// @7:165
  CFG2 \data_out_d[8]  (
	.A(fifo_mem_q[8]),
	.B(tx_fifo_empty),
	.Y(tx_fifo_last_out)
);
defparam \data_out_d[8] .INIT=4'h2;
// @7:147
  CFG2 \fifo_mem_d[0]_0_sqmuxa  (
	.A(tx_fifo_write),
	.B(tx_fifo_full),
	.Y(\fifo_mem_d[0]_0_sqmuxa_Z )
);
defparam \fifo_mem_d[0]_0_sqmuxa .INIT=4'h2;
// @7:155
  CFG3 un1_data_out_dx_7 (
	.A(rd_pointer_q[2]),
	.B(rd_pointer_q[1]),
	.C(rd_pointer_q[0]),
	.Y(un1_data_out_dx[7])
);
defparam un1_data_out_dx_7.INIT=8'h80;
// @7:149
  CFG3 un10_fifo_mem_d_7 (
	.A(wr_pointer_q[2]),
	.B(wr_pointer_q[1]),
	.C(wr_pointer_q[0]),
	.Y(un10_fifo_mem_d[7])
);
defparam un10_fifo_mem_d_7.INIT=8'h80;
// @7:205
  CFG3 full_out_RNI393M (
	.A(fiforsttx),
	.B(tx_fifo_read),
	.C(tx_fifo_full),
	.Y(counter_d_0_sqmuxa_1_1)
);
defparam full_out_RNI393M.INIT=8'h01;
// @7:216
  CFG4 \wr_pointer_q_3_RNO[2]  (
	.A(tx_fifo_full),
	.B(wr_pointer_q[1]),
	.C(SUM_m4_0_a2_1),
	.D(fiforsttx),
	.Y(SUM_N_9_mux)
);
defparam \wr_pointer_q_3_RNO[2] .INIT=16'h0040;
// @7:176
  CFG2 un1_counter_q_1_axbxc0 (
	.A(counter_d_0_sqmuxa_1_1),
	.B(counter_q[0]),
	.Y(un1_counter_q1[0])
);
defparam un1_counter_q_1_axbxc0.INIT=4'h6;
// @7:191
  CFG4 rd_pointer_d_1_sqmuxa_2 (
	.A(fiforsttx),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(un1_data_out_dx[7]),
	.Y(rd_pointer_d_1_sqmuxa_2_Z)
);
defparam rd_pointer_d_1_sqmuxa_2.INIT=16'h0010;
// @7:207
  CFG4 wr_pointer_d_1_sqmuxa_1 (
	.A(un10_fifo_mem_d[7]),
	.B(tx_fifo_write),
	.C(tx_fifo_full),
	.D(fiforsttx),
	.Y(wr_pointer_d_1_sqmuxa_1_Z)
);
defparam wr_pointer_d_1_sqmuxa_1.INIT=16'h0004;
// @7:176
  CFG3 un1_counter_q_1_axbxc1 (
	.A(counter_q[1]),
	.B(counter_q[0]),
	.C(counter_d_0_sqmuxa_1_1),
	.Y(un1_counter_q1[1])
);
defparam un1_counter_q_1_axbxc1.INIT=8'h6A;
// @7:113
  CFG4 un1_wr_pointer_d_1_sqmuxa (
	.A(un10_fifo_mem_d[7]),
	.B(tx_fifo_write),
	.C(tx_fifo_full),
	.D(fiforsttx),
	.Y(un1_wr_pointer_d_1_sqmuxa_Z)
);
defparam un1_wr_pointer_d_1_sqmuxa.INIT=16'h00F7;
// @7:176
  CFG4 un1_counter_q_1_ac0_3 (
	.A(counter_q[2]),
	.B(counter_q[1]),
	.C(counter_q[0]),
	.D(counter_d_0_sqmuxa_1_1),
	.Y(un1_counter_q_1_c3)
);
defparam un1_counter_q_1_ac0_3.INIT=16'h8000;
// @7:176
  CFG4 un1_counter_q_1_axbxc2 (
	.A(counter_q[2]),
	.B(counter_q[1]),
	.C(counter_q[0]),
	.D(counter_d_0_sqmuxa_1_1),
	.Y(un1_counter_q1[2])
);
defparam un1_counter_q_1_axbxc2.INIT=16'h6AAA;
// @7:113
  CFG4 un1_rd_pointer_d_1_sqmuxa (
	.A(tx_fifo_empty),
	.B(fiforsttx),
	.C(tx_fifo_read),
	.D(rd_pointer_d_1_sqmuxa_2_Z),
	.Y(un1_rd_pointer_d_1_sqmuxa_Z)
);
defparam un1_rd_pointer_d_1_sqmuxa.INIT=16'hFF23;
// @7:200
  CFG2 rd_pointer_d_1_sqmuxa_2_RNIUV45 (
	.A(rd_pointer_d_1_sqmuxa_2_Z),
	.B(rd_pointer_q[0]),
	.Y(CO0_0)
);
defparam rd_pointer_d_1_sqmuxa_2_RNIUV45.INIT=4'h8;
  CFG4 un1_counter_q_1_axbxc0_RNI035Q (
	.A(fiforsttx),
	.B(un1_counter_q_0_cry_0_0_Y),
	.C(un1_counter_q1[0]),
	.D(tx_fifo_write),
	.Y(counter_d[0])
);
defparam un1_counter_q_1_axbxc0_RNI035Q.INIT=16'h5044;
// @7:113
  CFG4 \wr_pointer_q_3[2]  (
	.A(tx_fifo_write),
	.B(un1_wr_pointer_d_1_sqmuxa_Z),
	.C(wr_pointer_q[2]),
	.D(SUM_N_9_mux),
	.Y(wr_pointer_q_3[2])
);
defparam \wr_pointer_q_3[2] .INIT=16'h88C0;
// @7:176
  CFG2 un1_counter_q_1_axbxc3 (
	.A(un1_counter_q_1_c3),
	.B(counter_q[3]),
	.Y(un1_counter_q1[3])
);
defparam un1_counter_q_1_axbxc3.INIT=4'h6;
// @7:113
  CFG3 \rd_pointer_q_3[0]  (
	.A(rd_pointer_q[0]),
	.B(rd_pointer_d_1_sqmuxa_2_Z),
	.C(un1_rd_pointer_d_1_sqmuxa_Z),
	.Y(rd_pointer_q_3[0])
);
defparam \rd_pointer_q_3[0] .INIT=8'h60;
// @7:113
  CFG3 \wr_pointer_q_3[0]  (
	.A(wr_pointer_q[0]),
	.B(wr_pointer_d_1_sqmuxa_1_Z),
	.C(un1_wr_pointer_d_1_sqmuxa_Z),
	.Y(wr_pointer_q_3[0])
);
defparam \wr_pointer_q_3[0] .INIT=8'h60;
  CFG4 un1_counter_q_1_axbxc1_RNI256Q (
	.A(fiforsttx),
	.B(un1_counter_q0[1]),
	.C(un1_counter_q1[1]),
	.D(tx_fifo_write),
	.Y(counter_d[1])
);
defparam un1_counter_q_1_axbxc1_RNI256Q.INIT=16'h5044;
// @7:176
  CFG3 un1_counter_q_1_axbxc4 (
	.A(counter_q[3]),
	.B(un1_counter_q_1_c3),
	.C(counter_q[4]),
	.Y(un1_counter_q1[4])
);
defparam un1_counter_q_1_axbxc4.INIT=8'h78;
// @7:113
  CFG3 \rd_pointer_q_3[1]  (
	.A(un1_rd_pointer_d_1_sqmuxa_Z),
	.B(rd_pointer_q[1]),
	.C(CO0_0),
	.Y(rd_pointer_q_3[1])
);
defparam \rd_pointer_q_3[1] .INIT=8'h28;
// @7:113
  CFG4 \wr_pointer_q_3[1]  (
	.A(wr_pointer_q[1]),
	.B(wr_pointer_q[0]),
	.C(wr_pointer_d_1_sqmuxa_1_Z),
	.D(un1_wr_pointer_d_1_sqmuxa_Z),
	.Y(wr_pointer_q_3[1])
);
defparam \wr_pointer_q_3[1] .INIT=16'h6A00;
  CFG4 un1_counter_q_1_axbxc2_RNI477Q (
	.A(fiforsttx),
	.B(un1_counter_q0[2]),
	.C(un1_counter_q1[2]),
	.D(tx_fifo_write),
	.Y(counter_d[2])
);
defparam un1_counter_q_1_axbxc2_RNI477Q.INIT=16'h5044;
// @7:176
  CFG4 un1_counter_q_1_axbxc5 (
	.A(counter_q[3]),
	.B(un1_counter_q_1_c3),
	.C(counter_q[5]),
	.D(counter_q[4]),
	.Y(un1_counter_q1[5])
);
defparam un1_counter_q_1_axbxc5.INIT=16'h78F0;
// @7:113
  CFG4 \rd_pointer_q_3[2]  (
	.A(rd_pointer_q[1]),
	.B(rd_pointer_q[2]),
	.C(un1_rd_pointer_d_1_sqmuxa_Z),
	.D(CO0_0),
	.Y(rd_pointer_q_3[2])
);
defparam \rd_pointer_q_3[2] .INIT=16'h60C0;
  CFG4 un1_counter_q_1_axbxc3_RNI698Q (
	.A(fiforsttx),
	.B(un1_counter_q0[3]),
	.C(un1_counter_q1[3]),
	.D(tx_fifo_write),
	.Y(counter_d[3])
);
defparam un1_counter_q_1_axbxc3_RNI698Q.INIT=16'h5044;
  CFG4 un1_counter_q_1_axbxc4_RNI8B9Q (
	.A(fiforsttx),
	.B(un1_counter_q0[4]),
	.C(un1_counter_q1[4]),
	.D(tx_fifo_write),
	.Y(counter_d[4])
);
defparam un1_counter_q_1_axbxc4_RNI8B9Q.INIT=16'h5044;
// @7:129
  CFG4 empty_out_2_2 (
	.A(counter_d[3]),
	.B(counter_d[2]),
	.C(counter_d[1]),
	.D(counter_d[0]),
	.Y(empty_out_2_2_Z)
);
defparam empty_out_2_2.INIT=16'h0001;
// @7:93
  CFG4 full_out_2_2 (
	.A(counter_d[3]),
	.B(counter_d[2]),
	.C(counter_d[1]),
	.D(counter_d[0]),
	.Y(full_out_2_2_Z)
);
defparam full_out_2_2.INIT=16'h0002;
  CFG4 un1_counter_q_1_axbxc5_RNI0TT71 (
	.A(fiforsttx),
	.B(un1_counter_q0[5]),
	.C(un1_counter_q1[5]),
	.D(tx_fifo_write),
	.Y(counter_d[5])
);
defparam un1_counter_q_1_axbxc5_RNI0TT71.INIT=16'h5044;
// @7:93
  CFG3 full_out_2 (
	.A(counter_d[4]),
	.B(full_out_2_2_Z),
	.C(counter_d[5]),
	.Y(full_out_2_Z)
);
defparam full_out_2.INIT=8'h04;
// @7:129
  CFG3 empty_out_2 (
	.A(counter_d[4]),
	.B(empty_out_2_2_Z),
	.C(counter_d[5]),
	.Y(empty_out_2_Z)
);
defparam empty_out_2.INIT=8'h04;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_fifo_8s_8s_3_1 */

module spi_fifo_8s_8s_3_0_1 (
  rx_fifo_data_in,
  rx_fifo_data_out,
  fifo_mem_q_0,
  rx_fifo_read,
  fiforstrx,
  rx_channel_overflow,
  rx_fifo_first_in,
  rx_fifo_write_i,
  rx_fifo_write,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY,
  rx_fifo_empty_i,
  rx_fifo_empty
)
;
input [7:0] rx_fifo_data_in ;
output [7:0] rx_fifo_data_out ;
output fifo_mem_q_0 ;
input rx_fifo_read ;
input fiforstrx ;
output rx_channel_overflow ;
input rx_fifo_first_in ;
input rx_fifo_write_i ;
input rx_fifo_write ;
input FCCC_C0_0_GL0 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
output rx_fifo_empty_i ;
output rx_fifo_empty ;
wire fifo_mem_q_0 ;
wire rx_fifo_read ;
wire fiforstrx ;
wire rx_channel_overflow ;
wire rx_fifo_first_in ;
wire rx_fifo_write_i ;
wire rx_fifo_write ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire rx_fifo_empty_i ;
wire rx_fifo_empty ;
wire [2:0] wr_pointer_q;
wire [2:0] wr_pointer_q_3;
wire [5:0] counter_q;
wire [5:0] counter_d;
wire [2:0] rd_pointer_q;
wire [2:0] rd_pointer_q_3;
wire [5:1] un1_counter_q1;
wire [17:9] fifo_mem_q_fifo_mem_q_0_0_A_DOUT_0;
wire [5:0] un1_counter_q0;
wire VCC ;
wire GND ;
wire full_out_Z ;
wire full_out_2_Z ;
wire empty_out_2_Z ;
wire un1_counter_q_1_cry_0 ;
wire un1_counter_q_1_cry_0_0_S ;
wire un1_counter_q_1_cry_0_0_Y ;
wire un1_counter_q_1_cry_1 ;
wire un1_counter_q_1_cry_1_0_Y ;
wire un1_counter_q_1_cry_2 ;
wire un1_counter_q_1_cry_2_0_Y ;
wire un1_counter_q_1_cry_3 ;
wire un1_counter_q_1_cry_3_0_Y ;
wire un1_counter_q_1_s_5_FCO ;
wire un1_counter_q_1_s_5_Y ;
wire un1_counter_q_1_cry_4 ;
wire un1_counter_q_1_cry_4_0_Y ;
wire \fifo_mem_d[0]_0_sqmuxa_Z  ;
wire counter_d_0_sqmuxa_1_0 ;
wire wr_pointer_d_1_sqmuxa_1_Z ;
wire rd_pointer_d_1_sqmuxa_2_0_Z ;
wire un1_wr_pointer_d_1_sqmuxa_0 ;
wire CO0 ;
wire un1_rd_pointer_d_1_sqmuxa_0 ;
wire CO0_0 ;
wire un1_counter_q_0_c3 ;
wire N_15 ;
wire empty_out_2_2_Z ;
wire full_out_2_2_Z ;
wire N_3 ;
wire N_2 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 empty_out_RNIG4PE (
	.A(rx_fifo_empty),
	.Y(rx_fifo_empty_i)
);
defparam empty_out_RNIG4PE.INIT=2'h1;
// @7:111
  SLE \wr_pointer_q[0]  (
	.Q(wr_pointer_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \wr_pointer_q[1]  (
	.Q(wr_pointer_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \wr_pointer_q[2]  (
	.Q(wr_pointer_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[0]  (
	.Q(counter_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[1]  (
	.Q(counter_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[2]  (
	.Q(counter_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[3]  (
	.Q(counter_q[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[4]  (
	.Q(counter_q[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[5]  (
	.Q(counter_q[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[0]  (
	.Q(rd_pointer_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[1]  (
	.Q(rd_pointer_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[2]  (
	.Q(rd_pointer_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE full_out (
	.Q(full_out_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(full_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE empty_out (
	.Q(rx_fifo_empty),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(empty_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:176
  ARI1 un1_counter_q_1_cry_0_0 (
	.FCO(un1_counter_q_1_cry_0),
	.S(un1_counter_q_1_cry_0_0_S),
	.Y(un1_counter_q_1_cry_0_0_Y),
	.B(rx_fifo_write),
	.C(rx_fifo_empty),
	.D(GND),
	.A(counter_q[0]),
	.FCI(GND)
);
defparam un1_counter_q_1_cry_0_0.INIT=20'h5EE11;
// @7:176
  ARI1 un1_counter_q_1_cry_1_0 (
	.FCO(un1_counter_q_1_cry_1),
	.S(un1_counter_q1[1]),
	.Y(un1_counter_q_1_cry_1_0_Y),
	.B(rx_fifo_write),
	.C(rx_fifo_empty),
	.D(GND),
	.A(counter_q[1]),
	.FCI(un1_counter_q_1_cry_0)
);
defparam un1_counter_q_1_cry_1_0.INIT=20'h5EE11;
// @7:176
  ARI1 un1_counter_q_1_cry_2_0 (
	.FCO(un1_counter_q_1_cry_2),
	.S(un1_counter_q1[2]),
	.Y(un1_counter_q_1_cry_2_0_Y),
	.B(rx_fifo_write),
	.C(rx_fifo_empty),
	.D(GND),
	.A(counter_q[2]),
	.FCI(un1_counter_q_1_cry_1)
);
defparam un1_counter_q_1_cry_2_0.INIT=20'h5EE11;
// @7:176
  ARI1 un1_counter_q_1_cry_3_0 (
	.FCO(un1_counter_q_1_cry_3),
	.S(un1_counter_q1[3]),
	.Y(un1_counter_q_1_cry_3_0_Y),
	.B(rx_fifo_write),
	.C(rx_fifo_empty),
	.D(GND),
	.A(counter_q[3]),
	.FCI(un1_counter_q_1_cry_2)
);
defparam un1_counter_q_1_cry_3_0.INIT=20'h5EE11;
// @7:176
  ARI1 un1_counter_q_1_s_5 (
	.FCO(un1_counter_q_1_s_5_FCO),
	.S(un1_counter_q1[5]),
	.Y(un1_counter_q_1_s_5_Y),
	.B(counter_q[5]),
	.C(rx_fifo_empty_i),
	.D(rx_fifo_write_i),
	.A(VCC),
	.FCI(un1_counter_q_1_cry_4)
);
defparam un1_counter_q_1_s_5.INIT=20'h46A00;
// @7:176
  ARI1 un1_counter_q_1_cry_4_0 (
	.FCO(un1_counter_q_1_cry_4),
	.S(un1_counter_q1[4]),
	.Y(un1_counter_q_1_cry_4_0_Y),
	.B(rx_fifo_write),
	.C(rx_fifo_empty),
	.D(GND),
	.A(counter_q[4]),
	.FCI(un1_counter_q_1_cry_3)
);
defparam un1_counter_q_1_cry_4_0.INIT=20'h5EE11;
// @7:101
  RAM64x18 fifo_mem_q_fifo_mem_q_0_0 (
	.A_DOUT({fifo_mem_q_fifo_mem_q_0_0_A_DOUT_0[17:9], rx_fifo_data_out[7:0], fifo_mem_q_0}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, GND, GND, rd_pointer_q[2:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, GND, GND, rd_pointer_q[2:0], GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, GND, GND, GND, wr_pointer_q[2:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, rx_fifo_data_in[7:0], rx_fifo_first_in}),
	.C_WEN(\fifo_mem_d[0]_0_sqmuxa_Z ),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam fifo_mem_q_fifo_mem_q_0_0.RAMINDEX="fifo_mem_q[8]%8%9%SPEED%0%0";
// @7:93
  CFG2 overflow_out (
	.A(rx_fifo_write),
	.B(full_out_Z),
	.Y(rx_channel_overflow)
);
defparam overflow_out.INIT=4'h8;
// @7:147
  CFG2 \fifo_mem_d[0]_0_sqmuxa  (
	.A(rx_fifo_write),
	.B(full_out_Z),
	.Y(\fifo_mem_d[0]_0_sqmuxa_Z )
);
defparam \fifo_mem_d[0]_0_sqmuxa .INIT=4'h2;
// @7:205
  CFG3 full_out_RNISG2N (
	.A(fiforstrx),
	.B(rx_fifo_write),
	.C(full_out_Z),
	.Y(counter_d_0_sqmuxa_1_0)
);
defparam full_out_RNISG2N.INIT=8'h04;
// @7:207
  CFG4 wr_pointer_d_1_sqmuxa_1 (
	.A(wr_pointer_q[2]),
	.B(wr_pointer_q[1]),
	.C(wr_pointer_q[0]),
	.D(counter_d_0_sqmuxa_1_0),
	.Y(wr_pointer_d_1_sqmuxa_1_Z)
);
defparam wr_pointer_d_1_sqmuxa_1.INIT=16'h7F00;
// @7:191
  CFG4 rd_pointer_d_1_sqmuxa_2_0 (
	.A(rd_pointer_q[0]),
	.B(rx_fifo_empty),
	.C(rd_pointer_q[2]),
	.D(rd_pointer_q[1]),
	.Y(rd_pointer_d_1_sqmuxa_2_0_Z)
);
defparam rd_pointer_d_1_sqmuxa_2_0.INIT=16'h1333;
// @7:176
  CFG2 un1_counter_q_0_axbxc0 (
	.A(counter_d_0_sqmuxa_1_0),
	.B(counter_q[0]),
	.Y(un1_counter_q0[0])
);
defparam un1_counter_q_0_axbxc0.INIT=4'h6;
// @7:176
  CFG3 un1_counter_q_0_axbxc1 (
	.A(counter_q[1]),
	.B(counter_q[0]),
	.C(counter_d_0_sqmuxa_1_0),
	.Y(un1_counter_q0[1])
);
defparam un1_counter_q_0_axbxc1.INIT=8'h6A;
// @7:113
  CFG4 un1_wr_pointer_d_1_sqmuxa (
	.A(full_out_Z),
	.B(fiforstrx),
	.C(rx_fifo_write),
	.D(wr_pointer_d_1_sqmuxa_1_Z),
	.Y(un1_wr_pointer_d_1_sqmuxa_0)
);
defparam un1_wr_pointer_d_1_sqmuxa.INIT=16'hFF23;
// @7:216
  CFG2 wr_pointer_d_1_sqmuxa_1_RNIVO48 (
	.A(wr_pointer_d_1_sqmuxa_1_Z),
	.B(wr_pointer_q[0]),
	.Y(CO0)
);
defparam wr_pointer_d_1_sqmuxa_1_RNIVO48.INIT=4'h8;
// @7:113
  CFG4 un1_rd_pointer_d_1_sqmuxa (
	.A(rd_pointer_d_1_sqmuxa_2_0_Z),
	.B(rx_fifo_read),
	.C(rx_fifo_empty),
	.D(fiforstrx),
	.Y(un1_rd_pointer_d_1_sqmuxa_0)
);
defparam un1_rd_pointer_d_1_sqmuxa.INIT=16'h00FB;
// @7:200
  CFG4 rd_pointer_d_1_sqmuxa_2_0_RNIBRCT (
	.A(fiforstrx),
	.B(rd_pointer_q[0]),
	.C(rx_fifo_read),
	.D(rd_pointer_d_1_sqmuxa_2_0_Z),
	.Y(CO0_0)
);
defparam rd_pointer_d_1_sqmuxa_2_0_RNIBRCT.INIT=16'h4000;
// @7:176
  CFG4 un1_counter_q_0_ac0_3 (
	.A(counter_q[2]),
	.B(counter_q[1]),
	.C(counter_q[0]),
	.D(counter_d_0_sqmuxa_1_0),
	.Y(un1_counter_q_0_c3)
);
defparam un1_counter_q_0_ac0_3.INIT=16'h8000;
// @7:176
  CFG4 un1_counter_q_0_axbxc2 (
	.A(counter_q[2]),
	.B(counter_q[1]),
	.C(counter_q[0]),
	.D(counter_d_0_sqmuxa_1_0),
	.Y(un1_counter_q0[2])
);
defparam un1_counter_q_0_axbxc2.INIT=16'h6AAA;
// @7:113
  CFG3 \wr_pointer_q_3[0]  (
	.A(wr_pointer_q[0]),
	.B(wr_pointer_d_1_sqmuxa_1_Z),
	.C(un1_wr_pointer_d_1_sqmuxa_0),
	.Y(wr_pointer_q_3[0])
);
defparam \wr_pointer_q_3[0] .INIT=8'h60;
// @7:200
  CFG4 \rd_pointer_q_3_RNO[0]  (
	.A(fiforstrx),
	.B(rd_pointer_q[0]),
	.C(rx_fifo_read),
	.D(rd_pointer_d_1_sqmuxa_2_0_Z),
	.Y(N_15)
);
defparam \rd_pointer_q_3_RNO[0] .INIT=16'h9CCC;
// @7:176
  CFG4 \counter_d[0]  (
	.A(un1_counter_q0[0]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q_1_cry_0_0_Y),
	.Y(counter_d[0])
);
defparam \counter_d[0] .INIT=16'h0E02;
// @7:176
  CFG2 un1_counter_q_0_axbxc3 (
	.A(un1_counter_q_0_c3),
	.B(counter_q[3]),
	.Y(un1_counter_q0[3])
);
defparam un1_counter_q_0_axbxc3.INIT=4'h6;
// @7:113
  CFG3 \wr_pointer_q_3[1]  (
	.A(un1_wr_pointer_d_1_sqmuxa_0),
	.B(wr_pointer_q[1]),
	.C(CO0),
	.Y(wr_pointer_q_3[1])
);
defparam \wr_pointer_q_3[1] .INIT=8'h28;
// @7:113
  CFG2 \rd_pointer_q_3[0]  (
	.A(un1_rd_pointer_d_1_sqmuxa_0),
	.B(N_15),
	.Y(rd_pointer_q_3[0])
);
defparam \rd_pointer_q_3[0] .INIT=4'h8;
// @7:176
  CFG4 \counter_d[1]  (
	.A(un1_counter_q0[1]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q1[1]),
	.Y(counter_d[1])
);
defparam \counter_d[1] .INIT=16'h0E02;
// @7:176
  CFG3 un1_counter_q_0_axbxc4 (
	.A(counter_q[3]),
	.B(un1_counter_q_0_c3),
	.C(counter_q[4]),
	.Y(un1_counter_q0[4])
);
defparam un1_counter_q_0_axbxc4.INIT=8'h78;
// @7:113
  CFG3 \rd_pointer_q_3[1]  (
	.A(un1_rd_pointer_d_1_sqmuxa_0),
	.B(rd_pointer_q[1]),
	.C(CO0_0),
	.Y(rd_pointer_q_3[1])
);
defparam \rd_pointer_q_3[1] .INIT=8'h28;
// @7:113
  CFG4 \wr_pointer_q_3[2]  (
	.A(wr_pointer_q[1]),
	.B(wr_pointer_q[2]),
	.C(un1_wr_pointer_d_1_sqmuxa_0),
	.D(CO0),
	.Y(wr_pointer_q_3[2])
);
defparam \wr_pointer_q_3[2] .INIT=16'h60C0;
// @7:176
  CFG4 \counter_d[2]  (
	.A(un1_counter_q0[2]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q1[2]),
	.Y(counter_d[2])
);
defparam \counter_d[2] .INIT=16'h0E02;
// @7:176
  CFG4 un1_counter_q_0_axbxc5 (
	.A(counter_q[3]),
	.B(un1_counter_q_0_c3),
	.C(counter_q[5]),
	.D(counter_q[4]),
	.Y(un1_counter_q0[5])
);
defparam un1_counter_q_0_axbxc5.INIT=16'h78F0;
// @7:113
  CFG4 \rd_pointer_q_3[2]  (
	.A(rd_pointer_q[1]),
	.B(rd_pointer_q[2]),
	.C(un1_rd_pointer_d_1_sqmuxa_0),
	.D(CO0_0),
	.Y(rd_pointer_q_3[2])
);
defparam \rd_pointer_q_3[2] .INIT=16'h60C0;
// @7:176
  CFG4 \counter_d[3]  (
	.A(un1_counter_q0[3]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q1[3]),
	.Y(counter_d[3])
);
defparam \counter_d[3] .INIT=16'h0E02;
// @7:176
  CFG4 \counter_d[4]  (
	.A(un1_counter_q0[4]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q1[4]),
	.Y(counter_d[4])
);
defparam \counter_d[4] .INIT=16'h0E02;
// @7:129
  CFG4 empty_out_2_2 (
	.A(counter_d[3]),
	.B(counter_d[2]),
	.C(counter_d[1]),
	.D(counter_d[0]),
	.Y(empty_out_2_2_Z)
);
defparam empty_out_2_2.INIT=16'h0001;
// @7:93
  CFG4 full_out_2_2 (
	.A(counter_d[3]),
	.B(counter_d[2]),
	.C(counter_d[1]),
	.D(counter_d[0]),
	.Y(full_out_2_2_Z)
);
defparam full_out_2_2.INIT=16'h0002;
// @7:176
  CFG4 \counter_d[5]  (
	.A(un1_counter_q0[5]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q1[5]),
	.Y(counter_d[5])
);
defparam \counter_d[5] .INIT=16'h0E02;
// @7:129
  CFG3 empty_out_2 (
	.A(counter_d[4]),
	.B(empty_out_2_2_Z),
	.C(counter_d[5]),
	.Y(empty_out_2_Z)
);
defparam empty_out_2.INIT=8'h04;
// @7:93
  CFG3 full_out_2 (
	.A(counter_d[4]),
	.B(full_out_2_2_Z),
	.C(counter_d[5]),
	.Y(full_out_2_Z)
);
defparam full_out_2.INIT=8'h04;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_fifo_8s_8s_3_0_1 */

module spi_clockmux (
  clock_rx_mux1,
  SPISCLKO_c,
  SPIMODE
)
;
output clock_rx_mux1 ;
input SPISCLKO_c ;
input SPIMODE ;
wire clock_rx_mux1 ;
wire SPISCLKO_c ;
wire SPIMODE ;
wire GND ;
wire VCC ;
// @5:33
  CFG2 clkout (
	.A(SPIMODE),
	.B(SPISCLKO_c),
	.Y(clock_rx_mux1)
);
defparam clkout.INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_clockmux */

module spi_chanctrl_Z3_1 (
  cfg_cmdsize,
  clk_div_val,
  rx_fifo_data_in,
  tx_fifo_data_out,
  tx_fifo_read,
  cfg_frameurun,
  tx_done,
  tx_fifo_empty,
  PWRITE_m_1z,
  tx_fifo_write_sig12,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  prdata_1,
  tx_channel_underflow,
  SPISDO_c,
  SPIMODE,
  SPISDI_c,
  cfg_enable,
  tx_fifo_empty_i,
  SPISCLKO_c,
  rx_done,
  rx_cmdsize_1z,
  master_ssel_out,
  rx_pktend,
  mtx_rxbusy_1z,
  stxs_state_1z,
  rx_fifo_first_in,
  tx_fifo_last_out,
  mtx_busy_1z,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY,
  rx_fifo_write_i,
  rx_fifo_write
)
;
input [2:0] cfg_cmdsize ;
input [7:0] clk_div_val ;
output [7:0] rx_fifo_data_in ;
input [7:0] tx_fifo_data_out ;
output tx_fifo_read ;
input cfg_frameurun ;
output tx_done ;
input tx_fifo_empty ;
output PWRITE_m_1z ;
input tx_fifo_write_sig12 ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input prdata_1 ;
output tx_channel_underflow ;
output SPISDO_c ;
input SPIMODE ;
input SPISDI_c ;
input cfg_enable ;
input tx_fifo_empty_i ;
output SPISCLKO_c ;
output rx_done ;
output rx_cmdsize_1z ;
output master_ssel_out ;
output rx_pktend ;
output mtx_rxbusy_1z ;
output stxs_state_1z ;
output rx_fifo_first_in ;
input tx_fifo_last_out ;
output mtx_busy_1z ;
input FCCC_C0_0_GL0 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
output rx_fifo_write_i ;
output rx_fifo_write ;
wire tx_fifo_read ;
wire cfg_frameurun ;
wire tx_done ;
wire tx_fifo_empty ;
wire PWRITE_m_1z ;
wire tx_fifo_write_sig12 ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire prdata_1 ;
wire tx_channel_underflow ;
wire SPISDO_c ;
wire SPIMODE ;
wire SPISDI_c ;
wire cfg_enable ;
wire tx_fifo_empty_i ;
wire SPISCLKO_c ;
wire rx_done ;
wire rx_cmdsize_1z ;
wire master_ssel_out ;
wire rx_pktend ;
wire mtx_rxbusy_1z ;
wire stxs_state_1z ;
wire rx_fifo_first_in ;
wire tx_fifo_last_out ;
wire mtx_busy_1z ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire rx_fifo_write_i ;
wire rx_fifo_write ;
wire [4:0] stxs_bitcnt;
wire [2:0] stxs_bitsel;
wire [2:0] stxs_bitsel_6;
wire [7:0] txfifo_datadelay;
wire [6:0] msrxs_shiftreg;
wire [2:0] msrxp_frames;
wire [2:0] msrxp_frames_4;
wire [7:0] stxs_datareg;
wire [7:0] stxs_datareg_10;
wire [6:0] msrxs_shiftreg_5;
wire [2:0] mtx_datahold;
wire [7:0] clk_div_val_reg;
wire [4:0] mtx_bitsel;
wire [4:0] mtx_bitsel_10;
wire [5:0] mtx_state;
wire [5:0] mtx_state_ns;
wire [2:0] txfifo_dhold_dec;
wire [7:0] spi_clk_count;
wire [7:0] spi_clk_count_s;
wire [6:0] spi_clk_count_cry;
wire [6:0] spi_clk_count_cry_Y_0;
wire [7:7] spi_clk_count_s_FCO_0;
wire [7:7] spi_clk_count_s_Y_0;
wire [1:1] tmp;
wire [5:5] mtx_state_ns_0_a3_1;
wire [3:3] mtx_state_ns_i_a3_2;
wire [3:2] mtx_state_ns_i_0;
wire [5:5] mtx_state_ns_0_a3_4;
wire [3:3] mtx_state_ns_i_a3_3;
wire [7:1] stxs_datareg_10_iv_0;
wire VCC ;
wire stxs_bitcnt_n3_Z ;
wire clock_rx_fe_Z ;
wire GND ;
wire stxs_bitcnt_n4_Z ;
wire N_14_i ;
wire stxs_bitcnt_n1_Z ;
wire stxs_bitcnt_n2_Z ;
wire msrxs_datain_0_sqmuxa_1_Z ;
wire un1_msrxp_strobe_Z ;
wire stxs_datareg_1_sqmuxa_2_i_Z ;
wire clock_rx_re_Z ;
wire mtx_fiforead_0_sqmuxa_Z ;
wire spi_di_mux_Z ;
wire clk_div_val_reg6_i_i ;
wire un1_mtx_bitsel_1_sqmuxa_Z ;
wire un1_sresetn_9_Z ;
wire msrxs_strobe_Z ;
wire msrxs_first5_Z ;
wire un1_msrxs_datain_1_sqmuxa_1_i ;
wire mtx_lastframe_Z ;
wire mtx_lastframe_1_sqmuxa_Z ;
wire msrxs_first_2_Z ;
wire stxs_first_Z ;
wire stxs_first_3 ;
wire stxs_pktsel_Z ;
wire stxs_pktsel_0_sqmuxa_Z ;
wire stxs_direct_Z ;
wire stxs_state_1_sqmuxa_Z ;
wire stxs_bitsel_0_sqmuxa_Z ;
wire stxs_txready_at_ssel_Z ;
wire un1_resetn_rx_i ;
wire txfifo_davailable_Z ;
wire resetn_rx_s_Z ;
wire stxp_lastframe_Z ;
wire stxp_lastframe_5_Z ;
wire un1_txfifo_read_i ;
wire stxs_midbit_Z ;
wire stxs_midbit_3_Z ;
wire stxs_lastbit_Z ;
wire stxs_lastbit_3_Z ;
wire mtx_first_Z ;
wire mtx_first_8 ;
wire un1_mtx_alldone_2_sqmuxa_2_i ;
wire mtx_pktsel_Z ;
wire mtx_pktsel_7 ;
wire un1_mtx_alldone_2_sqmuxa_i ;
wire stxs_strobetx_Z ;
wire stxs_strobetx_5 ;
wire mtx_consecutive_Z ;
wire mtx_consecutive_0_sqmuxa_Z ;
wire un1_sresetn_10_Z ;
wire stxs_txzeros_Z ;
wire stxs_txzeros_4 ;
wire stxs_dataerr_Z ;
wire stxs_dataerr_5 ;
wire stxs_checkorun_Z ;
wire stxs_checkorun_5 ;
wire un1_mtx_bitsel_1_sqmuxa_1_Z ;
wire mtx_holdsel_Z ;
wire mtx_state_1_sqmuxa_1_Z ;
wire mtx_oen_5_sqmuxa_Z ;
wire N_221_i ;
wire N_223_i ;
wire N_225_i ;
wire N_227_i ;
wire spi_clk_tick_Z ;
wire spi_clk_tick_4_Z ;
wire mtx_alldone_Z ;
wire mtx_oen_0_sqmuxa_Z ;
wire msrxp_alldone_Z ;
wire msrxp_alldone_4_Z ;
wire msrxp_pktend5_Z ;
wire mtx_lastbit_Z ;
wire mtx_midbit_Z ;
wire resetn_rx_d1_Z ;
wire resetn_rx_d2_Z ;
wire mtx_re_Z ;
wire mtx_datahold_1_sqmuxa_Z ;
wire spi_ssel_pos_5 ;
wire rx_cmdsize_4_Z ;
wire mtx_fiforead_Z ;
wire mtx_spi_data_out_Z ;
wire mtx_spi_data_out_2 ;
wire SYNC2_msrxp_pktsel_Z ;
wire SYNC1_msrxp_pktsel_Z ;
wire SYNC3_msrxp_pktsel_Z ;
wire SYNC1_msrxp_strobe_Z ;
wire SYNC2_msrxp_strobe_Z ;
wire SYNC3_msrxp_strobe_Z ;
wire msrxs_pktsel_Z ;
wire SYNC1_stxs_txready_Z ;
wire SYNC1_stxp_dataerr_Z ;
wire SYNC1_stxp_strobetx_Z ;
wire SYNC2_stxp_dataerr_Z ;
wire SYNC2_stxp_strobetx_Z ;
wire SYNC3_stxp_dataerr_Z ;
wire SYNC3_stxp_strobetx_Z ;
wire msrx_async_reset_ok_Z ;
wire clock_rx_q1_Z ;
wire clock_rx_mux1 ;
wire clock_rx_q2_Z ;
wire clock_rx_q3_Z ;
wire data_rx_q1_Z ;
wire data_rx_q2_Z ;
wire msrxp_alldone_0_sqmuxa_Z ;
wire mtx_re_q1_Z ;
wire mtx_re_q2_Z ;
wire mtx_firstrx_Z ;
wire spi_clk_count_s_149_FCO ;
wire spi_clk_count_s_149_S ;
wire spi_clk_count_s_149_Y ;
wire spi_clk_count_1_sqmuxa_Z ;
wire mtx_spi_data_out_2_u_2_1_wmux_3_FCO_0 ;
wire mtx_spi_data_out_2_u_2_1_wmux_3_S_0 ;
wire mtx_spi_data_out_2_u_2_1_0_y1 ;
wire mtx_spi_data_out_2_u_2_1_0_y3 ;
wire mtx_spi_data_out_2_u_2_1_co1_0 ;
wire mtx_spi_data_out_2_u_2_1_wmux_2_S_0 ;
wire mtx_spi_data_out_2_u_2_1_y0_0 ;
wire mtx_spi_data_out_2_u_2_1_co0_0 ;
wire mtx_spi_data_out_2_u_2_1_wmux_1_S_0 ;
wire mtx_spi_data_out_2_u_2_1_0_co1 ;
wire mtx_spi_data_out_2_u_2_1_wmux_0_S_0 ;
wire mtx_spi_data_out_2_u_2_1_0_y0 ;
wire mtx_spi_data_out_2_u_2_1_0_co0 ;
wire mtx_spi_data_out_2_u_2_1_wmux_S_0 ;
wire N_239_2 ;
wire N_239_3 ;
wire mtx_fiforead_2_sqmuxa_Z ;
wire mtx_oen_1_sqmuxa_Z ;
wire stxs_datareg_1_sqmuxa_2_i_1_Z ;
wire stxs_datareg5_3_Z ;
wire un1_stxs_strobetx14_Z ;
wire spi_data_out_u_1_0_Z ;
wire stxs_datareg_0_sqmuxa ;
wire N_242_3 ;
wire un1_cfg_enable_i ;
wire mtx_pktsel_0_sqmuxa_Z ;
wire mtx_bitsel7_Z ;
wire mtx_state_0_sqmuxa_Z ;
wire mtx_state_1_sqmuxa_Z ;
wire un1_spi_clk_tick_Z ;
wire clock_rx_re_slave_Z ;
wire un1_stxs_bitsel_1_i ;
wire stxs_bitcnt_0_sqmuxa_Z ;
wire stxs_state4_Z ;
wire un1_stxs_strobetx14_1_Z ;
wire rx_cmdsize_4_1_Z ;
wire spi_clk_nextd4_NE_3_Z ;
wire spi_clk_nextd4_NE_2_Z ;
wire spi_clk_nextd4_NE_1_Z ;
wire spi_clk_nextd4_NE_0_Z ;
wire N_235 ;
wire N_236 ;
wire stxs_datareg_1_sqmuxa_1_Z ;
wire mtx_state_0_sqmuxa_2_Z ;
wire stxs_checkorun_1_sqmuxa_Z ;
wire stxs_datareg_3_sqmuxa_Z ;
wire stxs_bitcnt_c2_Z ;
wire stxs_checkorun_0_sqmuxa_Z ;
wire stxs_midbit_2_Z ;
wire un1_stxs_bitcnt_1_i ;
wire stxs_strobetx5_Z ;
wire mtx_first_1_sqmuxa_Z ;
wire mtx_pktsel_1_sqmuxa_Z ;
wire mtx_fiforead_0_sqmuxa_1_Z ;
wire CO1 ;
wire rx_cmdsize_2_2 ;
wire spi_clk_nextd5 ;
wire N_242 ;
wire un1_stxs_datareg_3_sqmuxa_Z ;
wire un1_mtx_bitsel_0_sqmuxa_3_Z ;
wire un1_sresetn_15_Z ;
wire N_17 ;
wire CO2 ;
wire CO3 ;
wire N_515 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
  CFG1 msrxp_strobe_RNI85U4 (
	.A(rx_fifo_write),
	.Y(rx_fifo_write_i)
);
defparam msrxp_strobe_RNI85U4.INIT=2'h1;
// @6:823
  SLE \stxs_bitcnt[3]  (
	.Q(stxs_bitcnt[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitcnt_n3_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitcnt[4]  (
	.Q(stxs_bitcnt[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitcnt_n4_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitcnt[0]  (
	.Q(stxs_bitcnt[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(N_14_i),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitcnt[1]  (
	.Q(stxs_bitcnt[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitcnt_n1_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitcnt[2]  (
	.Q(stxs_bitcnt[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitcnt_n2_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitsel[2]  (
	.Q(stxs_bitsel[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitsel_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[0]  (
	.Q(txfifo_datadelay[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[1]  (
	.Q(txfifo_datadelay[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[2]  (
	.Q(txfifo_datadelay[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[3]  (
	.Q(txfifo_datadelay[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[4]  (
	.Q(txfifo_datadelay[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[5]  (
	.Q(txfifo_datadelay[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[6]  (
	.Q(txfifo_datadelay[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[7]  (
	.Q(txfifo_datadelay[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[6]  (
	.Q(rx_fifo_data_in[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[5]),
	.EN(msrxs_datain_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[7]  (
	.Q(rx_fifo_data_in[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[6]),
	.EN(msrxs_datain_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1238
  SLE \msrxp_frames[0]  (
	.Q(msrxp_frames[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_frames_4[0]),
	.EN(un1_msrxp_strobe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1238
  SLE \msrxp_frames[1]  (
	.Q(msrxp_frames[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_frames_4[1]),
	.EN(un1_msrxp_strobe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1238
  SLE \msrxp_frames[2]  (
	.Q(msrxp_frames[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_frames_4[2]),
	.EN(un1_msrxp_strobe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[0]  (
	.Q(stxs_datareg[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[0]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[1]  (
	.Q(stxs_datareg[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[1]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[2]  (
	.Q(stxs_datareg[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[2]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[3]  (
	.Q(stxs_datareg[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[3]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[4]  (
	.Q(stxs_datareg[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[4]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[5]  (
	.Q(stxs_datareg[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[5]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[6]  (
	.Q(stxs_datareg[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[6]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[7]  (
	.Q(stxs_datareg[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[7]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitsel[0]  (
	.Q(stxs_bitsel[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitsel_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitsel[1]  (
	.Q(stxs_bitsel[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitsel_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[1]  (
	.Q(msrxs_shiftreg[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[1]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[2]  (
	.Q(msrxs_shiftreg[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[2]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[3]  (
	.Q(msrxs_shiftreg[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[3]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[4]  (
	.Q(msrxs_shiftreg[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[4]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[5]  (
	.Q(msrxs_shiftreg[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[5]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[6]  (
	.Q(msrxs_shiftreg[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[6]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_datahold[0]  (
	.Q(mtx_datahold[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[0]),
	.EN(mtx_fiforead_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_datahold[1]  (
	.Q(mtx_datahold[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[1]),
	.EN(mtx_fiforead_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_datahold[2]  (
	.Q(mtx_datahold[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[2]),
	.EN(mtx_fiforead_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[0]  (
	.Q(rx_fifo_data_in[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_di_mux_Z),
	.EN(msrxs_datain_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[1]  (
	.Q(rx_fifo_data_in[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[0]),
	.EN(msrxs_datain_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[2]  (
	.Q(rx_fifo_data_in[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[1]),
	.EN(msrxs_datain_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[3]  (
	.Q(rx_fifo_data_in[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[2]),
	.EN(msrxs_datain_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[4]  (
	.Q(rx_fifo_data_in[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[3]),
	.EN(msrxs_datain_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[5]  (
	.Q(rx_fifo_data_in[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[4]),
	.EN(msrxs_datain_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[0]  (
	.Q(clk_div_val_reg[0]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[0]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[1]  (
	.Q(clk_div_val_reg[1]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[1]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[2]  (
	.Q(clk_div_val_reg[2]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[2]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[3]  (
	.Q(clk_div_val_reg[3]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[3]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[4]  (
	.Q(clk_div_val_reg[4]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[4]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[5]  (
	.Q(clk_div_val_reg[5]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[5]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[6]  (
	.Q(clk_div_val_reg[6]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[6]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[7]  (
	.Q(clk_div_val_reg[7]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[7]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[0]  (
	.Q(msrxs_shiftreg[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[0]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_bitsel[0]  (
	.Q(mtx_bitsel[0]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_bitsel_10[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_bitsel[1]  (
	.Q(mtx_bitsel[1]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_bitsel_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_bitsel[2]  (
	.Q(mtx_bitsel[2]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_bitsel_10[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_bitsel[3]  (
	.Q(mtx_bitsel[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_bitsel_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_bitsel[4]  (
	.Q(mtx_bitsel[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_bitsel_10[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_busy (
	.Q(mtx_busy_1z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_mtx_bitsel_1_sqmuxa_Z),
	.EN(un1_sresetn_9_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE msrxs_strobe (
	.Q(msrxs_strobe_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_first5_Z),
	.EN(un1_msrxs_datain_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_lastframe (
	.Q(mtx_lastframe_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_last_out),
	.EN(mtx_lastframe_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE msrxs_first (
	.Q(rx_fifo_first_in),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_first_2_Z),
	.EN(msrxs_datain_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_first (
	.Q(stxs_first_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_first_3),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_pktsel (
	.Q(stxs_pktsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(stxs_pktsel_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_direct (
	.Q(stxs_direct_Z),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_state_1_sqmuxa_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_state (
	.Q(stxs_state_1z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(stxs_bitsel_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:807
  SLE stxs_txready_at_ssel (
	.Q(stxs_txready_at_ssel_Z),
	.ADn(VCC),
	.ALn(un1_resetn_rx_i),
	.CLK(FCCC_C0_0_GL0),
	.D(txfifo_davailable_Z),
	.EN(resetn_rx_s_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE stxp_lastframe (
	.Q(stxp_lastframe_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxp_lastframe_5_Z),
	.EN(un1_txfifo_read_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_midbit (
	.Q(stxs_midbit_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_midbit_3_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_lastbit (
	.Q(stxs_lastbit_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_lastbit_3_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_first (
	.Q(mtx_first_Z),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_first_8),
	.EN(un1_mtx_alldone_2_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_pktsel (
	.Q(mtx_pktsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_pktsel_7),
	.EN(un1_mtx_alldone_2_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_strobetx (
	.Q(stxs_strobetx_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_strobetx_5),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_consecutive (
	.Q(mtx_consecutive_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_consecutive_0_sqmuxa_Z),
	.EN(un1_sresetn_10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_txzeros (
	.Q(stxs_txzeros_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_txzeros_4),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_dataerr (
	.Q(stxs_dataerr_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_dataerr_5),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_checkorun (
	.Q(stxs_checkorun_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_checkorun_5),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_rxbusy (
	.Q(mtx_rxbusy_1z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_mtx_bitsel_1_sqmuxa_Z),
	.EN(un1_mtx_bitsel_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_holdsel (
	.Q(mtx_holdsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_state_1_sqmuxa_1_Z),
	.EN(mtx_oen_5_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[0]  (
	.Q(mtx_state[0]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[1]  (
	.Q(mtx_state[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(N_221_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[2]  (
	.Q(mtx_state[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(N_223_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[3]  (
	.Q(mtx_state[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(N_225_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[4]  (
	.Q(mtx_state[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(N_227_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[5]  (
	.Q(mtx_state[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE spi_clk_tick (
	.Q(spi_clk_tick_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_tick_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_alldone (
	.Q(mtx_alldone_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_oen_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1194
  SLE msrxp_alldone (
	.Q(msrxp_alldone_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_alldone_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1194
  SLE msrxp_pktend (
	.Q(rx_pktend),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_pktend5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE mtx_lastbit (
	.Q(mtx_lastbit_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(txfifo_dhold_dec[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE mtx_midbit (
	.Q(mtx_midbit_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(txfifo_dhold_dec[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:791
  SLE resetn_rx_d1 (
	.Q(resetn_rx_d1_Z),
	.ADn(VCC),
	.ALn(un1_resetn_rx_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:791
  SLE resetn_rx_d2 (
	.Q(resetn_rx_d2_Z),
	.ADn(VCC),
	.ALn(un1_resetn_rx_i),
	.CLK(FCCC_C0_0_GL0),
	.D(resetn_rx_d1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_re (
	.Q(mtx_re_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_datahold_1_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE spi_ssel_pos (
	.Q(master_ssel_out),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_ssel_pos_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1238
  SLE rx_cmdsize (
	.Q(rx_cmdsize_1z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rx_cmdsize_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_fiforead (
	.Q(mtx_fiforead_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_lastframe_1_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE mtx_spi_data_out (
	.Q(mtx_spi_data_out_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_spi_data_out_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC2_msrxp_pktsel (
	.Q(SYNC2_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC1_msrxp_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC3_msrxp_pktsel (
	.Q(SYNC3_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC2_msrxp_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC1_msrxp_strobe (
	.Q(SYNC1_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC2_msrxp_strobe (
	.Q(SYNC2_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC1_msrxp_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC3_msrxp_strobe (
	.Q(SYNC3_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC2_msrxp_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1194
  SLE rx_alldone (
	.Q(rx_done),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_alldone_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC1_msrxp_pktsel (
	.Q(SYNC1_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE spi_clk_out (
	.Q(SPISCLKO_c),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_state[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:733
  SLE SYNC1_stxs_txready (
	.Q(SYNC1_stxs_txready_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(txfifo_davailable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC1_stxp_dataerr (
	.Q(SYNC1_stxp_dataerr_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_dataerr_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC1_stxp_strobetx (
	.Q(SYNC1_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC2_stxp_dataerr (
	.Q(SYNC2_stxp_dataerr_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC1_stxp_dataerr_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC2_stxp_strobetx (
	.Q(SYNC2_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC1_stxp_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC3_stxp_dataerr (
	.Q(SYNC3_stxp_dataerr_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC2_stxp_dataerr_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC3_stxp_strobetx (
	.Q(SYNC3_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC2_stxp_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE txfifo_davailable (
	.Q(txfifo_davailable_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_empty_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1053
  SLE msrx_async_reset_ok (
	.Q(msrx_async_reset_ok_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(cfg_enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1098
  SLE clock_rx_q1 (
	.Q(clock_rx_q1_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clock_rx_mux1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1098
  SLE clock_rx_q2 (
	.Q(clock_rx_q2_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clock_rx_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1098
  SLE clock_rx_q3 (
	.Q(clock_rx_q3_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clock_rx_q2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1098
  SLE data_rx_q1 (
	.Q(data_rx_q1_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SPISDI_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1098
  SLE data_rx_q2 (
	.Q(data_rx_q2_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(data_rx_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1194
  SLE msrxp_strobe (
	.Q(rx_fifo_write),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_alldone_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:358
  SLE mtx_re_q1 (
	.Q(mtx_re_q1_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_re_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:358
  SLE mtx_re_q2 (
	.Q(mtx_re_q2_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_re_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE mtx_firstrx (
	.Q(mtx_firstrx_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_first_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[0]  (
	.Q(spi_clk_count[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[1]  (
	.Q(spi_clk_count[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[2]  (
	.Q(spi_clk_count[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[3]  (
	.Q(spi_clk_count[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[4]  (
	.Q(spi_clk_count[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[5]  (
	.Q(spi_clk_count[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[6]  (
	.Q(spi_clk_count[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[7]  (
	.Q(spi_clk_count[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  ARI1 spi_clk_count_s_149 (
	.FCO(spi_clk_count_s_149_FCO),
	.S(spi_clk_count_s_149_S),
	.Y(spi_clk_count_s_149_Y),
	.B(spi_clk_count_1_sqmuxa_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam spi_clk_count_s_149.INIT=20'h4AA00;
// @6:286
  ARI1 \spi_clk_count_cry[0]  (
	.FCO(spi_clk_count_cry[0]),
	.S(spi_clk_count_s[0]),
	.Y(spi_clk_count_cry_Y_0[0]),
	.B(spi_clk_count_1_sqmuxa_Z),
	.C(spi_clk_count[0]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_s_149_FCO)
);
defparam \spi_clk_count_cry[0] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[1]  (
	.FCO(spi_clk_count_cry[1]),
	.S(spi_clk_count_s[1]),
	.Y(spi_clk_count_cry_Y_0[1]),
	.B(spi_clk_count_1_sqmuxa_Z),
	.C(spi_clk_count[1]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[0])
);
defparam \spi_clk_count_cry[1] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[2]  (
	.FCO(spi_clk_count_cry[2]),
	.S(spi_clk_count_s[2]),
	.Y(spi_clk_count_cry_Y_0[2]),
	.B(spi_clk_count_1_sqmuxa_Z),
	.C(spi_clk_count[2]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[1])
);
defparam \spi_clk_count_cry[2] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[3]  (
	.FCO(spi_clk_count_cry[3]),
	.S(spi_clk_count_s[3]),
	.Y(spi_clk_count_cry_Y_0[3]),
	.B(spi_clk_count_1_sqmuxa_Z),
	.C(spi_clk_count[3]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[2])
);
defparam \spi_clk_count_cry[3] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[4]  (
	.FCO(spi_clk_count_cry[4]),
	.S(spi_clk_count_s[4]),
	.Y(spi_clk_count_cry_Y_0[4]),
	.B(spi_clk_count_1_sqmuxa_Z),
	.C(spi_clk_count[4]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[3])
);
defparam \spi_clk_count_cry[4] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[5]  (
	.FCO(spi_clk_count_cry[5]),
	.S(spi_clk_count_s[5]),
	.Y(spi_clk_count_cry_Y_0[5]),
	.B(spi_clk_count_1_sqmuxa_Z),
	.C(spi_clk_count[5]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[4])
);
defparam \spi_clk_count_cry[5] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_s[7]  (
	.FCO(spi_clk_count_s_FCO_0[7]),
	.S(spi_clk_count_s[7]),
	.Y(spi_clk_count_s_Y_0[7]),
	.B(spi_clk_count_1_sqmuxa_Z),
	.C(spi_clk_count[7]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[6])
);
defparam \spi_clk_count_s[7] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[6]  (
	.FCO(spi_clk_count_cry[6]),
	.S(spi_clk_count_s[6]),
	.Y(spi_clk_count_cry_Y_0[6]),
	.B(spi_clk_count_1_sqmuxa_Z),
	.C(spi_clk_count[6]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[5])
);
defparam \spi_clk_count_cry[6] .INIT=20'h48800;
  ARI1 mtx_spi_data_out_2_u_2_1_wmux_3 (
	.FCO(mtx_spi_data_out_2_u_2_1_wmux_3_FCO_0),
	.S(mtx_spi_data_out_2_u_2_1_wmux_3_S_0),
	.Y(mtx_spi_data_out_2),
	.B(mtx_spi_data_out_2_u_2_1_0_y1),
	.C(mtx_bitsel[2]),
	.D(VCC),
	.A(mtx_spi_data_out_2_u_2_1_0_y3),
	.FCI(mtx_spi_data_out_2_u_2_1_co1_0)
);
defparam mtx_spi_data_out_2_u_2_1_wmux_3.INIT=20'h0EC2C;
  ARI1 mtx_spi_data_out_2_u_2_1_wmux_2 (
	.FCO(mtx_spi_data_out_2_u_2_1_co1_0),
	.S(mtx_spi_data_out_2_u_2_1_wmux_2_S_0),
	.Y(mtx_spi_data_out_2_u_2_1_0_y3),
	.B(mtx_bitsel[1]),
	.C(tx_fifo_data_out[6]),
	.D(tx_fifo_data_out[7]),
	.A(mtx_spi_data_out_2_u_2_1_y0_0),
	.FCI(mtx_spi_data_out_2_u_2_1_co0_0)
);
defparam mtx_spi_data_out_2_u_2_1_wmux_2.INIT=20'h0F588;
  ARI1 mtx_spi_data_out_2_u_2_1_wmux_1 (
	.FCO(mtx_spi_data_out_2_u_2_1_co0_0),
	.S(mtx_spi_data_out_2_u_2_1_wmux_1_S_0),
	.Y(mtx_spi_data_out_2_u_2_1_y0_0),
	.B(mtx_bitsel[1]),
	.C(tx_fifo_data_out[4]),
	.D(tx_fifo_data_out[5]),
	.A(mtx_bitsel[0]),
	.FCI(mtx_spi_data_out_2_u_2_1_0_co1)
);
defparam mtx_spi_data_out_2_u_2_1_wmux_1.INIT=20'h0FA44;
  ARI1 mtx_spi_data_out_2_u_2_1_wmux_0 (
	.FCO(mtx_spi_data_out_2_u_2_1_0_co1),
	.S(mtx_spi_data_out_2_u_2_1_wmux_0_S_0),
	.Y(mtx_spi_data_out_2_u_2_1_0_y1),
	.B(mtx_bitsel[1]),
	.C(mtx_datahold[2]),
	.D(tx_fifo_data_out[3]),
	.A(mtx_spi_data_out_2_u_2_1_0_y0),
	.FCI(mtx_spi_data_out_2_u_2_1_0_co0)
);
defparam mtx_spi_data_out_2_u_2_1_wmux_0.INIT=20'h0F588;
  ARI1 mtx_spi_data_out_2_u_2_1_0_wmux (
	.FCO(mtx_spi_data_out_2_u_2_1_0_co0),
	.S(mtx_spi_data_out_2_u_2_1_wmux_S_0),
	.Y(mtx_spi_data_out_2_u_2_1_0_y0),
	.B(mtx_bitsel[1]),
	.C(mtx_datahold[0]),
	.D(mtx_datahold[1]),
	.A(mtx_bitsel[0]),
	.FCI(VCC)
);
defparam mtx_spi_data_out_2_u_2_1_0_wmux.INIT=20'h0FA44;
// @6:612
  CFG4 mtx_fiforead_2_sqmuxa (
	.A(N_239_2),
	.B(mtx_bitsel[0]),
	.C(mtx_datahold_1_sqmuxa_Z),
	.D(N_239_3),
	.Y(mtx_fiforead_2_sqmuxa_Z)
);
defparam mtx_fiforead_2_sqmuxa.INIT=16'h8000;
// @6:1196
  CFG4 msrxp_alldone_4 (
	.A(SYNC3_msrxp_strobe_Z),
	.B(stxp_lastframe_Z),
	.C(mtx_lastframe_Z),
	.D(SYNC2_msrxp_strobe_Z),
	.Y(msrxp_alldone_4_Z)
);
defparam msrxp_alldone_4.INIT=16'h5400;
// @6:1148
  CFG3 msrxs_datain_0_sqmuxa_1 (
	.A(mtx_lastbit_Z),
	.B(stxs_lastbit_Z),
	.C(clock_rx_re_Z),
	.Y(msrxs_datain_0_sqmuxa_1_Z)
);
defparam msrxs_datain_0_sqmuxa_1.INIT=8'hE0;
// @6:1240
  CFG3 \msrxp_frames_4[1]  (
	.A(msrxp_frames[0]),
	.B(SYNC2_msrxp_pktsel_Z),
	.C(msrxp_frames[1]),
	.Y(msrxp_frames_4[1])
);
defparam \msrxp_frames_4[1] .INIT=8'h48;
// @6:418
  CFG4 un1_sresetn_10 (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(mtx_oen_1_sqmuxa_Z),
	.D(mtx_fiforead_2_sqmuxa_Z),
	.Y(un1_sresetn_10_Z)
);
defparam un1_sresetn_10.INIT=16'hFF20;
// @6:823
  CFG4 stxs_datareg_1_sqmuxa_2_i (
	.A(stxs_bitcnt[4]),
	.B(stxs_datareg_1_sqmuxa_2_i_1_Z),
	.C(stxs_datareg5_3_Z),
	.D(un1_stxs_strobetx14_Z),
	.Y(stxs_datareg_1_sqmuxa_2_i_Z)
);
defparam stxs_datareg_1_sqmuxa_2_i.INIT=16'h40FF;
// @6:823
  CFG4 stxs_datareg_1_sqmuxa_2_i_1 (
	.A(stxs_bitcnt[1]),
	.B(stxs_bitcnt[0]),
	.C(SYNC1_stxs_txready_Z),
	.D(txfifo_davailable_Z),
	.Y(stxs_datareg_1_sqmuxa_2_i_1_Z)
);
defparam stxs_datareg_1_sqmuxa_2_i_1.INIT=16'h0100;
// @6:1038
  CFG4 spi_data_out_u (
	.A(stxs_txzeros_Z),
	.B(spi_data_out_u_1_0_Z),
	.C(mtx_spi_data_out_Z),
	.D(SPIMODE),
	.Y(SPISDO_c)
);
defparam spi_data_out_u.INIT=16'hF011;
// @6:1038
  CFG3 spi_data_out_u_1_0 (
	.A(txfifo_datadelay[7]),
	.B(stxs_direct_Z),
	.C(stxs_datareg[7]),
	.Y(spi_data_out_u_1_0_Z)
);
defparam spi_data_out_u_1_0.INIT=8'h47;
// @6:1085
  CFG2 stxs_bitsel_0_sqmuxa_0 (
	.A(clock_rx_fe_Z),
	.B(stxs_state_1z),
	.Y(stxs_datareg_0_sqmuxa)
);
defparam stxs_bitsel_0_sqmuxa_0.INIT=4'h2;
// @6:612
  CFG2 mtx_fiforead_0_sqmuxa_3 (
	.A(mtx_bitsel[4]),
	.B(mtx_bitsel[3]),
	.Y(N_239_3)
);
defparam mtx_fiforead_0_sqmuxa_3.INIT=4'h1;
// @6:612
  CFG2 mtx_fiforead_2_sqmuxa_2 (
	.A(mtx_bitsel[1]),
	.B(mtx_bitsel[2]),
	.Y(N_239_2)
);
defparam mtx_fiforead_2_sqmuxa_2.INIT=4'h1;
// @6:704
  CFG2 txfifo_dhold_dec_0_2 (
	.A(mtx_bitsel[2]),
	.B(mtx_bitsel[3]),
	.Y(N_242_3)
);
defparam txfifo_dhold_dec_0_2.INIT=4'h1;
// @6:297
  CFG2 un1_cfg_enable (
	.A(SPIMODE),
	.B(cfg_enable),
	.Y(un1_cfg_enable_i)
);
defparam un1_cfg_enable.INIT=4'h8;
// @6:612
  CFG2 mtx_state_0_sqmuxa (
	.A(mtx_pktsel_0_sqmuxa_Z),
	.B(mtx_bitsel7_Z),
	.Y(mtx_state_0_sqmuxa_Z)
);
defparam mtx_state_0_sqmuxa.INIT=4'h8;
// @6:612
  CFG2 mtx_state_1_sqmuxa (
	.A(mtx_pktsel_0_sqmuxa_Z),
	.B(mtx_bitsel7_Z),
	.Y(mtx_state_1_sqmuxa_Z)
);
defparam mtx_state_1_sqmuxa.INIT=4'h2;
// @6:126
  CFG2 un1_spi_clk_tick (
	.A(un1_cfg_enable_i),
	.B(spi_clk_tick_Z),
	.Y(un1_spi_clk_tick_Z)
);
defparam un1_spi_clk_tick.INIT=4'hD;
// @6:268
  CFG2 clock_rx_fe (
	.A(clock_rx_q2_Z),
	.B(clock_rx_q3_Z),
	.Y(clock_rx_fe_Z)
);
defparam clock_rx_fe.INIT=4'h4;
// @6:266
  CFG2 clock_rx_re_slave (
	.A(clock_rx_q2_Z),
	.B(clock_rx_q3_Z),
	.Y(clock_rx_re_slave_Z)
);
defparam clock_rx_re_slave.INIT=4'h2;
// @6:1132
  CFG2 \msrxs_shiftreg_5[6]  (
	.A(msrxs_datain_0_sqmuxa_1_Z),
	.B(msrxs_shiftreg[5]),
	.Y(msrxs_shiftreg_5[6])
);
defparam \msrxs_shiftreg_5[6] .INIT=4'h4;
// @6:1132
  CFG2 \msrxs_shiftreg_5[5]  (
	.A(msrxs_datain_0_sqmuxa_1_Z),
	.B(msrxs_shiftreg[4]),
	.Y(msrxs_shiftreg_5[5])
);
defparam \msrxs_shiftreg_5[5] .INIT=4'h4;
// @6:1132
  CFG2 \msrxs_shiftreg_5[3]  (
	.A(msrxs_datain_0_sqmuxa_1_Z),
	.B(msrxs_shiftreg[2]),
	.Y(msrxs_shiftreg_5[3])
);
defparam \msrxs_shiftreg_5[3] .INIT=4'h4;
// @6:1132
  CFG2 \msrxs_shiftreg_5[1]  (
	.A(msrxs_datain_0_sqmuxa_1_Z),
	.B(msrxs_shiftreg[0]),
	.Y(msrxs_shiftreg_5[1])
);
defparam \msrxs_shiftreg_5[1] .INIT=4'h4;
// @6:1085
  CFG2 stxs_bitcnt_0_sqmuxa (
	.A(un1_stxs_bitsel_1_i),
	.B(stxs_state_1z),
	.Y(stxs_bitcnt_0_sqmuxa_Z)
);
defparam stxs_bitcnt_0_sqmuxa.INIT=4'h4;
// @6:1085
  CFG2 mtx_oen_0_sqmuxa (
	.A(mtx_oen_1_sqmuxa_Z),
	.B(mtx_lastframe_Z),
	.Y(mtx_oen_0_sqmuxa_Z)
);
defparam mtx_oen_0_sqmuxa.INIT=4'h8;
// @6:418
  CFG2 mtx_first_RNO (
	.A(mtx_pktsel_0_sqmuxa_Z),
	.B(mtx_holdsel_Z),
	.Y(mtx_first_8)
);
defparam mtx_first_RNO.INIT=4'h2;
// @6:1208
  CFG2 msrxp_alldone_0_sqmuxa (
	.A(SYNC2_msrxp_strobe_Z),
	.B(SYNC3_msrxp_strobe_Z),
	.Y(msrxp_alldone_0_sqmuxa_Z)
);
defparam msrxp_alldone_0_sqmuxa.INIT=4'h2;
// @6:1132
  CFG2 \msrxs_shiftreg_5[4]  (
	.A(msrxs_datain_0_sqmuxa_1_Z),
	.B(msrxs_shiftreg[3]),
	.Y(msrxs_shiftreg_5[4])
);
defparam \msrxs_shiftreg_5[4] .INIT=4'h4;
// @6:1132
  CFG2 \msrxs_shiftreg_5[2]  (
	.A(msrxs_datain_0_sqmuxa_1_Z),
	.B(msrxs_shiftreg[1]),
	.Y(msrxs_shiftreg_5[2])
);
defparam \msrxs_shiftreg_5[2] .INIT=4'h4;
// @6:1148
  CFG2 msrxs_first5 (
	.A(mtx_lastbit_Z),
	.B(stxs_lastbit_Z),
	.Y(msrxs_first5_Z)
);
defparam msrxs_first5.INIT=4'hE;
// @6:865
  CFG2 stxs_state_1_sqmuxa (
	.A(stxs_state4_Z),
	.B(stxs_state_1z),
	.Y(stxs_state_1_sqmuxa_Z)
);
defparam stxs_state_1_sqmuxa.INIT=4'h1;
// @6:848
  CFG2 un1_stxs_strobetx14_1 (
	.A(clock_rx_fe_Z),
	.B(stxs_state_1z),
	.Y(un1_stxs_strobetx14_1_Z)
);
defparam un1_stxs_strobetx14_1.INIT=4'h7;
// @6:844
  CFG2 stxs_datareg5_3 (
	.A(stxs_bitcnt[2]),
	.B(stxs_bitcnt[3]),
	.Y(stxs_datareg5_3_Z)
);
defparam stxs_datareg5_3.INIT=4'h1;
// @6:1005
  CFG2 tx_underrun (
	.A(SYNC2_stxp_dataerr_Z),
	.B(SYNC3_stxp_dataerr_Z),
	.Y(tx_channel_underflow)
);
defparam tx_underrun.INIT=4'h2;
// @6:162
  CFG2 un1_msrxp_strobe (
	.A(rx_fifo_write),
	.B(SYNC2_msrxp_pktsel_Z),
	.Y(un1_msrxp_strobe_Z)
);
defparam un1_msrxp_strobe.INIT=4'hB;
// @6:1240
  CFG2 \msrxp_frames_4[0]  (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(msrxp_frames[0]),
	.Y(msrxp_frames_4[0])
);
defparam \msrxp_frames_4[0] .INIT=4'h2;
// @6:1234
  CFG2 rx_cmdsize_4_RNO (
	.A(msrxp_frames[0]),
	.B(msrxp_frames[1]),
	.Y(tmp[1])
);
defparam rx_cmdsize_4_RNO.INIT=4'h6;
// @6:1214
  CFG2 msrxp_pktend5 (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(SYNC3_msrxp_pktsel_Z),
	.Y(msrxp_pktend5_Z)
);
defparam msrxp_pktend5.INIT=4'h4;
// @6:805
  CFG2 resetn_rx_s (
	.A(resetn_rx_d1_Z),
	.B(resetn_rx_d2_Z),
	.Y(resetn_rx_s_Z)
);
defparam resetn_rx_s.INIT=4'h6;
// @6:1163
  CFG2 msrxs_pktsel (
	.A(mtx_pktsel_Z),
	.B(stxs_pktsel_Z),
	.Y(msrxs_pktsel_Z)
);
defparam msrxs_pktsel.INIT=4'hE;
// @6:264
  CFG3 spi_di_mux (
	.A(SPISDI_c),
	.B(data_rx_q2_Z),
	.C(SPIMODE),
	.Y(spi_di_mux_Z)
);
defparam spi_di_mux.INIT=8'hAC;
// @6:1240
  CFG4 rx_cmdsize_4_1 (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(rx_fifo_write),
	.C(cfg_cmdsize[0]),
	.D(msrxp_frames[0]),
	.Y(rx_cmdsize_4_1_Z)
);
defparam rx_cmdsize_4_1.INIT=16'h0880;
// @6:416
  CFG3 \mtx_state_ns_0_a3_1[5]  (
	.A(mtx_bitsel[4]),
	.B(mtx_state[4]),
	.C(spi_clk_tick_Z),
	.Y(mtx_state_ns_0_a3_1[5])
);
defparam \mtx_state_ns_0_a3_1[5] .INIT=8'h40;
// @6:416
  CFG3 \mtx_state_ns_i_a3_2[3]  (
	.A(mtx_lastframe_Z),
	.B(N_239_3),
	.C(mtx_consecutive_Z),
	.Y(mtx_state_ns_i_a3_2[3])
);
defparam \mtx_state_ns_i_a3_2[3] .INIT=8'h8C;
// @6:276
  CFG4 spi_clk_nextd4_NE_3 (
	.A(clk_div_val_reg[3]),
	.B(clk_div_val_reg[2]),
	.C(spi_clk_count[3]),
	.D(spi_clk_count[2]),
	.Y(spi_clk_nextd4_NE_3_Z)
);
defparam spi_clk_nextd4_NE_3.INIT=16'h7BDE;
// @6:276
  CFG4 spi_clk_nextd4_NE_2 (
	.A(clk_div_val_reg[1]),
	.B(clk_div_val_reg[0]),
	.C(spi_clk_count[1]),
	.D(spi_clk_count[0]),
	.Y(spi_clk_nextd4_NE_2_Z)
);
defparam spi_clk_nextd4_NE_2.INIT=16'h7BDE;
// @6:276
  CFG4 spi_clk_nextd4_NE_1 (
	.A(clk_div_val_reg[7]),
	.B(clk_div_val_reg[6]),
	.C(spi_clk_count[7]),
	.D(spi_clk_count[6]),
	.Y(spi_clk_nextd4_NE_1_Z)
);
defparam spi_clk_nextd4_NE_1.INIT=16'h7BDE;
// @6:276
  CFG4 spi_clk_nextd4_NE_0 (
	.A(clk_div_val_reg[5]),
	.B(clk_div_val_reg[4]),
	.C(spi_clk_count[5]),
	.D(spi_clk_count[4]),
	.Y(spi_clk_nextd4_NE_0_Z)
);
defparam spi_clk_nextd4_NE_0.INIT=16'h7BDE;
// @6:416
  CFG3 \mtx_state_ns_0_a3_0[0]  (
	.A(spi_clk_tick_Z),
	.B(mtx_bitsel7_Z),
	.C(mtx_state[1]),
	.Y(N_235)
);
defparam \mtx_state_ns_0_a3_0[0] .INIT=8'h20;
// @6:416
  CFG4 \mtx_state_ns_i_a3[1]  (
	.A(spi_clk_tick_Z),
	.B(mtx_bitsel7_Z),
	.C(mtx_state[5]),
	.D(mtx_state[0]),
	.Y(N_236)
);
defparam \mtx_state_ns_i_a3[1] .INIT=16'h080A;
// @6:853
  CFG4 stxs_lastbit_3 (
	.A(stxs_bitsel[0]),
	.B(stxs_state_1z),
	.C(stxs_bitsel[2]),
	.D(stxs_bitsel[1]),
	.Y(stxs_lastbit_3_Z)
);
defparam stxs_lastbit_3.INIT=16'h0008;
// @6:916
  CFG3 stxs_datareg_1_sqmuxa_1 (
	.A(stxs_bitcnt_0_sqmuxa_Z),
	.B(stxs_direct_Z),
	.C(clock_rx_fe_Z),
	.Y(stxs_datareg_1_sqmuxa_1_Z)
);
defparam stxs_datareg_1_sqmuxa_1.INIT=8'h20;
// @6:916
  CFG3 un1_stxs_bitsel_1 (
	.A(stxs_bitsel[2]),
	.B(stxs_bitsel[1]),
	.C(stxs_bitsel[0]),
	.Y(un1_stxs_bitsel_1_i)
);
defparam un1_stxs_bitsel_1.INIT=8'h01;
// @9:67
  CFG3 PWRITE_m (
	.A(prdata_1),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(tx_fifo_write_sig12),
	.Y(PWRITE_m_1z)
);
defparam PWRITE_m.INIT=8'h80;
// @6:1085
  CFG2 stxs_bitsel_0_sqmuxa (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_state4_Z),
	.Y(stxs_bitsel_0_sqmuxa_Z)
);
defparam stxs_bitsel_0_sqmuxa.INIT=4'h8;
// @6:469
  CFG4 mtx_bitsel7 (
	.A(msrx_async_reset_ok_Z),
	.B(cfg_enable),
	.C(tx_fifo_empty),
	.D(SPIMODE),
	.Y(mtx_bitsel7_Z)
);
defparam mtx_bitsel7.INIT=16'h0800;
// @6:823
  CFG3 stxs_bitcnt_n1 (
	.A(stxs_bitcnt[0]),
	.B(stxs_bitcnt_0_sqmuxa_Z),
	.C(stxs_bitcnt[1]),
	.Y(stxs_bitcnt_n1_Z)
);
defparam stxs_bitcnt_n1.INIT=8'h48;
// @6:1016
  CFG2 stxp_lastframe_5 (
	.A(tx_fifo_last_out),
	.B(SPIMODE),
	.Y(stxp_lastframe_5_Z)
);
defparam stxp_lastframe_5.INIT=4'h2;
// @6:865
  CFG3 stxs_state4 (
	.A(SPIMODE),
	.B(msrx_async_reset_ok_Z),
	.C(cfg_enable),
	.Y(stxs_state4_Z)
);
defparam stxs_state4.INIT=8'h40;
// @6:1085
  CFG3 mtx_datahold_1_sqmuxa (
	.A(mtx_state[3]),
	.B(spi_clk_tick_Z),
	.C(un1_cfg_enable_i),
	.Y(mtx_datahold_1_sqmuxa_Z)
);
defparam mtx_datahold_1_sqmuxa.INIT=8'h80;
// @10:292
  CFG3 spi_ssel_pos_RNO (
	.A(mtx_state[0]),
	.B(mtx_holdsel_Z),
	.C(mtx_state[1]),
	.Y(spi_ssel_pos_5)
);
defparam spi_ssel_pos_RNO.INIT=8'h32;
// @10:292
  CFG2 \mtx_state_RNI35NU[1]  (
	.A(mtx_state[0]),
	.B(mtx_state[1]),
	.Y(clk_div_val_reg6_i_i)
);
defparam \mtx_state_RNI35NU[1] .INIT=4'hE;
// @6:1085
  CFG4 mtx_pktsel_0_sqmuxa (
	.A(mtx_state[0]),
	.B(mtx_state[1]),
	.C(un1_cfg_enable_i),
	.D(spi_clk_tick_Z),
	.Y(mtx_pktsel_0_sqmuxa_Z)
);
defparam mtx_pktsel_0_sqmuxa.INIT=16'hE000;
// @6:1085
  CFG3 mtx_oen_5_sqmuxa (
	.A(mtx_state[4]),
	.B(spi_clk_tick_Z),
	.C(un1_cfg_enable_i),
	.Y(mtx_oen_5_sqmuxa_Z)
);
defparam mtx_oen_5_sqmuxa.INIT=8'h80;
// @6:418
  CFG3 un1_mtx_bitsel_1_sqmuxa (
	.A(mtx_state[2]),
	.B(spi_clk_tick_Z),
	.C(un1_cfg_enable_i),
	.Y(un1_mtx_bitsel_1_sqmuxa_Z)
);
defparam un1_mtx_bitsel_1_sqmuxa.INIT=8'h80;
// @6:716
  CFG3 tx_alldone (
	.A(mtx_alldone_Z),
	.B(msrxp_alldone_Z),
	.C(SPIMODE),
	.Y(tx_done)
);
defparam tx_alldone.INIT=8'hAE;
// @6:612
  CFG3 mtx_state_1_sqmuxa_1 (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(mtx_oen_1_sqmuxa_Z),
	.Y(mtx_state_1_sqmuxa_1_Z)
);
defparam mtx_state_1_sqmuxa_1.INIT=8'h10;
// @6:612
  CFG3 mtx_state_0_sqmuxa_2 (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(mtx_oen_1_sqmuxa_Z),
	.Y(mtx_state_0_sqmuxa_2_Z)
);
defparam mtx_state_0_sqmuxa_2.INIT=8'h20;
// @6:853
  CFG3 stxs_first_3_f0 (
	.A(stxs_first_Z),
	.B(stxs_state_1z),
	.C(un1_stxs_bitsel_1_i),
	.Y(stxs_first_3)
);
defparam stxs_first_3_f0.INIT=8'h3B;
// @6:853
  CFG3 stxs_txzeros_4_f0 (
	.A(stxs_txzeros_Z),
	.B(stxs_state_1z),
	.C(stxs_checkorun_1_sqmuxa_Z),
	.Y(stxs_txzeros_4)
);
defparam stxs_txzeros_4_f0.INIT=8'hC8;
// @6:1150
  CFG3 msrxs_first_2 (
	.A(stxs_first_Z),
	.B(SPIMODE),
	.C(mtx_firstrx_Z),
	.Y(msrxs_first_2_Z)
);
defparam msrxs_first_2.INIT=8'hF2;
// @6:916
  CFG3 stxs_datareg_3_sqmuxa (
	.A(clock_rx_fe_Z),
	.B(un1_stxs_bitsel_1_i),
	.C(stxs_state_1z),
	.Y(stxs_datareg_3_sqmuxa_Z)
);
defparam stxs_datareg_3_sqmuxa.INIT=8'h80;
// @6:823
  CFG3 stxs_bitcnt_c2 (
	.A(stxs_bitcnt[2]),
	.B(stxs_bitcnt[1]),
	.C(stxs_bitcnt[0]),
	.Y(stxs_bitcnt_c2_Z)
);
defparam stxs_bitcnt_c2.INIT=8'h80;
// @6:853
  CFG4 stxs_checkorun_5_u (
	.A(stxs_state_1z),
	.B(stxs_checkorun_0_sqmuxa_Z),
	.C(cfg_frameurun),
	.D(stxs_checkorun_Z),
	.Y(stxs_checkorun_5)
);
defparam stxs_checkorun_5_u.INIT=16'hAF8D;
// @6:1035
  CFG4 txfifo_read (
	.A(SYNC3_stxp_strobetx_Z),
	.B(mtx_fiforead_Z),
	.C(SPIMODE),
	.D(SYNC2_stxp_strobetx_Z),
	.Y(tx_fifo_read)
);
defparam txfifo_read.INIT=16'hC5C0;
// @6:267
  CFG4 clock_rx_re (
	.A(mtx_re_q2_Z),
	.B(mtx_re_q1_Z),
	.C(clock_rx_re_slave_Z),
	.D(SPIMODE),
	.Y(clock_rx_re_Z)
);
defparam clock_rx_re.INIT=16'h44F0;
// @6:1132
  CFG2 \msrxs_shiftreg_5[0]  (
	.A(msrxs_datain_0_sqmuxa_1_Z),
	.B(spi_di_mux_Z),
	.Y(msrxs_shiftreg_5[0])
);
defparam \msrxs_shiftreg_5[0] .INIT=4'h4;
// @6:853
  CFG4 stxs_dataerr_5_u (
	.A(stxs_dataerr_Z),
	.B(stxs_checkorun_Z),
	.C(stxs_checkorun_1_sqmuxa_Z),
	.D(stxs_state_1z),
	.Y(stxs_dataerr_5)
);
defparam stxs_dataerr_5_u.INIT=16'hCA00;
// @6:853
  CFG4 stxs_pktsel_0_sqmuxa (
	.A(stxs_state_1z),
	.B(clock_rx_fe_Z),
	.C(un1_stxs_bitsel_1_i),
	.D(stxs_state4_Z),
	.Y(stxs_pktsel_0_sqmuxa_Z)
);
defparam stxs_pktsel_0_sqmuxa.INIT=16'hC480;
// @6:416
  CFG4 \mtx_state_ns_i_0[2]  (
	.A(mtx_state[0]),
	.B(mtx_state[1]),
	.C(un1_cfg_enable_i),
	.D(spi_clk_tick_Z),
	.Y(mtx_state_ns_i_0[2])
);
defparam \mtx_state_ns_i_0[2] .INIT=16'h1F0F;
// @6:416
  CFG4 \mtx_state_ns_i_0[3]  (
	.A(mtx_state[2]),
	.B(mtx_state[3]),
	.C(spi_clk_tick_Z),
	.D(mtx_state[4]),
	.Y(mtx_state_ns_i_0[3])
);
defparam \mtx_state_ns_i_0[3] .INIT=16'h0353;
// @6:416
  CFG4 \mtx_state_ns_0_a3_4[5]  (
	.A(N_242_3),
	.B(un1_cfg_enable_i),
	.C(mtx_consecutive_Z),
	.D(mtx_lastframe_Z),
	.Y(mtx_state_ns_0_a3_4[5])
);
defparam \mtx_state_ns_0_a3_4[5] .INIT=16'h8808;
// @6:416
  CFG4 \mtx_state_ns_i_a3_3[3]  (
	.A(spi_clk_tick_Z),
	.B(N_239_2),
	.C(mtx_state[2]),
	.D(mtx_bitsel[0]),
	.Y(mtx_state_ns_i_a3_3[3])
);
defparam \mtx_state_ns_i_a3_3[3] .INIT=16'h0008;
// @6:704
  CFG4 txfifo_dhold_dec_0 (
	.A(mtx_bitsel[4]),
	.B(mtx_bitsel[1]),
	.C(mtx_bitsel[0]),
	.D(N_242_3),
	.Y(txfifo_dhold_dec[0])
);
defparam txfifo_dhold_dec_0.INIT=16'h0100;
// @6:416
  CFG4 \mtx_state_ns_0[0]  (
	.A(un1_cfg_enable_i),
	.B(N_235),
	.C(mtx_state[0]),
	.D(spi_clk_tick_Z),
	.Y(mtx_state_ns[0])
);
defparam \mtx_state_ns_0[0] .INIT=16'hDDFD;
// @6:704
  CFG4 txfifo_dhold_dec_2 (
	.A(mtx_bitsel[4]),
	.B(mtx_bitsel[1]),
	.C(mtx_bitsel[0]),
	.D(N_242_3),
	.Y(txfifo_dhold_dec[2])
);
defparam txfifo_dhold_dec_2.INIT=16'h0400;
// @6:886
  CFG4 stxs_midbit_2 (
	.A(stxs_bitcnt[0]),
	.B(stxs_datareg5_3_Z),
	.C(stxs_bitcnt[4]),
	.D(stxs_bitcnt[1]),
	.Y(stxs_midbit_2_Z)
);
defparam stxs_midbit_2.INIT=16'h0008;
// @6:902
  CFG4 un1_stxs_bitcnt_1 (
	.A(stxs_bitcnt[0]),
	.B(stxs_datareg5_3_Z),
	.C(stxs_bitcnt[4]),
	.D(stxs_bitcnt[1]),
	.Y(un1_stxs_bitcnt_1_i)
);
defparam un1_stxs_bitcnt_1.INIT=16'h0400;
// @6:890
  CFG4 stxs_strobetx5 (
	.A(stxs_dataerr_Z),
	.B(txfifo_davailable_Z),
	.C(stxs_txready_at_ssel_Z),
	.D(stxs_first_Z),
	.Y(stxs_strobetx5_Z)
);
defparam stxs_strobetx5.INIT=16'h5044;
// @6:823
  CFG4 stxs_bitcnt_n2 (
	.A(stxs_bitcnt[0]),
	.B(stxs_bitcnt_0_sqmuxa_Z),
	.C(stxs_bitcnt[2]),
	.D(stxs_bitcnt[1]),
	.Y(stxs_bitcnt_n2_Z)
);
defparam stxs_bitcnt_n2.INIT=16'h48C0;
// @6:1067
  CFG4 un1_resetn_rx (
	.A(CoreResetP_C0_0_MSS_HPMS_READY),
	.B(master_ssel_out),
	.C(msrx_async_reset_ok_Z),
	.D(SPIMODE),
	.Y(un1_resetn_rx_i)
);
defparam un1_resetn_rx.INIT=16'h2AAA;
// @6:853
  CFG4 stxs_strobetx_5_iv (
	.A(un1_stxs_bitcnt_1_i),
	.B(stxs_checkorun_0_sqmuxa_Z),
	.C(stxs_strobetx_Z),
	.D(stxs_state_1z),
	.Y(stxs_strobetx_5)
);
defparam stxs_strobetx_5_iv.INIT=16'hEC00;
// @6:1085
  CFG4 mtx_first_1_sqmuxa (
	.A(mtx_state[0]),
	.B(un1_cfg_enable_i),
	.C(mtx_state[4]),
	.D(mtx_state[1]),
	.Y(mtx_first_1_sqmuxa_Z)
);
defparam mtx_first_1_sqmuxa.INIT=16'h0004;
// @6:1085
  CFG4 mtx_pktsel_1_sqmuxa (
	.A(mtx_state[0]),
	.B(un1_cfg_enable_i),
	.C(mtx_state[5]),
	.D(mtx_state[1]),
	.Y(mtx_pktsel_1_sqmuxa_Z)
);
defparam mtx_pktsel_1_sqmuxa.INIT=16'h0004;
// @6:418
  CFG3 mtx_pktsel_7_f0 (
	.A(mtx_state_0_sqmuxa_Z),
	.B(mtx_holdsel_Z),
	.C(un1_cfg_enable_i),
	.Y(mtx_pktsel_7)
);
defparam mtx_pktsel_7_f0.INIT=8'hE0;
// @6:418
  CFG3 un1_sresetn_9 (
	.A(mtx_state_1_sqmuxa_Z),
	.B(mtx_state[0]),
	.C(un1_mtx_bitsel_1_sqmuxa_Z),
	.Y(un1_sresetn_9_Z)
);
defparam un1_sresetn_9.INIT=8'hF8;
// @6:418
  CFG4 un1_mtx_bitsel_1_sqmuxa_1 (
	.A(mtx_state[0]),
	.B(mtx_busy_1z),
	.C(mtx_state_1_sqmuxa_Z),
	.D(un1_mtx_bitsel_1_sqmuxa_Z),
	.Y(un1_mtx_bitsel_1_sqmuxa_1_Z)
);
defparam un1_mtx_bitsel_1_sqmuxa_1.INIT=16'hFF20;
// @6:612
  CFG2 mtx_fiforead_0_sqmuxa_1 (
	.A(mtx_datahold_1_sqmuxa_Z),
	.B(mtx_bitsel[0]),
	.Y(mtx_fiforead_0_sqmuxa_1_Z)
);
defparam mtx_fiforead_0_sqmuxa_1.INIT=4'h8;
// @6:882
  CFG3 \stxs_bitsel_RNO_0[2]  (
	.A(stxs_bitsel[0]),
	.B(un1_stxs_strobetx14_1_Z),
	.C(stxs_bitsel[1]),
	.Y(CO1)
);
defparam \stxs_bitsel_RNO_0[2] .INIT=8'h32;
// @6:848
  CFG4 un1_stxs_strobetx14 (
	.A(clock_rx_fe_Z),
	.B(un1_stxs_bitsel_1_i),
	.C(stxs_direct_Z),
	.D(stxs_state_1z),
	.Y(un1_stxs_strobetx14_Z)
);
defparam un1_stxs_strobetx14.INIT=16'h7555;
// @6:1240
  CFG4 \msrxp_frames_4[2]  (
	.A(msrxp_frames[2]),
	.B(msrxp_frames[1]),
	.C(msrxp_frames[0]),
	.D(SYNC2_msrxp_pktsel_Z),
	.Y(msrxp_frames_4[2])
);
defparam \msrxp_frames_4[2] .INIT=16'h6A00;
// @10:292
  CFG4 rx_cmdsize_4_RNO_0 (
	.A(cfg_cmdsize[2]),
	.B(msrxp_frames[2]),
	.C(msrxp_frames[1]),
	.D(msrxp_frames[0]),
	.Y(rx_cmdsize_2_2)
);
defparam rx_cmdsize_4_RNO_0.INIT=16'h9666;
// @6:1014
  CFG3 stxp_lastframe_RNO (
	.A(SYNC2_stxp_strobetx_Z),
	.B(SPIMODE),
	.C(SYNC3_stxp_strobetx_Z),
	.Y(un1_txfifo_read_i)
);
defparam stxp_lastframe_RNO.INIT=8'hCE;
// @6:416
  CFG4 \mtx_state_RNO[4]  (
	.A(mtx_state[3]),
	.B(mtx_state[4]),
	.C(spi_clk_tick_Z),
	.D(un1_cfg_enable_i),
	.Y(N_227_i)
);
defparam \mtx_state_RNO[4] .INIT=16'hAC00;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[3]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[2]),
	.D(stxs_datareg[2]),
	.Y(stxs_datareg_10_iv_0[3])
);
defparam \stxs_datareg_10_iv_0[3] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[1]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[0]),
	.D(stxs_datareg[0]),
	.Y(stxs_datareg_10_iv_0[1])
);
defparam \stxs_datareg_10_iv_0[1] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[7]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[6]),
	.D(stxs_datareg[6]),
	.Y(stxs_datareg_10_iv_0[7])
);
defparam \stxs_datareg_10_iv_0[7] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[4]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[3]),
	.D(stxs_datareg[3]),
	.Y(stxs_datareg_10_iv_0[4])
);
defparam \stxs_datareg_10_iv_0[4] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[6]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[5]),
	.D(stxs_datareg[5]),
	.Y(stxs_datareg_10_iv_0[6])
);
defparam \stxs_datareg_10_iv_0[6] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[5]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[4]),
	.D(stxs_datareg[4]),
	.Y(stxs_datareg_10_iv_0[5])
);
defparam \stxs_datareg_10_iv_0[5] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[2]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[1]),
	.D(stxs_datareg[1]),
	.Y(stxs_datareg_10_iv_0[2])
);
defparam \stxs_datareg_10_iv_0[2] .INIT=16'hECA0;
// @6:276
  CFG4 spi_clk_nextd4_NE (
	.A(spi_clk_nextd4_NE_3_Z),
	.B(spi_clk_nextd4_NE_2_Z),
	.C(spi_clk_nextd4_NE_1_Z),
	.D(spi_clk_nextd4_NE_0_Z),
	.Y(spi_clk_nextd5)
);
defparam spi_clk_nextd4_NE.INIT=16'hFFFE;
// @6:612
  CFG4 mtx_fiforead_0_sqmuxa (
	.A(N_239_3),
	.B(mtx_fiforead_0_sqmuxa_1_Z),
	.C(mtx_bitsel[2]),
	.D(mtx_bitsel[1]),
	.Y(mtx_fiforead_0_sqmuxa_Z)
);
defparam mtx_fiforead_0_sqmuxa.INIT=16'h0800;
// @6:416
  CFG4 \mtx_state_ns_0_a3[5]  (
	.A(mtx_bitsel[0]),
	.B(mtx_bitsel[1]),
	.C(mtx_state_ns_0_a3_4[5]),
	.D(mtx_state_ns_0_a3_1[5]),
	.Y(N_242)
);
defparam \mtx_state_ns_0_a3[5] .INIT=16'h1000;
// @6:1240
  CFG4 rx_cmdsize_4 (
	.A(tmp[1]),
	.B(cfg_cmdsize[1]),
	.C(rx_cmdsize_4_1_Z),
	.D(rx_cmdsize_2_2),
	.Y(rx_cmdsize_4_Z)
);
defparam rx_cmdsize_4.INIT=16'h0090;
// @6:1085
  CFG4 mtx_oen_1_sqmuxa (
	.A(spi_clk_tick_Z),
	.B(mtx_state[4]),
	.C(txfifo_dhold_dec[0]),
	.D(un1_cfg_enable_i),
	.Y(mtx_oen_1_sqmuxa_Z)
);
defparam mtx_oen_1_sqmuxa.INIT=16'h8000;
// @6:1085
  CFG2 mtx_lastframe_1_sqmuxa (
	.A(mtx_datahold_1_sqmuxa_Z),
	.B(txfifo_dhold_dec[2]),
	.Y(mtx_lastframe_1_sqmuxa_Z)
);
defparam mtx_lastframe_1_sqmuxa.INIT=4'h8;
// @6:890
  CFG2 stxs_checkorun_0_sqmuxa (
	.A(stxs_midbit_2_Z),
	.B(stxs_strobetx5_Z),
	.Y(stxs_checkorun_0_sqmuxa_Z)
);
defparam stxs_checkorun_0_sqmuxa.INIT=4'h8;
// @6:890
  CFG2 stxs_checkorun_1_sqmuxa (
	.A(stxs_midbit_2_Z),
	.B(stxs_strobetx5_Z),
	.Y(stxs_checkorun_1_sqmuxa_Z)
);
defparam stxs_checkorun_1_sqmuxa.INIT=4'h2;
// @6:853
  CFG2 stxs_midbit_3 (
	.A(stxs_midbit_2_Z),
	.B(stxs_state_1z),
	.Y(stxs_midbit_3_Z)
);
defparam stxs_midbit_3.INIT=4'h8;
// @6:823
  CFG3 stxs_bitcnt_n3 (
	.A(stxs_bitcnt_0_sqmuxa_Z),
	.B(stxs_bitcnt[3]),
	.C(stxs_bitcnt_c2_Z),
	.Y(stxs_bitcnt_n3_Z)
);
defparam stxs_bitcnt_n3.INIT=8'h28;
// @6:823
  CFG4 stxs_bitcnt_n4 (
	.A(stxs_bitcnt[4]),
	.B(stxs_bitcnt[3]),
	.C(stxs_bitcnt_0_sqmuxa_Z),
	.D(stxs_bitcnt_c2_Z),
	.Y(stxs_bitcnt_n4_Z)
);
defparam stxs_bitcnt_n4.INIT=16'h60A0;
// @6:848
  CFG4 \stxs_bitsel_RNO[1]  (
	.A(stxs_bitsel[0]),
	.B(stxs_bitsel[1]),
	.C(un1_stxs_strobetx14_1_Z),
	.D(stxs_pktsel_0_sqmuxa_Z),
	.Y(stxs_bitsel_6[1])
);
defparam \stxs_bitsel_RNO[1] .INIT=16'hFFC9;
// @6:848
  CFG4 \stxs_bitsel_6_f0[0]  (
	.A(stxs_datareg_3_sqmuxa_Z),
	.B(stxs_bitsel[0]),
	.C(stxs_bitsel_0_sqmuxa_Z),
	.D(un1_stxs_strobetx14_1_Z),
	.Y(stxs_bitsel_6[0])
);
defparam \stxs_bitsel_6_f0[0] .INIT=16'h0E0B;
// @6:848
  CFG3 un1_stxs_datareg_3_sqmuxa (
	.A(stxs_state_1z),
	.B(un1_stxs_bitsel_1_i),
	.C(un1_stxs_strobetx14_Z),
	.Y(un1_stxs_datareg_3_sqmuxa_Z)
);
defparam un1_stxs_datareg_3_sqmuxa.INIT=8'hF8;
// @6:416
  CFG4 \mtx_state_RNO[1]  (
	.A(un1_cfg_enable_i),
	.B(N_236),
	.C(mtx_state[1]),
	.D(spi_clk_tick_Z),
	.Y(N_221_i)
);
defparam \mtx_state_RNO[1] .INIT=16'h2220;
// @6:1130
  CFG4 msrxs_strobe_RNO (
	.A(stxs_midbit_Z),
	.B(mtx_midbit_Z),
	.C(msrxs_first5_Z),
	.D(clock_rx_re_Z),
	.Y(un1_msrxs_datain_1_sqmuxa_1_i)
);
defparam msrxs_strobe_RNO.INIT=16'hFE00;
// @6:823
  CFG4 \stxs_bitcnt_RNO[0]  (
	.A(stxs_state_1z),
	.B(stxs_bitcnt[0]),
	.C(stxs_bitcnt_0_sqmuxa_Z),
	.D(stxs_state4_Z),
	.Y(N_14_i)
);
defparam \stxs_bitcnt_RNO[0] .INIT=16'h3530;
// @6:1085
  CFG3 mtx_consecutive_0_sqmuxa (
	.A(tx_fifo_empty),
	.B(mtx_fiforead_2_sqmuxa_Z),
	.C(mtx_lastframe_Z),
	.Y(mtx_consecutive_0_sqmuxa_Z)
);
defparam mtx_consecutive_0_sqmuxa.INIT=8'h04;
// @6:418
  CFG4 un1_mtx_bitsel_0_sqmuxa_3 (
	.A(spi_clk_tick_Z),
	.B(un1_cfg_enable_i),
	.C(mtx_first_1_sqmuxa_Z),
	.D(mtx_state_1_sqmuxa_Z),
	.Y(un1_mtx_bitsel_0_sqmuxa_3_Z)
);
defparam un1_mtx_bitsel_0_sqmuxa_3.INIT=16'hFFF7;
// @6:297
  CFG2 spi_clk_count_1_sqmuxa (
	.A(un1_cfg_enable_i),
	.B(spi_clk_nextd5),
	.Y(spi_clk_count_1_sqmuxa_Z)
);
defparam spi_clk_count_1_sqmuxa.INIT=4'h8;
// @6:288
  CFG2 spi_clk_tick_4 (
	.A(un1_cfg_enable_i),
	.B(spi_clk_nextd5),
	.Y(spi_clk_tick_4_Z)
);
defparam spi_clk_tick_4.INIT=4'h2;
// @6:848
  CFG2 \stxs_datareg_RNO[0]  (
	.A(un1_stxs_datareg_3_sqmuxa_Z),
	.B(tx_fifo_data_out[0]),
	.Y(stxs_datareg_10[0])
);
defparam \stxs_datareg_RNO[0] .INIT=4'h8;
// @6:848
  CFG4 \stxs_bitsel_RNO[2]  (
	.A(un1_stxs_strobetx14_1_Z),
	.B(CO1),
	.C(stxs_bitsel[2]),
	.D(stxs_pktsel_0_sqmuxa_Z),
	.Y(stxs_bitsel_6[2])
);
defparam \stxs_bitsel_RNO[2] .INIT=16'hFF69;
// @6:416
  CFG4 \mtx_state_ns_0[5]  (
	.A(un1_cfg_enable_i),
	.B(N_242),
	.C(mtx_state[5]),
	.D(spi_clk_tick_Z),
	.Y(mtx_state_ns[5])
);
defparam \mtx_state_ns_0[5] .INIT=16'hCCEC;
// @6:416
  CFG4 \mtx_state_RNO[2]  (
	.A(mtx_state[2]),
	.B(spi_clk_tick_Z),
	.C(mtx_bitsel7_Z),
	.D(mtx_state_ns_i_0[2]),
	.Y(N_223_i)
);
defparam \mtx_state_RNO[2] .INIT=16'h00E2;
// @6:416
  CFG2 mtx_pktsel_RNO (
	.A(un1_spi_clk_tick_Z),
	.B(mtx_pktsel_1_sqmuxa_Z),
	.Y(un1_mtx_alldone_2_sqmuxa_i)
);
defparam mtx_pktsel_RNO.INIT=4'h2;
// @6:848
  CFG3 \stxs_datareg_10_iv[2]  (
	.A(tx_fifo_data_out[2]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[2]),
	.Y(stxs_datareg_10[2])
);
defparam \stxs_datareg_10_iv[2] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[5]  (
	.A(tx_fifo_data_out[5]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[5]),
	.Y(stxs_datareg_10[5])
);
defparam \stxs_datareg_10_iv[5] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[1]  (
	.A(tx_fifo_data_out[1]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[1]),
	.Y(stxs_datareg_10[1])
);
defparam \stxs_datareg_10_iv[1] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[4]  (
	.A(tx_fifo_data_out[4]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[4]),
	.Y(stxs_datareg_10[4])
);
defparam \stxs_datareg_10_iv[4] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[3]  (
	.A(tx_fifo_data_out[3]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[3]),
	.Y(stxs_datareg_10[3])
);
defparam \stxs_datareg_10_iv[3] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[7]  (
	.A(tx_fifo_data_out[7]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[7]),
	.Y(stxs_datareg_10[7])
);
defparam \stxs_datareg_10_iv[7] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[6]  (
	.A(tx_fifo_data_out[6]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[6]),
	.Y(stxs_datareg_10[6])
);
defparam \stxs_datareg_10_iv[6] .INIT=8'hF8;
// @6:416
  CFG4 \mtx_state_RNO[3]  (
	.A(mtx_state_ns_i_0[3]),
	.B(mtx_state_ns_i_a3_3[3]),
	.C(mtx_state_ns_i_a3_2[3]),
	.D(un1_cfg_enable_i),
	.Y(N_225_i)
);
defparam \mtx_state_RNO[3] .INIT=16'h1500;
// @6:416
  CFG4 mtx_first_RNO_0 (
	.A(un1_spi_clk_tick_Z),
	.B(mtx_first_1_sqmuxa_Z),
	.C(txfifo_dhold_dec[0]),
	.D(mtx_oen_5_sqmuxa_Z),
	.Y(un1_mtx_alldone_2_sqmuxa_2_i)
);
defparam mtx_first_RNO_0.INIT=16'h2022;
// @6:418
  CFG4 un1_sresetn_15 (
	.A(mtx_state_0_sqmuxa_Z),
	.B(txfifo_dhold_dec[0]),
	.C(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.D(mtx_state_0_sqmuxa_2_Z),
	.Y(un1_sresetn_15_Z)
);
defparam un1_sresetn_15.INIT=16'hFFAE;
// @6:418
  CFG3 \mtx_bitsel_10[0]  (
	.A(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.B(un1_sresetn_15_Z),
	.C(mtx_bitsel[0]),
	.Y(mtx_bitsel_10[0])
);
defparam \mtx_bitsel_10[0] .INIT=8'hED;
// @6:555
  CFG4 \un1_mtx_bitsel_1.SUM[2]  (
	.A(mtx_bitsel[0]),
	.B(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.C(mtx_bitsel[2]),
	.D(mtx_bitsel[1]),
	.Y(N_17)
);
defparam \un1_mtx_bitsel_1.SUM[2] .INIT=16'h0F1E;
// @6:555
  CFG4 \un1_mtx_bitsel_1.CO2  (
	.A(mtx_bitsel[0]),
	.B(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.C(mtx_bitsel[2]),
	.D(mtx_bitsel[1]),
	.Y(CO2)
);
defparam \un1_mtx_bitsel_1.CO2 .INIT=16'h3332;
// @6:418
  CFG4 \mtx_bitsel_10[1]  (
	.A(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.B(un1_sresetn_15_Z),
	.C(mtx_bitsel[1]),
	.D(mtx_bitsel[0]),
	.Y(mtx_bitsel_10[1])
);
defparam \mtx_bitsel_10[1] .INIT=16'hFCED;
// @6:555
  CFG3 \un1_mtx_bitsel_1.CO3  (
	.A(mtx_bitsel[3]),
	.B(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.C(CO2),
	.Y(CO3)
);
defparam \un1_mtx_bitsel_1.CO3 .INIT=8'hF2;
// @6:418
  CFG2 \mtx_bitsel_10[2]  (
	.A(un1_sresetn_15_Z),
	.B(N_17),
	.Y(mtx_bitsel_10[2])
);
defparam \mtx_bitsel_10[2] .INIT=4'hB;
// @6:418
  CFG4 \mtx_bitsel_10[3]  (
	.A(CO2),
	.B(un1_sresetn_15_Z),
	.C(mtx_bitsel[3]),
	.D(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.Y(mtx_bitsel_10[3])
);
defparam \mtx_bitsel_10[3] .INIT=16'h1221;
// @6:418
  CFG4 \mtx_bitsel_10[4]  (
	.A(un1_sresetn_15_Z),
	.B(CO3),
	.C(mtx_bitsel[4]),
	.D(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.Y(mtx_bitsel_10[4])
);
defparam \mtx_bitsel_10[4] .INIT=16'h1441;
// @6:1085
  spi_clockmux UCLKMUX1 (
	.clock_rx_mux1(clock_rx_mux1),
	.SPISCLKO_c(SPISCLKO_c),
	.SPIMODE(SPIMODE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_chanctrl_Z3_1 */

module spi_8s_8s_8s_255s_0_0_1_0s_1 (
  rx_fifo_data_out,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  prdata_regs,
  SPISCLKO_c,
  SPISDI_c,
  SPISDO_c,
  rx_fifo_empty_i,
  tx_fifo_full_i,
  un1_PADDR,
  tx_fifo_write_sig12,
  tx_fifo_write_sig_0_sqmuxa,
  rx_fifo_read_1_2,
  CoreResetP_C0_0_MSS_HPMS_READY,
  FCCC_C0_0_GL0,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CORESPI_C0_0_SPIINT,
  SPISS_c
)
;
output [7:0] rx_fifo_data_out ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
input [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output [7:0] prdata_regs ;
output SPISCLKO_c ;
input SPISDI_c ;
output SPISDO_c ;
output rx_fifo_empty_i ;
output tx_fifo_full_i ;
output un1_PADDR ;
output tx_fifo_write_sig12 ;
output tx_fifo_write_sig_0_sqmuxa ;
input rx_fifo_read_1_2 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
input FCCC_C0_0_GL0 ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
output CORESPI_C0_0_SPIINT ;
output SPISS_c ;
wire SPISCLKO_c ;
wire SPISDI_c ;
wire SPISDO_c ;
wire rx_fifo_empty_i ;
wire tx_fifo_full_i ;
wire un1_PADDR ;
wire tx_fifo_write_sig12 ;
wire tx_fifo_write_sig_0_sqmuxa ;
wire rx_fifo_read_1_2 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire FCCC_C0_0_GL0 ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CORESPI_C0_0_SPIINT ;
wire SPISS_c ;
wire [0:0] cfg_ssel;
wire [8:8] fifo_mem_q;
wire [7:0] clk_div_val;
wire [2:0] cfg_cmdsize;
wire [7:0] tx_fifo_data_out;
wire [7:0] rx_fifo_data_in;
wire master_ssel_out ;
wire cfg_enable ;
wire SPIMODE ;
wire prdata_1 ;
wire rx_channel_overflow ;
wire tx_channel_underflow ;
wire rx_cmdsize ;
wire rx_pktend ;
wire tx_fifo_write ;
wire rx_done ;
wire rx_fifo_read ;
wire tx_done ;
wire tx_fifo_full ;
wire stxs_state ;
wire rx_fifo_empty ;
wire tx_fifo_empty ;
wire mtx_rxbusy ;
wire mtx_busy ;
wire fiforsttx ;
wire fiforstrx ;
wire cfg_frameurun ;
wire tx_fifo_last_out ;
wire PWRITE_m ;
wire tx_fifo_read ;
wire tx_fifo_empty_i ;
wire rx_fifo_first_in ;
wire rx_fifo_write_i ;
wire rx_fifo_write ;
wire GND ;
wire VCC ;
// @10:138
  CFG4 \SPISS[0]  (
	.A(master_ssel_out),
	.B(cfg_ssel[0]),
	.C(cfg_enable),
	.D(SPIMODE),
	.Y(SPISS_c)
);
defparam \SPISS[0] .INIT=16'hBFFF;
// @10:166
  spi_rf_8s_255s_0_1 URF (
	.prdata_regs(prdata_regs[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.fifo_mem_q_0(fifo_mem_q[8]),
	.clk_div_val(clk_div_val[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.cfg_ssel_0(cfg_ssel[0]),
	.cfg_cmdsize(cfg_cmdsize[2:0]),
	.prdata_1(prdata_1),
	.CORESPI_C0_0_SPIINT(CORESPI_C0_0_SPIINT),
	.rx_channel_overflow(rx_channel_overflow),
	.tx_channel_underflow(tx_channel_underflow),
	.rx_cmdsize(rx_cmdsize),
	.rx_pktend(rx_pktend),
	.tx_fifo_write(tx_fifo_write),
	.rx_done(rx_done),
	.rx_fifo_read(rx_fifo_read),
	.tx_done(tx_done),
	.master_ssel_out(master_ssel_out),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.tx_fifo_full(tx_fifo_full),
	.stxs_state(stxs_state),
	.rx_fifo_empty(rx_fifo_empty),
	.tx_fifo_empty(tx_fifo_empty),
	.mtx_rxbusy(mtx_rxbusy),
	.mtx_busy(mtx_busy),
	.fiforsttx(fiforsttx),
	.fiforstrx(fiforstrx),
	.SPIMODE(SPIMODE),
	.cfg_enable(cfg_enable),
	.cfg_frameurun(cfg_frameurun),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY)
);
// @10:214
  spi_control_8s UCON (
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.rx_fifo_read_1z(rx_fifo_read),
	.rx_fifo_read_1_2(rx_fifo_read_1_2),
	.tx_fifo_write(tx_fifo_write),
	.tx_fifo_write_sig_0_sqmuxa_1z(tx_fifo_write_sig_0_sqmuxa),
	.tx_fifo_write_sig12_1z(tx_fifo_write_sig12),
	.un1_PADDR_1z(un1_PADDR),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.prdata_1(prdata_1),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx)
);
// @10:236
  spi_fifo_8s_8s_3_1 UTXF (
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.tx_fifo_data_out(tx_fifo_data_out[7:0]),
	.fiforsttx(fiforsttx),
	.tx_fifo_write(tx_fifo_write),
	.tx_fifo_last_out(tx_fifo_last_out),
	.PWRITE_m(PWRITE_m),
	.tx_fifo_read(tx_fifo_read),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.tx_fifo_empty_i(tx_fifo_empty_i),
	.tx_fifo_empty(tx_fifo_empty),
	.tx_fifo_full_i(tx_fifo_full_i),
	.tx_fifo_full(tx_fifo_full)
);
// @10:262
  spi_fifo_8s_8s_3_0_1 URXF (
	.rx_fifo_data_in(rx_fifo_data_in[7:0]),
	.rx_fifo_data_out(rx_fifo_data_out[7:0]),
	.fifo_mem_q_0(fifo_mem_q[8]),
	.rx_fifo_read(rx_fifo_read),
	.fiforstrx(fiforstrx),
	.rx_channel_overflow(rx_channel_overflow),
	.rx_fifo_first_in(rx_fifo_first_in),
	.rx_fifo_write_i(rx_fifo_write_i),
	.rx_fifo_write(rx_fifo_write),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.rx_fifo_empty_i(rx_fifo_empty_i),
	.rx_fifo_empty(rx_fifo_empty)
);
// @10:292
  spi_chanctrl_Z3_1 UCC (
	.cfg_cmdsize(cfg_cmdsize[2:0]),
	.clk_div_val(clk_div_val[7:0]),
	.rx_fifo_data_in(rx_fifo_data_in[7:0]),
	.tx_fifo_data_out(tx_fifo_data_out[7:0]),
	.tx_fifo_read(tx_fifo_read),
	.cfg_frameurun(cfg_frameurun),
	.tx_done(tx_done),
	.tx_fifo_empty(tx_fifo_empty),
	.PWRITE_m_1z(PWRITE_m),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.prdata_1(prdata_1),
	.tx_channel_underflow(tx_channel_underflow),
	.SPISDO_c(SPISDO_c),
	.SPIMODE(SPIMODE),
	.SPISDI_c(SPISDI_c),
	.cfg_enable(cfg_enable),
	.tx_fifo_empty_i(tx_fifo_empty_i),
	.SPISCLKO_c(SPISCLKO_c),
	.rx_done(rx_done),
	.rx_cmdsize_1z(rx_cmdsize),
	.master_ssel_out(master_ssel_out),
	.rx_pktend(rx_pktend),
	.mtx_rxbusy_1z(mtx_rxbusy),
	.stxs_state_1z(stxs_state),
	.rx_fifo_first_in(rx_fifo_first_in),
	.tx_fifo_last_out(tx_fifo_last_out),
	.mtx_busy_1z(mtx_busy),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.rx_fifo_write_i(rx_fifo_write_i),
	.rx_fifo_write(rx_fifo_write)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_8s_8s_8s_255s_0_0_1_0s_1 */

module CORESPI_Z4 (
  prdata_regs,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  rx_fifo_data_out,
  SPISS_c,
  CORESPI_C0_0_SPIINT,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY,
  rx_fifo_read_1_2,
  tx_fifo_write_sig_0_sqmuxa,
  tx_fifo_write_sig12,
  un1_PADDR,
  tx_fifo_full_i,
  rx_fifo_empty_i,
  SPISDO_c,
  SPISDI_c,
  SPISCLKO_c
)
;
output [7:0] prdata_regs ;
input [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [7:0] rx_fifo_data_out ;
output SPISS_c ;
output CORESPI_C0_0_SPIINT ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input FCCC_C0_0_GL0 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
input rx_fifo_read_1_2 ;
output tx_fifo_write_sig_0_sqmuxa ;
output tx_fifo_write_sig12 ;
output un1_PADDR ;
output tx_fifo_full_i ;
output rx_fifo_empty_i ;
output SPISDO_c ;
input SPISDI_c ;
output SPISCLKO_c ;
wire SPISS_c ;
wire CORESPI_C0_0_SPIINT ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire rx_fifo_read_1_2 ;
wire tx_fifo_write_sig_0_sqmuxa ;
wire tx_fifo_write_sig12 ;
wire un1_PADDR ;
wire tx_fifo_full_i ;
wire rx_fifo_empty_i ;
wire SPISDO_c ;
wire SPISDI_c ;
wire SPISCLKO_c ;
wire GND ;
wire VCC ;
// @11:130
  spi_8s_8s_8s_255s_0_0_1_0s_1 USPI (
	.rx_fifo_data_out(rx_fifo_data_out[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.prdata_regs(prdata_regs[7:0]),
	.SPISCLKO_c(SPISCLKO_c),
	.SPISDI_c(SPISDI_c),
	.SPISDO_c(SPISDO_c),
	.rx_fifo_empty_i(rx_fifo_empty_i),
	.tx_fifo_full_i(tx_fifo_full_i),
	.un1_PADDR(un1_PADDR),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.tx_fifo_write_sig_0_sqmuxa(tx_fifo_write_sig_0_sqmuxa),
	.rx_fifo_read_1_2(rx_fifo_read_1_2),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CORESPI_C0_0_SPIINT(CORESPI_C0_0_SPIINT),
	.SPISS_c(SPISS_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORESPI_Z4 */

module CORESPI_C0 (
  rx_fifo_data_out,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  prdata_regs,
  SPISCLKO_c,
  SPISDI_c,
  SPISDO_c,
  rx_fifo_empty_i,
  tx_fifo_full_i,
  un1_PADDR,
  tx_fifo_write_sig12,
  tx_fifo_write_sig_0_sqmuxa,
  rx_fifo_read_1_2,
  CoreResetP_C0_0_MSS_HPMS_READY,
  FCCC_C0_0_GL0,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CORESPI_C0_0_SPIINT,
  SPISS_c
)
;
output [7:0] rx_fifo_data_out ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
input [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output [7:0] prdata_regs ;
output SPISCLKO_c ;
input SPISDI_c ;
output SPISDO_c ;
output rx_fifo_empty_i ;
output tx_fifo_full_i ;
output un1_PADDR ;
output tx_fifo_write_sig12 ;
output tx_fifo_write_sig_0_sqmuxa ;
input rx_fifo_read_1_2 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
input FCCC_C0_0_GL0 ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
output CORESPI_C0_0_SPIINT ;
output SPISS_c ;
wire SPISCLKO_c ;
wire SPISDI_c ;
wire SPISDO_c ;
wire rx_fifo_empty_i ;
wire tx_fifo_full_i ;
wire un1_PADDR ;
wire tx_fifo_write_sig12 ;
wire tx_fifo_write_sig_0_sqmuxa ;
wire rx_fifo_read_1_2 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire FCCC_C0_0_GL0 ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CORESPI_C0_0_SPIINT ;
wire SPISS_c ;
wire GND ;
wire VCC ;
// @12:138
  CORESPI_Z4 CORESPI_C0_0 (
	.prdata_regs(prdata_regs[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.rx_fifo_data_out(rx_fifo_data_out[7:0]),
	.SPISS_c(SPISS_c),
	.CORESPI_C0_0_SPIINT(CORESPI_C0_0_SPIINT),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.rx_fifo_read_1_2(rx_fifo_read_1_2),
	.tx_fifo_write_sig_0_sqmuxa(tx_fifo_write_sig_0_sqmuxa),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.un1_PADDR(un1_PADDR),
	.tx_fifo_full_i(tx_fifo_full_i),
	.rx_fifo_empty_i(rx_fifo_empty_i),
	.SPISDO_c(SPISDO_c),
	.SPISDI_c(SPISDI_c),
	.SPISCLKO_c(SPISCLKO_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORESPI_C0 */

module spi_rf_8s_255s_0_1_0 (
  prdata_regs,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  fifo_mem_q_0,
  clk_div_val,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  cfg_ssel_0,
  cfg_cmdsize,
  CORESPI_C1_0_SPIINT,
  rx_channel_overflow,
  tx_channel_underflow,
  rx_cmdsize,
  rx_pktend,
  tx_fifo_write,
  rx_done,
  rx_fifo_read,
  tx_done,
  master_ssel_out,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  tx_fifo_full,
  prdata_1,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  mtx_busy,
  mtx_rxbusy,
  tx_fifo_empty,
  stxs_state,
  rx_fifo_empty,
  fiforsttx,
  fiforstrx,
  SPIMODE,
  cfg_enable,
  cfg_frameurun,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY
)
;
output [7:0] prdata_regs ;
input [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input fifo_mem_q_0 ;
output [7:0] clk_div_val ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output cfg_ssel_0 ;
output [2:0] cfg_cmdsize ;
output CORESPI_C1_0_SPIINT ;
input rx_channel_overflow ;
input tx_channel_underflow ;
input rx_cmdsize ;
input rx_pktend ;
input tx_fifo_write ;
input rx_done ;
input rx_fifo_read ;
input tx_done ;
input master_ssel_out ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input tx_fifo_full ;
output prdata_1 ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input mtx_busy ;
input mtx_rxbusy ;
input tx_fifo_empty ;
input stxs_state ;
input rx_fifo_empty ;
output fiforsttx ;
output fiforstrx ;
output SPIMODE ;
output cfg_enable ;
output cfg_frameurun ;
input FCCC_C0_0_GL0 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
wire fifo_mem_q_0 ;
wire cfg_ssel_0 ;
wire CORESPI_C1_0_SPIINT ;
wire rx_channel_overflow ;
wire tx_channel_underflow ;
wire rx_cmdsize ;
wire rx_pktend ;
wire tx_fifo_write ;
wire rx_done ;
wire rx_fifo_read ;
wire tx_done ;
wire master_ssel_out ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire tx_fifo_full ;
wire prdata_1 ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire mtx_busy ;
wire mtx_rxbusy ;
wire tx_fifo_empty ;
wire stxs_state ;
wire rx_fifo_empty ;
wire fiforsttx ;
wire fiforstrx ;
wire SPIMODE ;
wire cfg_enable ;
wire cfg_frameurun ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire [7:4] control2;
wire [1:0] sticky;
wire [0:0] sticky_10_iv_i;
wire [1:1] sticky_13_iv_i;
wire [7:2] control1;
wire [7:1] cfg_ssel;
wire [7:0] int_raw;
wire [0:0] int_raw_30;
wire [1:1] int_raw_33;
wire [2:2] int_raw_36;
wire [3:3] int_raw_39;
wire [4:4] int_raw_42;
wire [5:5] int_raw_45;
wire [6:6] int_raw_48;
wire [7:7] int_raw_51;
wire [7:7] prdata_1_1;
wire [1:1] prdata_4_1_0;
wire [1:1] prdata_5_1_1;
wire [7:0] prdata_6_2_0_1;
wire [7:2] prdata_6_2_0_0;
wire [0:0] prdata_6_2_0;
wire [7:2] prdata_6_2_1;
wire [7:2] prdata_6_1_0;
wire [0:0] prdata_6_2;
wire [0:0] prdata_6_1;
wire [3:3] int_masked;
wire VCC ;
wire control2_1_sqmuxa_Z ;
wire GND ;
wire un1_CLK_DIV_1_sqmuxa_2_i ;
wire un1_CLK_DIV_1_sqmuxa_1_i ;
wire un1_CLK_DIV_1_sqmuxa_i ;
wire clr_rxfifo_5_Z ;
wire clr_txfifo_5_Z ;
wire N_63 ;
wire N_70 ;
wire N_94 ;
wire N_102 ;
wire N_65 ;
wire N_67 ;
wire N_69 ;
wire N_68 ;
wire prdata_sn_N_14_mux ;
wire N_116 ;
wire N_117 ;
wire N_118 ;
wire N_115 ;
wire N_111 ;
wire N_113 ;
wire un1_CLK_DIV_1_sqmuxa_1_0_0_Z ;
wire N_66 ;
wire int_raw_1_sqmuxa_1_Z ;
wire control2_1_sqmuxa_1_Z ;
wire clr_txfifo_3_sqmuxa_2_Z ;
wire un1_CLK_DIV_1_sqmuxa_1_0_Z ;
wire un1_CLK_DIV_1_sqmuxa_2_1_Z ;
wire interrupt_1_Z ;
wire interrupt_0_Z ;
wire control114_Z ;
wire N_104 ;
wire N_86 ;
wire un1_CLK_DIV_1_sqmuxa_1_2_Z ;
wire interrupt_4_Z ;
wire int_raw_1_sqmuxa_Z ;
wire prdata_sn_i2_mux ;
wire clr_txfifo_3_sqmuxa_Z ;
wire N_96 ;
wire prdata_sn_N_16_mux ;
// @8:134
  SLE \control2[4]  (
	.Q(control2[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[5]  (
	.Q(control2[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[6]  (
	.Q(control2[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[7]  (
	.Q(control2[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \sticky[0]  (
	.Q(sticky[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(sticky_10_iv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \sticky[1]  (
	.Q(sticky[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(sticky_13_iv_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[1]  (
	.Q(cfg_cmdsize[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[2]  (
	.Q(cfg_cmdsize[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control2[3]  (
	.Q(cfg_cmdsize[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(control2_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[5]  (
	.Q(control1[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[6]  (
	.Q(cfg_frameurun),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[7]  (
	.Q(control1[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[0]  (
	.Q(cfg_ssel_0),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[1]  (
	.Q(cfg_ssel[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[2]  (
	.Q(cfg_ssel[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[3]  (
	.Q(cfg_ssel[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[4]  (
	.Q(cfg_ssel[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[5]  (
	.Q(cfg_ssel[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[6]  (
	.Q(cfg_ssel[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \cfg_ssel[7]  (
	.Q(cfg_ssel[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[0]  (
	.Q(clk_div_val[0]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[1]  (
	.Q(clk_div_val[1]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[2]  (
	.Q(clk_div_val[2]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[3]  (
	.Q(clk_div_val[3]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[4]  (
	.Q(clk_div_val[4]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[5]  (
	.Q(clk_div_val[5]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[6]  (
	.Q(clk_div_val[6]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \CLK_DIV[7]  (
	.Q(clk_div_val[7]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un1_CLK_DIV_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[0]  (
	.Q(cfg_enable),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[1]  (
	.Q(SPIMODE),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[2]  (
	.Q(control1[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[3]  (
	.Q(control1[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \control1[4]  (
	.Q(control1[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un1_CLK_DIV_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[0]  (
	.Q(int_raw[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_30[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[1]  (
	.Q(int_raw[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_33[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[2]  (
	.Q(int_raw[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_36[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[3]  (
	.Q(int_raw[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_39[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[4]  (
	.Q(int_raw[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_42[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[5]  (
	.Q(int_raw[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_45[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[6]  (
	.Q(int_raw[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_48[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE \int_raw[7]  (
	.Q(int_raw[7]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(int_raw_51[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE clr_rxfifo (
	.Q(fiforstrx),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clr_rxfifo_5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:134
  SLE clr_txfifo (
	.Q(fiforsttx),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clr_txfifo_5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:241
  CFG4 \prdata_1[0]  (
	.A(fifo_mem_q_0),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(cfg_enable),
	.D(rx_fifo_empty),
	.Y(N_63)
);
defparam \prdata_1[0] .INIT=16'h30B8;
// @8:241
  CFG4 \prdata_1[7]  (
	.A(control1[7]),
	.B(stxs_state),
	.C(prdata_1_1[7]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(N_70)
);
defparam \prdata_1[7] .INIT=16'hCFAA;
// @8:241
  CFG4 \prdata_1_1[7]  (
	.A(tx_fifo_empty),
	.B(SPIMODE),
	.C(mtx_rxbusy),
	.D(mtx_busy),
	.Y(prdata_1_1[7])
);
defparam \prdata_1_1[7] .INIT=16'h000B;
// @8:241
  CFG4 \prdata_4[1]  (
	.A(int_raw[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(prdata_4_1_0[1]),
	.Y(N_94)
);
defparam \prdata_4[1] .INIT=16'h808F;
// @8:241
  CFG4 \prdata_4_1_0[1]  (
	.A(sticky[0]),
	.B(sticky[1]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.D(SPIMODE),
	.Y(prdata_4_1_0[1])
);
defparam \prdata_4_1_0[1] .INIT=16'h707F;
// @8:241
  CFG3 \prdata_5[1]  (
	.A(prdata_5_1_1[1]),
	.B(cfg_cmdsize[1]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_102)
);
defparam \prdata_5[1] .INIT=8'hC5;
// @8:241
  CFG3 \prdata_5_1_1[1]  (
	.A(clk_div_val[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(cfg_ssel[1]),
	.Y(prdata_5_1_1[1])
);
defparam \prdata_5_1_1[1] .INIT=8'h47;
// @8:241
  CFG4 \prdata_6_2_0[2]  (
	.A(prdata_6_2_0_1[2]),
	.B(N_65),
	.C(int_raw[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0_0[2])
);
defparam \prdata_6_2_0[2] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control1[4]),
	.Y(prdata_6_2_0_1[2])
);
defparam \prdata_6_2_0_1[2] .INIT=4'h1;
// @8:241
  CFG4 \prdata_6_2_0[0]  (
	.A(prdata_6_2_0_1[0]),
	.B(N_63),
	.C(int_raw[0]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0[0])
);
defparam \prdata_6_2_0[0] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control1[3]),
	.Y(prdata_6_2_0_1[0])
);
defparam \prdata_6_2_0_1[0] .INIT=4'h1;
// @8:241
  CFG4 \prdata_6_2_0[4]  (
	.A(prdata_6_2_0_1[4]),
	.B(N_67),
	.C(int_raw[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0_0[4])
);
defparam \prdata_6_2_0[4] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control2[4]),
	.Y(prdata_6_2_0_1[4])
);
defparam \prdata_6_2_0_1[4] .INIT=4'h1;
// @8:241
  CFG4 \prdata_6_2_0[7]  (
	.A(prdata_6_2_0_1[7]),
	.B(N_70),
	.C(int_raw[7]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0_0[7])
);
defparam \prdata_6_2_0[7] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[7]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control2[7]),
	.Y(prdata_6_2_0_1[7])
);
defparam \prdata_6_2_0_1[7] .INIT=4'h1;
// @8:241
  CFG4 \prdata_6_2_0[6]  (
	.A(prdata_6_2_0_1[6]),
	.B(N_69),
	.C(int_raw[6]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0_0[6])
);
defparam \prdata_6_2_0[6] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[6]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control2[6]),
	.Y(prdata_6_2_0_1[6])
);
defparam \prdata_6_2_0_1[6] .INIT=4'h1;
// @8:241
  CFG4 \prdata_6_2_0[5]  (
	.A(prdata_6_2_0_1[5]),
	.B(N_68),
	.C(int_raw[5]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_2_0_0[5])
);
defparam \prdata_6_2_0[5] .INIT=16'h50CC;
// @8:241
  CFG2 \prdata_6_2_0_1[5]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(control2[5]),
	.Y(prdata_6_2_0_1[5])
);
defparam \prdata_6_2_0_1[5] .INIT=4'h1;
  CFG3 \prdata_RNO[5]  (
	.A(prdata_6_2_0_0[5]),
	.B(prdata_6_2_1[5]),
	.C(prdata_sn_N_14_mux),
	.Y(N_116)
);
defparam \prdata_RNO[5] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[5]  (
	.A(control2[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_6_1_0[5]),
	.Y(prdata_6_2_1[5])
);
defparam \prdata_6_2[5] .INIT=8'hB8;
// @8:241
  CFG4 \prdata_6_1[5]  (
	.A(cfg_ssel[5]),
	.B(clk_div_val[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_1_0[5])
);
defparam \prdata_6_1[5] .INIT=16'hF0CA;
  CFG3 \prdata_RNO[6]  (
	.A(prdata_6_2_0_0[6]),
	.B(prdata_6_2_1[6]),
	.C(prdata_sn_N_14_mux),
	.Y(N_117)
);
defparam \prdata_RNO[6] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[6]  (
	.A(control2[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_6_1_0[6]),
	.Y(prdata_6_2_1[6])
);
defparam \prdata_6_2[6] .INIT=8'hB8;
// @8:241
  CFG4 \prdata_6_1[6]  (
	.A(cfg_ssel[6]),
	.B(clk_div_val[6]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_1_0[6])
);
defparam \prdata_6_1[6] .INIT=16'hF0CA;
  CFG3 \prdata_RNO[7]  (
	.A(prdata_6_2_0_0[7]),
	.B(prdata_6_2_1[7]),
	.C(prdata_sn_N_14_mux),
	.Y(N_118)
);
defparam \prdata_RNO[7] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[7]  (
	.A(control2[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_6_1_0[7]),
	.Y(prdata_6_2_1[7])
);
defparam \prdata_6_2[7] .INIT=8'hB8;
// @8:241
  CFG4 \prdata_6_1[7]  (
	.A(cfg_ssel[7]),
	.B(clk_div_val[7]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_1_0[7])
);
defparam \prdata_6_1[7] .INIT=16'hF0CA;
  CFG3 \prdata_RNO[4]  (
	.A(prdata_6_2_0_0[4]),
	.B(prdata_6_2_1[4]),
	.C(prdata_sn_N_14_mux),
	.Y(N_115)
);
defparam \prdata_RNO[4] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[4]  (
	.A(control2[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_6_1_0[4]),
	.Y(prdata_6_2_1[4])
);
defparam \prdata_6_2[4] .INIT=8'hB8;
// @8:241
  CFG4 \prdata_6_1[4]  (
	.A(cfg_ssel[4]),
	.B(clk_div_val[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_1_0[4])
);
defparam \prdata_6_1[4] .INIT=16'hF0CA;
  CFG3 \prdata_RNO[0]  (
	.A(prdata_6_2_0[0]),
	.B(prdata_6_2[0]),
	.C(prdata_sn_N_14_mux),
	.Y(N_111)
);
defparam \prdata_RNO[0] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(prdata_6_1[0]),
	.C(cfg_cmdsize[0]),
	.Y(prdata_6_2[0])
);
defparam \prdata_6_2[0] .INIT=8'hE4;
// @8:241
  CFG4 \prdata_6_1[0]  (
	.A(cfg_ssel_0),
	.B(clk_div_val[0]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(prdata_6_1[0])
);
defparam \prdata_6_1[0] .INIT=16'hFC0A;
  CFG3 \prdata_RNO[2]  (
	.A(prdata_6_2_0_0[2]),
	.B(prdata_6_2_1[2]),
	.C(prdata_sn_N_14_mux),
	.Y(N_113)
);
defparam \prdata_RNO[2] .INIT=8'hAC;
// @8:241
  CFG3 \prdata_6_2[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(prdata_6_1_0[2]),
	.C(cfg_cmdsize[2]),
	.Y(prdata_6_2_1[2])
);
defparam \prdata_6_2[2] .INIT=8'hE4;
// @8:241
  CFG4 \prdata_6_1[2]  (
	.A(cfg_ssel[2]),
	.B(clk_div_val[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_6_1_0[2])
);
defparam \prdata_6_1[2] .INIT=16'hF0CA;
// @8:136
  CFG2 un1_CLK_DIV_1_sqmuxa_1_0_0 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(un1_CLK_DIV_1_sqmuxa_1_0_0_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_1_0_0.INIT=4'hB;
// @8:103
  CFG2 \int_masked[3]  (
	.A(int_raw[3]),
	.B(control1[5]),
	.Y(int_masked[3])
);
defparam \int_masked[3] .INIT=4'h8;
// @8:158
  CFG2 control114_1 (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.Y(prdata_1)
);
defparam control114_1.INIT=4'h8;
// @8:241
  CFG3 \prdata_1[3]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(control1[3]),
	.C(tx_fifo_full),
	.Y(N_66)
);
defparam \prdata_1[3] .INIT=8'hE4;
// @8:241
  CFG3 \prdata_1[5]  (
	.A(control1[5]),
	.B(int_raw[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(N_68)
);
defparam \prdata_1[5] .INIT=8'hCA;
// @8:241
  CFG3 \prdata_1[4]  (
	.A(control1[4]),
	.B(int_raw[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(N_67)
);
defparam \prdata_1[4] .INIT=8'hCA;
// @8:241
  CFG3 \prdata_1[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(control1[2]),
	.C(rx_fifo_empty),
	.Y(N_65)
);
defparam \prdata_1[2] .INIT=8'hE4;
// @8:241
  CFG3 int_raw_1_sqmuxa_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(int_raw_1_sqmuxa_1_Z)
);
defparam int_raw_1_sqmuxa_1.INIT=8'h04;
// @8:241
  CFG3 control2_1_sqmuxa_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(control2_1_sqmuxa_1_Z)
);
defparam control2_1_sqmuxa_1.INIT=8'h01;
// @8:175
  CFG3 clr_txfifo_3_sqmuxa_2 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(clr_txfifo_3_sqmuxa_2_Z)
);
defparam clr_txfifo_3_sqmuxa_2.INIT=8'h08;
// @8:136
  CFG3 un1_CLK_DIV_1_sqmuxa_1_0 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(un1_CLK_DIV_1_sqmuxa_1_0_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_1_0.INIT=8'hF7;
// @8:136
  CFG3 un1_CLK_DIV_1_sqmuxa_2_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(un1_CLK_DIV_1_sqmuxa_2_1_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_2_1.INIT=8'hFE;
// @8:109
  CFG4 interrupt_1 (
	.A(int_raw[6]),
	.B(int_raw[4]),
	.C(control2[6]),
	.D(control2[4]),
	.Y(interrupt_1_Z)
);
defparam interrupt_1.INIT=16'hECA0;
// @8:109
  CFG4 interrupt_0 (
	.A(int_raw[7]),
	.B(int_raw[0]),
	.C(control2[7]),
	.D(control1[3]),
	.Y(interrupt_0_Z)
);
defparam interrupt_0.INIT=16'hECA0;
// @8:241
  CFG3 prdata_sn_m6 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(prdata_sn_N_14_mux)
);
defparam prdata_sn_m6.INIT=8'h0D;
// @8:158
  CFG3 control114 (
	.A(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(control114_Z)
);
defparam control114.INIT=8'h80;
// @8:241
  CFG4 \prdata_5[3]  (
	.A(cfg_ssel[3]),
	.B(clk_div_val[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_104)
);
defparam \prdata_5[3] .INIT=16'h00CA;
// @8:241
  CFG4 \prdata_1[6]  (
	.A(cfg_frameurun),
	.B(master_ssel_out),
	.C(SPIMODE),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(N_69)
);
defparam \prdata_1[6] .INIT=16'hC0AA;
// @8:241
  CFG3 \prdata_3[3]  (
	.A(int_masked[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(int_raw[3]),
	.Y(N_86)
);
defparam \prdata_3[3] .INIT=8'hE2;
// @8:136
  CFG4 un1_CLK_DIV_1_sqmuxa_1_2 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(un1_CLK_DIV_1_sqmuxa_1_0_0_Z),
	.Y(un1_CLK_DIV_1_sqmuxa_1_2_Z)
);
defparam un1_CLK_DIV_1_sqmuxa_1_2.INIT=16'hFFFB;
// @8:109
  CFG4 interrupt_4 (
	.A(int_raw[5]),
	.B(control2[5]),
	.C(interrupt_1_Z),
	.D(int_masked[3]),
	.Y(interrupt_4_Z)
);
defparam interrupt_4.INIT=16'hFFF8;
// @8:190
  CFG4 \int_raw_30_f0[0]  (
	.A(tx_done),
	.B(int_raw[0]),
	.C(int_raw_1_sqmuxa_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.Y(int_raw_30[0])
);
defparam \int_raw_30_f0[0] .INIT=16'hAEEE;
// @8:134
  CFG3 \sticky_13_iv_i[1]  (
	.A(rx_fifo_read),
	.B(sticky[1]),
	.C(rx_done),
	.Y(sticky_13_iv_i[1])
);
defparam \sticky_13_iv_i[1] .INIT=8'h54;
// @8:134
  CFG3 \sticky_10_iv_i[0]  (
	.A(sticky[0]),
	.B(tx_done),
	.C(tx_fifo_write),
	.Y(sticky_10_iv_i[0])
);
defparam \sticky_10_iv_i[0] .INIT=8'h0E;
// @8:195
  CFG4 \int_raw_45[5]  (
	.A(rx_pktend),
	.B(int_raw[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_45[5])
);
defparam \int_raw_45[5] .INIT=16'hAEEE;
// @8:191
  CFG4 \int_raw_33[1]  (
	.A(rx_done),
	.B(int_raw[1]),
	.C(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_33[1])
);
defparam \int_raw_33[1] .INIT=16'hAEEE;
// @8:197
  CFG4 \int_raw_51[7]  (
	.A(tx_fifo_full),
	.B(int_raw[7]),
	.C(int_raw_1_sqmuxa_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.Y(int_raw_51[7])
);
defparam \int_raw_51[7] .INIT=16'h5DDD;
// @8:196
  CFG4 \int_raw_48[6]  (
	.A(rx_fifo_empty),
	.B(int_raw[6]),
	.C(int_raw_1_sqmuxa_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.Y(int_raw_48[6])
);
defparam \int_raw_48[6] .INIT=16'h5DDD;
// @8:194
  CFG4 \int_raw_42[4]  (
	.A(rx_cmdsize),
	.B(int_raw[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.D(int_raw_1_sqmuxa_Z),
	.Y(int_raw_42[4])
);
defparam \int_raw_42[4] .INIT=16'hAEEE;
// @8:241
  CFG4 prdata_sn_m10 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_sn_i2_mux)
);
defparam prdata_sn_m10.INIT=16'h07D1;
// @8:193
  CFG4 \int_raw_39[3]  (
	.A(tx_channel_underflow),
	.B(int_raw[3]),
	.C(int_raw_1_sqmuxa_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.Y(int_raw_39[3])
);
defparam \int_raw_39[3] .INIT=16'hAEEE;
// @8:192
  CFG4 \int_raw_36[2]  (
	.A(rx_channel_overflow),
	.B(int_raw[2]),
	.C(int_raw_1_sqmuxa_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.Y(int_raw_36[2])
);
defparam \int_raw_36[2] .INIT=16'hAEEE;
// @8:241
  CFG4 control2_1_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(control2_1_sqmuxa_1_Z),
	.D(control114_Z),
	.Y(control2_1_sqmuxa_Z)
);
defparam control2_1_sqmuxa.INIT=16'h8000;
// @8:241
  CFG4 int_raw_1_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(control114_Z),
	.D(int_raw_1_sqmuxa_1_Z),
	.Y(int_raw_1_sqmuxa_Z)
);
defparam int_raw_1_sqmuxa.INIT=16'h1000;
// @8:109
  CFG4 interrupt (
	.A(control1[4]),
	.B(int_raw[2]),
	.C(interrupt_0_Z),
	.D(interrupt_4_Z),
	.Y(CORESPI_C1_0_SPIINT)
);
defparam interrupt.INIT=16'hFFF8;
// @8:175
  CFG4 clr_txfifo_3_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(clr_txfifo_3_sqmuxa_2_Z),
	.D(control114_Z),
	.Y(clr_txfifo_3_sqmuxa_Z)
);
defparam clr_txfifo_3_sqmuxa.INIT=16'h2000;
// @8:241
  CFG3 \prdata_4[3]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_86),
	.C(N_66),
	.Y(N_96)
);
defparam \prdata_4[3] .INIT=8'hD8;
// @8:136
  CFG2 clr_rxfifo_5 (
	.A(clr_txfifo_3_sqmuxa_Z),
	.B(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.Y(clr_rxfifo_5_Z)
);
defparam clr_rxfifo_5.INIT=4'h8;
// @8:136
  CFG2 clr_txfifo_5 (
	.A(clr_txfifo_3_sqmuxa_Z),
	.B(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.Y(clr_txfifo_5_Z)
);
defparam clr_txfifo_5.INIT=4'h8;
// @8:134
  CFG4 un1_CLK_DIV_1_sqmuxa_2_1_RNIR2CH1 (
	.A(un1_CLK_DIV_1_sqmuxa_2_1_Z),
	.B(control114_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(un1_CLK_DIV_1_sqmuxa_2_i)
);
defparam un1_CLK_DIV_1_sqmuxa_2_1_RNIR2CH1.INIT=16'h0004;
// @8:134
  CFG4 un1_CLK_DIV_1_sqmuxa_1_0_RNIP0BH1 (
	.A(un1_CLK_DIV_1_sqmuxa_1_0_Z),
	.B(control114_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(un1_CLK_DIV_1_sqmuxa_i)
);
defparam un1_CLK_DIV_1_sqmuxa_1_0_RNIP0BH1.INIT=16'h0040;
// @8:134
  CFG4 un1_CLK_DIV_1_sqmuxa_1_2_RNIB5463 (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(un1_CLK_DIV_1_sqmuxa_1_2_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.D(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Y(un1_CLK_DIV_1_sqmuxa_1_i)
);
defparam un1_CLK_DIV_1_sqmuxa_1_2_RNIB5463.INIT=16'h2000;
// @8:241
  CFG3 prdata_sn_m12 (
	.A(prdata_1),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.C(prdata_sn_i2_mux),
	.Y(prdata_sn_N_16_mux)
);
defparam prdata_sn_m12.INIT=8'h20;
// @8:241
  CFG4 \prdata[3]  (
	.A(N_96),
	.B(N_104),
	.C(prdata_sn_N_14_mux),
	.D(prdata_sn_N_16_mux),
	.Y(prdata_regs[3])
);
defparam \prdata[3] .INIT=16'hAC00;
// @8:241
  CFG4 \prdata[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_115),
	.D(prdata_1),
	.Y(prdata_regs[4])
);
defparam \prdata[4] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[5]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_116),
	.D(prdata_1),
	.Y(prdata_regs[5])
);
defparam \prdata[5] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[6]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_117),
	.D(prdata_1),
	.Y(prdata_regs[6])
);
defparam \prdata[6] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[7]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_118),
	.D(prdata_1),
	.Y(prdata_regs[7])
);
defparam \prdata[7] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[1]  (
	.A(N_94),
	.B(N_102),
	.C(prdata_sn_N_16_mux),
	.D(prdata_sn_N_14_mux),
	.Y(prdata_regs[1])
);
defparam \prdata[1] .INIT=16'hA0C0;
// @8:241
  CFG4 \prdata[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_113),
	.D(prdata_1),
	.Y(prdata_regs[2])
);
defparam \prdata[2] .INIT=16'h4000;
// @8:241
  CFG4 \prdata[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(prdata_sn_i2_mux),
	.C(N_111),
	.D(prdata_1),
	.Y(prdata_regs[0])
);
defparam \prdata[0] .INIT=16'h4000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_rf_8s_255s_0_1_0 */

module spi_control_8s_0 (
  CoreAPB3_C0_0_APBmslave0_PADDR,
  rx_fifo_read_1z,
  tx_fifo_write,
  tx_fifo_write_sig12,
  prdata_1,
  tx_fifo_write_sig_0_sqmuxa,
  rx_fifo_read_1_2_1z,
  CoreAPB3_C0_0_APBmslave0_PWRITE
)
;
input [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output rx_fifo_read_1z ;
output tx_fifo_write ;
input tx_fifo_write_sig12 ;
input prdata_1 ;
input tx_fifo_write_sig_0_sqmuxa ;
output rx_fifo_read_1_2_1z ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire rx_fifo_read_1z ;
wire tx_fifo_write ;
wire tx_fifo_write_sig12 ;
wire prdata_1 ;
wire tx_fifo_write_sig_0_sqmuxa ;
wire rx_fifo_read_1_2_1z ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire GND ;
wire VCC ;
// @9:67
  CFG4 rx_fifo_read_1_2 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(rx_fifo_read_1_2_1z)
);
defparam rx_fifo_read_1_2.INIT=16'h0002;
// @9:67
  CFG4 tx_fifo_write_iv_0 (
	.A(tx_fifo_write_sig_0_sqmuxa),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(prdata_1),
	.D(tx_fifo_write_sig12),
	.Y(tx_fifo_write)
);
defparam tx_fifo_write_iv_0.INIT=16'hE0A0;
// @9:67
  CFG4 rx_fifo_read (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(prdata_1),
	.D(rx_fifo_read_1_2_1z),
	.Y(rx_fifo_read_1z)
);
defparam rx_fifo_read.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_control_8s_0 */

module spi_fifo_8s_8s_3_1_0 (
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  tx_fifo_data_out,
  fiforsttx,
  tx_fifo_last_out,
  tx_fifo_write,
  PWRITE_m,
  tx_fifo_read,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY,
  tx_fifo_empty_i,
  tx_fifo_empty,
  tx_fifo_full_i,
  tx_fifo_full
)
;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [7:0] tx_fifo_data_out ;
input fiforsttx ;
output tx_fifo_last_out ;
input tx_fifo_write ;
input PWRITE_m ;
input tx_fifo_read ;
input FCCC_C0_0_GL0 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
output tx_fifo_empty_i ;
output tx_fifo_empty ;
output tx_fifo_full_i ;
output tx_fifo_full ;
wire fiforsttx ;
wire tx_fifo_last_out ;
wire tx_fifo_write ;
wire PWRITE_m ;
wire tx_fifo_read ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire tx_fifo_empty_i ;
wire tx_fifo_empty ;
wire tx_fifo_full_i ;
wire tx_fifo_full ;
wire [2:0] wr_pointer_q;
wire [2:0] wr_pointer_q_3;
wire [5:0] counter_q;
wire [5:0] counter_d;
wire [2:0] rd_pointer_q;
wire [2:0] rd_pointer_q_3;
wire [5:1] un1_counter_q0;
wire [8:8] fifo_mem_q;
wire [17:9] fifo_mem_q_fifo_mem_q_0_0_A_DOUT_1;
wire [7:7] un1_data_out_dx;
wire [7:7] un10_fifo_mem_d;
wire [5:0] un1_counter_q1;
wire VCC ;
wire GND ;
wire full_out_2_Z ;
wire empty_out_2_Z ;
wire un1_counter_q_0_cry_0 ;
wire un1_counter_q_0_cry_0_0_S_0 ;
wire un1_counter_q_0_cry_0_0_Y_0 ;
wire un1_counter_q_0_cry_1 ;
wire un1_counter_q_0_cry_1_0_Y_0 ;
wire un1_counter_q_0_cry_2 ;
wire un1_counter_q_0_cry_2_0_Y_0 ;
wire un1_counter_q_0_cry_3 ;
wire un1_counter_q_0_cry_3_0_Y_0 ;
wire un1_counter_q_0_s_5_FCO_0 ;
wire un1_counter_q_0_s_5_Y_0 ;
wire un1_counter_q_0_cry_4 ;
wire un1_counter_q_0_cry_4_0_Y_0 ;
wire \fifo_mem_d[0]_0_sqmuxa_Z  ;
wire SUM_m4_0_a2_1 ;
wire un1_counter_q_1_ac0_5_0_Z ;
wire empty_N_3_mux ;
wire SUM_N_9_mux ;
wire un1_counter_q_1_c1 ;
wire rd_pointer_d_1_sqmuxa_2_Z ;
wire wr_pointer_d_1_sqmuxa_1_Z ;
wire un1_wr_pointer_d_1_sqmuxa_1 ;
wire un1_rd_pointer_d_1_sqmuxa_1 ;
wire CO0_0 ;
wire empty_N_5_mux ;
wire full_out_2_0 ;
wire N_3 ;
wire N_2 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 full_out_RNIOCT2 (
	.A(tx_fifo_full),
	.Y(tx_fifo_full_i)
);
defparam full_out_RNIOCT2.INIT=2'h1;
  CFG1 empty_out_RNIKLP9 (
	.A(tx_fifo_empty),
	.Y(tx_fifo_empty_i)
);
defparam empty_out_RNIKLP9.INIT=2'h1;
// @7:111
  SLE \wr_pointer_q[1]  (
	.Q(wr_pointer_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \wr_pointer_q[2]  (
	.Q(wr_pointer_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[0]  (
	.Q(counter_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[1]  (
	.Q(counter_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[2]  (
	.Q(counter_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[3]  (
	.Q(counter_q[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[4]  (
	.Q(counter_q[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[5]  (
	.Q(counter_q[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[0]  (
	.Q(rd_pointer_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[1]  (
	.Q(rd_pointer_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[2]  (
	.Q(rd_pointer_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \wr_pointer_q[0]  (
	.Q(wr_pointer_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE full_out (
	.Q(tx_fifo_full),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(full_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE empty_out (
	.Q(tx_fifo_empty),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(empty_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:176
  ARI1 un1_counter_q_0_cry_0_0 (
	.FCO(un1_counter_q_0_cry_0),
	.S(un1_counter_q_0_cry_0_0_S_0),
	.Y(un1_counter_q_0_cry_0_0_Y_0),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(GND),
	.A(counter_q[0]),
	.FCI(GND)
);
defparam un1_counter_q_0_cry_0_0.INIT=20'h5BB44;
// @7:176
  ARI1 un1_counter_q_0_cry_1_0 (
	.FCO(un1_counter_q_0_cry_1),
	.S(un1_counter_q0[1]),
	.Y(un1_counter_q_0_cry_1_0_Y_0),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(GND),
	.A(counter_q[1]),
	.FCI(un1_counter_q_0_cry_0)
);
defparam un1_counter_q_0_cry_1_0.INIT=20'h5BB44;
// @7:176
  ARI1 un1_counter_q_0_cry_2_0 (
	.FCO(un1_counter_q_0_cry_2),
	.S(un1_counter_q0[2]),
	.Y(un1_counter_q_0_cry_2_0_Y_0),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(GND),
	.A(counter_q[2]),
	.FCI(un1_counter_q_0_cry_1)
);
defparam un1_counter_q_0_cry_2_0.INIT=20'h5BB44;
// @7:176
  ARI1 un1_counter_q_0_cry_3_0 (
	.FCO(un1_counter_q_0_cry_3),
	.S(un1_counter_q0[3]),
	.Y(un1_counter_q_0_cry_3_0_Y_0),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(GND),
	.A(counter_q[3]),
	.FCI(un1_counter_q_0_cry_2)
);
defparam un1_counter_q_0_cry_3_0.INIT=20'h5BB44;
// @7:176
  ARI1 un1_counter_q_0_s_5 (
	.FCO(un1_counter_q_0_s_5_FCO_0),
	.S(un1_counter_q0[5]),
	.Y(un1_counter_q_0_s_5_Y_0),
	.B(counter_q[5]),
	.C(tx_fifo_empty_i),
	.D(tx_fifo_read),
	.A(VCC),
	.FCI(un1_counter_q_0_cry_4)
);
defparam un1_counter_q_0_s_5.INIT=20'h46A00;
// @7:176
  ARI1 un1_counter_q_0_cry_4_0 (
	.FCO(un1_counter_q_0_cry_4),
	.S(un1_counter_q0[4]),
	.Y(un1_counter_q_0_cry_4_0_Y_0),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(GND),
	.A(counter_q[4]),
	.FCI(un1_counter_q_0_cry_3)
);
defparam un1_counter_q_0_cry_4_0.INIT=20'h5BB44;
// @7:101
  RAM64x18 fifo_mem_q_fifo_mem_q_0_0 (
	.A_DOUT({fifo_mem_q_fifo_mem_q_0_0_A_DOUT_1[17:9], tx_fifo_data_out[7:0], fifo_mem_q[8]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, GND, GND, rd_pointer_q[2:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, GND, GND, rd_pointer_q[2:0], GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, GND, GND, GND, wr_pointer_q[2:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreAPB3_C0_0_APBmslave0_PWDATA[7:0], PWRITE_m}),
	.C_WEN(\fifo_mem_d[0]_0_sqmuxa_Z ),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam fifo_mem_q_fifo_mem_q_0_0.RAMINDEX="fifo_mem_q[8]%8%9%SPEED%0%0";
// @7:216
  CFG2 \wr_pointer_q_3_RNO_0[2]  (
	.A(wr_pointer_q[0]),
	.B(wr_pointer_q[2]),
	.Y(SUM_m4_0_a2_1)
);
defparam \wr_pointer_q_3_RNO_0[2] .INIT=4'h2;
// @7:147
  CFG2 \fifo_mem_d[0]_0_sqmuxa  (
	.A(tx_fifo_write),
	.B(tx_fifo_full),
	.Y(\fifo_mem_d[0]_0_sqmuxa_Z )
);
defparam \fifo_mem_d[0]_0_sqmuxa .INIT=4'h2;
// @7:165
  CFG2 \data_out_d[8]  (
	.A(fifo_mem_q[8]),
	.B(tx_fifo_empty),
	.Y(tx_fifo_last_out)
);
defparam \data_out_d[8] .INIT=4'h2;
// @7:176
  CFG3 un1_counter_q_1_ac0_5_0 (
	.A(counter_q[3]),
	.B(counter_q[2]),
	.C(counter_q[1]),
	.Y(un1_counter_q_1_ac0_5_0_Z)
);
defparam un1_counter_q_1_ac0_5_0.INIT=8'h80;
// @7:155
  CFG3 un1_data_out_dx_7 (
	.A(rd_pointer_q[2]),
	.B(rd_pointer_q[1]),
	.C(rd_pointer_q[0]),
	.Y(un1_data_out_dx[7])
);
defparam un1_data_out_dx_7.INIT=8'h80;
// @7:149
  CFG3 un10_fifo_mem_d_7 (
	.A(wr_pointer_q[2]),
	.B(wr_pointer_q[1]),
	.C(wr_pointer_q[0]),
	.Y(un10_fifo_mem_d[7])
);
defparam un10_fifo_mem_d_7.INIT=8'h80;
// @7:129
  CFG3 empty_out_2_0_RNO (
	.A(fiforsttx),
	.B(un1_counter_q0[4]),
	.C(un1_counter_q0[5]),
	.Y(empty_N_3_mux)
);
defparam empty_out_2_0_RNO.INIT=8'hAB;
// @7:216
  CFG4 \wr_pointer_q_3_RNO[2]  (
	.A(tx_fifo_full),
	.B(wr_pointer_q[1]),
	.C(SUM_m4_0_a2_1),
	.D(fiforsttx),
	.Y(SUM_N_9_mux)
);
defparam \wr_pointer_q_3_RNO[2] .INIT=16'h0040;
// @7:176
  CFG4 un1_counter_q_1_ac0 (
	.A(counter_q[0]),
	.B(tx_fifo_full),
	.C(fiforsttx),
	.D(tx_fifo_read),
	.Y(un1_counter_q_1_c1)
);
defparam un1_counter_q_1_ac0.INIT=16'h0002;
// @7:176
  CFG4 un1_counter_q_1_axbxc0 (
	.A(counter_q[0]),
	.B(tx_fifo_full),
	.C(fiforsttx),
	.D(tx_fifo_read),
	.Y(un1_counter_q1[0])
);
defparam un1_counter_q_1_axbxc0.INIT=16'hAAA9;
// @7:191
  CFG4 rd_pointer_d_1_sqmuxa_2 (
	.A(fiforsttx),
	.B(tx_fifo_empty),
	.C(tx_fifo_read),
	.D(un1_data_out_dx[7]),
	.Y(rd_pointer_d_1_sqmuxa_2_Z)
);
defparam rd_pointer_d_1_sqmuxa_2.INIT=16'h0010;
// @7:207
  CFG4 wr_pointer_d_1_sqmuxa_1 (
	.A(un10_fifo_mem_d[7]),
	.B(tx_fifo_write),
	.C(tx_fifo_full),
	.D(fiforsttx),
	.Y(wr_pointer_d_1_sqmuxa_1_Z)
);
defparam wr_pointer_d_1_sqmuxa_1.INIT=16'h0004;
// @7:176
  CFG2 un1_counter_q_1_axbxc1 (
	.A(un1_counter_q_1_c1),
	.B(counter_q[1]),
	.Y(un1_counter_q1[1])
);
defparam un1_counter_q_1_axbxc1.INIT=4'h6;
// @7:113
  CFG4 un1_wr_pointer_d_1_sqmuxa (
	.A(un10_fifo_mem_d[7]),
	.B(tx_fifo_write),
	.C(tx_fifo_full),
	.D(fiforsttx),
	.Y(un1_wr_pointer_d_1_sqmuxa_1)
);
defparam un1_wr_pointer_d_1_sqmuxa.INIT=16'h00F7;
// @7:176
  CFG3 un1_counter_q_1_axbxc4 (
	.A(counter_q[4]),
	.B(un1_counter_q_1_ac0_5_0_Z),
	.C(un1_counter_q_1_c1),
	.Y(un1_counter_q1[4])
);
defparam un1_counter_q_1_axbxc4.INIT=8'h6A;
// @7:176
  CFG4 un1_counter_q_1_axbxc3 (
	.A(counter_q[1]),
	.B(un1_counter_q_1_c1),
	.C(counter_q[3]),
	.D(counter_q[2]),
	.Y(un1_counter_q1[3])
);
defparam un1_counter_q_1_axbxc3.INIT=16'h78F0;
// @7:176
  CFG3 un1_counter_q_1_axbxc2 (
	.A(counter_q[1]),
	.B(un1_counter_q_1_c1),
	.C(counter_q[2]),
	.Y(un1_counter_q1[2])
);
defparam un1_counter_q_1_axbxc2.INIT=8'h78;
// @7:113
  CFG4 un1_rd_pointer_d_1_sqmuxa (
	.A(tx_fifo_empty),
	.B(fiforsttx),
	.C(tx_fifo_read),
	.D(rd_pointer_d_1_sqmuxa_2_Z),
	.Y(un1_rd_pointer_d_1_sqmuxa_1)
);
defparam un1_rd_pointer_d_1_sqmuxa.INIT=16'hFF23;
// @7:200
  CFG2 rd_pointer_d_1_sqmuxa_2_RNI2Q5F (
	.A(rd_pointer_d_1_sqmuxa_2_Z),
	.B(rd_pointer_q[0]),
	.Y(CO0_0)
);
defparam rd_pointer_d_1_sqmuxa_2_RNI2Q5F.INIT=4'h8;
  CFG4 un1_counter_q_0_cry_0_0_RNINKFR (
	.A(fiforsttx),
	.B(un1_counter_q_0_cry_0_0_Y_0),
	.C(un1_counter_q1[0]),
	.D(tx_fifo_write),
	.Y(counter_d[0])
);
defparam un1_counter_q_0_cry_0_0_RNINKFR.INIT=16'h5044;
// @7:113
  CFG4 \wr_pointer_q_3[2]  (
	.A(tx_fifo_write),
	.B(un1_wr_pointer_d_1_sqmuxa_1),
	.C(wr_pointer_q[2]),
	.D(SUM_N_9_mux),
	.Y(wr_pointer_q_3[2])
);
defparam \wr_pointer_q_3[2] .INIT=16'h88C0;
// @7:176
  CFG4 un1_counter_q_1_axbxc5 (
	.A(counter_q[4]),
	.B(counter_q[5]),
	.C(un1_counter_q_1_c1),
	.D(un1_counter_q_1_ac0_5_0_Z),
	.Y(un1_counter_q1[5])
);
defparam un1_counter_q_1_axbxc5.INIT=16'h6CCC;
// @7:113
  CFG3 \rd_pointer_q_3[0]  (
	.A(rd_pointer_q[0]),
	.B(rd_pointer_d_1_sqmuxa_2_Z),
	.C(un1_rd_pointer_d_1_sqmuxa_1),
	.Y(rd_pointer_q_3[0])
);
defparam \rd_pointer_q_3[0] .INIT=8'h60;
// @7:113
  CFG3 \wr_pointer_q_3[0]  (
	.A(wr_pointer_q[0]),
	.B(wr_pointer_d_1_sqmuxa_1_Z),
	.C(un1_wr_pointer_d_1_sqmuxa_1),
	.Y(wr_pointer_q_3[0])
);
defparam \wr_pointer_q_3[0] .INIT=8'h60;
  CFG4 un1_counter_q_0_cry_1_0_RNIPMGR (
	.A(fiforsttx),
	.B(un1_counter_q0[1]),
	.C(un1_counter_q1[1]),
	.D(tx_fifo_write),
	.Y(counter_d[1])
);
defparam un1_counter_q_0_cry_1_0_RNIPMGR.INIT=16'h5044;
// @7:113
  CFG3 \rd_pointer_q_3[1]  (
	.A(un1_rd_pointer_d_1_sqmuxa_1),
	.B(rd_pointer_q[1]),
	.C(CO0_0),
	.Y(rd_pointer_q_3[1])
);
defparam \rd_pointer_q_3[1] .INIT=8'h28;
// @7:113
  CFG4 \wr_pointer_q_3[1]  (
	.A(wr_pointer_q[1]),
	.B(wr_pointer_q[0]),
	.C(wr_pointer_d_1_sqmuxa_1_Z),
	.D(un1_wr_pointer_d_1_sqmuxa_1),
	.Y(wr_pointer_q_3[1])
);
defparam \wr_pointer_q_3[1] .INIT=16'h6A00;
  CFG4 \counter_q_RNO[4]  (
	.A(fiforsttx),
	.B(un1_counter_q0[4]),
	.C(un1_counter_q1[4]),
	.D(tx_fifo_write),
	.Y(counter_d[4])
);
defparam \counter_q_RNO[4] .INIT=16'h5044;
  CFG4 un1_counter_q_0_cry_2_0_RNIROHR (
	.A(fiforsttx),
	.B(un1_counter_q0[2]),
	.C(un1_counter_q1[2]),
	.D(tx_fifo_write),
	.Y(counter_d[2])
);
defparam un1_counter_q_0_cry_2_0_RNIROHR.INIT=16'h5044;
  CFG4 un1_counter_q_0_cry_3_0_RNITQIR (
	.A(fiforsttx),
	.B(un1_counter_q0[3]),
	.C(un1_counter_q1[3]),
	.D(tx_fifo_write),
	.Y(counter_d[3])
);
defparam un1_counter_q_0_cry_3_0_RNITQIR.INIT=16'h5044;
// @7:129
  CFG3 empty_out_2_0_RNO_0 (
	.A(un1_counter_q1[4]),
	.B(fiforsttx),
	.C(un1_counter_q1[5]),
	.Y(empty_N_5_mux)
);
defparam empty_out_2_0_RNO_0.INIT=8'hCD;
// @7:113
  CFG4 \rd_pointer_q_3[2]  (
	.A(rd_pointer_q[1]),
	.B(rd_pointer_q[2]),
	.C(un1_rd_pointer_d_1_sqmuxa_1),
	.D(CO0_0),
	.Y(rd_pointer_q_3[2])
);
defparam \rd_pointer_q_3[2] .INIT=16'h60C0;
  CFG4 \counter_q_RNO[5]  (
	.A(fiforsttx),
	.B(un1_counter_q0[5]),
	.C(un1_counter_q1[5]),
	.D(tx_fifo_write),
	.Y(counter_d[5])
);
defparam \counter_q_RNO[5] .INIT=16'h5044;
// @7:129
  CFG4 empty_out_2_0 (
	.A(tx_fifo_write),
	.B(counter_d[0]),
	.C(empty_N_3_mux),
	.D(empty_N_5_mux),
	.Y(full_out_2_0)
);
defparam empty_out_2_0.INIT=16'h3210;
// @7:93
  CFG4 full_out_2 (
	.A(counter_d[1]),
	.B(full_out_2_0),
	.C(counter_d[3]),
	.D(counter_d[2]),
	.Y(full_out_2_Z)
);
defparam full_out_2.INIT=16'h0040;
// @7:129
  CFG4 empty_out_2 (
	.A(counter_d[1]),
	.B(full_out_2_0),
	.C(counter_d[3]),
	.D(counter_d[2]),
	.Y(empty_out_2_Z)
);
defparam empty_out_2.INIT=16'h0004;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_fifo_8s_8s_3_1_0 */

module spi_fifo_8s_8s_3_0_1_0 (
  rx_fifo_data_in,
  rx_fifo_data_out,
  fifo_mem_q_0,
  rx_fifo_read,
  fiforstrx,
  rx_channel_overflow,
  rx_fifo_first_in,
  rx_fifo_write_i,
  rx_fifo_write,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY,
  rx_fifo_empty_i,
  rx_fifo_empty
)
;
input [7:0] rx_fifo_data_in ;
output [7:0] rx_fifo_data_out ;
output fifo_mem_q_0 ;
input rx_fifo_read ;
input fiforstrx ;
output rx_channel_overflow ;
input rx_fifo_first_in ;
input rx_fifo_write_i ;
input rx_fifo_write ;
input FCCC_C0_0_GL0 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
output rx_fifo_empty_i ;
output rx_fifo_empty ;
wire fifo_mem_q_0 ;
wire rx_fifo_read ;
wire fiforstrx ;
wire rx_channel_overflow ;
wire rx_fifo_first_in ;
wire rx_fifo_write_i ;
wire rx_fifo_write ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire rx_fifo_empty_i ;
wire rx_fifo_empty ;
wire [2:0] wr_pointer_q;
wire [2:0] wr_pointer_q_3;
wire [5:0] counter_q;
wire [5:0] counter_d;
wire [2:0] rd_pointer_q;
wire [2:0] rd_pointer_q_3;
wire [5:1] un1_counter_q1;
wire [17:9] fifo_mem_q_fifo_mem_q_0_0_A_DOUT_2;
wire [5:0] un1_counter_q0;
wire VCC ;
wire GND ;
wire full_out_Z ;
wire full_out_2_Z ;
wire empty_out_2_Z ;
wire un1_counter_q_1_cry_0 ;
wire un1_counter_q_1_cry_0_0_S_0 ;
wire un1_counter_q_1_cry_0_0_Y_0 ;
wire un1_counter_q_1_cry_1 ;
wire un1_counter_q_1_cry_1_0_Y_0 ;
wire un1_counter_q_1_cry_2 ;
wire un1_counter_q_1_cry_2_0_Y_0 ;
wire un1_counter_q_1_cry_3 ;
wire un1_counter_q_1_cry_3_0_Y_0 ;
wire un1_counter_q_1_s_5_FCO_0 ;
wire un1_counter_q_1_s_5_Y_0 ;
wire un1_counter_q_1_cry_4 ;
wire un1_counter_q_1_cry_4_0_Y_0 ;
wire counter_d_0_sqmuxa_2_0 ;
wire counter_d_0_sqmuxa_1_0 ;
wire wr_pointer_d_1_sqmuxa_1_Z ;
wire rd_pointer_d_1_sqmuxa_2_0_Z ;
wire CO1_m1_e_2 ;
wire rd_pointer_d_1_sqmuxa_2_0_0_Z ;
wire SUM_m1_e_1 ;
wire un1_wr_pointer_d_1_sqmuxa_2 ;
wire CO0 ;
wire un1_counter_q_0_c3 ;
wire un1_rd_pointer_d_1_sqmuxa_1_0 ;
wire full_out_2_1_Z ;
wire empty_out_2_1_Z ;
wire N_3 ;
wire N_2 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 empty_out_RNIITKD (
	.A(rx_fifo_empty),
	.Y(rx_fifo_empty_i)
);
defparam empty_out_RNIITKD.INIT=2'h1;
// @7:111
  SLE \wr_pointer_q[0]  (
	.Q(wr_pointer_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \wr_pointer_q[1]  (
	.Q(wr_pointer_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \wr_pointer_q[2]  (
	.Q(wr_pointer_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(wr_pointer_q_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[0]  (
	.Q(counter_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[1]  (
	.Q(counter_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[2]  (
	.Q(counter_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[3]  (
	.Q(counter_q[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[4]  (
	.Q(counter_q[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \counter_q[5]  (
	.Q(counter_q[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_d[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[0]  (
	.Q(rd_pointer_q[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[1]  (
	.Q(rd_pointer_q[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE \rd_pointer_q[2]  (
	.Q(rd_pointer_q[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rd_pointer_q_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE full_out (
	.Q(full_out_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(full_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:111
  SLE empty_out (
	.Q(rx_fifo_empty),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(empty_out_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:176
  ARI1 un1_counter_q_1_cry_0_0 (
	.FCO(un1_counter_q_1_cry_0),
	.S(un1_counter_q_1_cry_0_0_S_0),
	.Y(un1_counter_q_1_cry_0_0_Y_0),
	.B(rx_fifo_write),
	.C(rx_fifo_empty),
	.D(GND),
	.A(counter_q[0]),
	.FCI(GND)
);
defparam un1_counter_q_1_cry_0_0.INIT=20'h5EE11;
// @7:176
  ARI1 un1_counter_q_1_cry_1_0 (
	.FCO(un1_counter_q_1_cry_1),
	.S(un1_counter_q1[1]),
	.Y(un1_counter_q_1_cry_1_0_Y_0),
	.B(rx_fifo_write),
	.C(rx_fifo_empty),
	.D(GND),
	.A(counter_q[1]),
	.FCI(un1_counter_q_1_cry_0)
);
defparam un1_counter_q_1_cry_1_0.INIT=20'h5EE11;
// @7:176
  ARI1 un1_counter_q_1_cry_2_0 (
	.FCO(un1_counter_q_1_cry_2),
	.S(un1_counter_q1[2]),
	.Y(un1_counter_q_1_cry_2_0_Y_0),
	.B(rx_fifo_write),
	.C(rx_fifo_empty),
	.D(GND),
	.A(counter_q[2]),
	.FCI(un1_counter_q_1_cry_1)
);
defparam un1_counter_q_1_cry_2_0.INIT=20'h5EE11;
// @7:176
  ARI1 un1_counter_q_1_cry_3_0 (
	.FCO(un1_counter_q_1_cry_3),
	.S(un1_counter_q1[3]),
	.Y(un1_counter_q_1_cry_3_0_Y_0),
	.B(rx_fifo_write),
	.C(rx_fifo_empty),
	.D(GND),
	.A(counter_q[3]),
	.FCI(un1_counter_q_1_cry_2)
);
defparam un1_counter_q_1_cry_3_0.INIT=20'h5EE11;
// @7:176
  ARI1 un1_counter_q_1_s_5 (
	.FCO(un1_counter_q_1_s_5_FCO_0),
	.S(un1_counter_q1[5]),
	.Y(un1_counter_q_1_s_5_Y_0),
	.B(counter_q[5]),
	.C(rx_fifo_empty_i),
	.D(rx_fifo_write_i),
	.A(VCC),
	.FCI(un1_counter_q_1_cry_4)
);
defparam un1_counter_q_1_s_5.INIT=20'h46A00;
// @7:176
  ARI1 un1_counter_q_1_cry_4_0 (
	.FCO(un1_counter_q_1_cry_4),
	.S(un1_counter_q1[4]),
	.Y(un1_counter_q_1_cry_4_0_Y_0),
	.B(rx_fifo_write),
	.C(rx_fifo_empty),
	.D(GND),
	.A(counter_q[4]),
	.FCI(un1_counter_q_1_cry_3)
);
defparam un1_counter_q_1_cry_4_0.INIT=20'h5EE11;
// @7:101
  RAM64x18 fifo_mem_q_fifo_mem_q_0_0 (
	.A_DOUT({fifo_mem_q_fifo_mem_q_0_0_A_DOUT_2[17:9], rx_fifo_data_out[7:0], fifo_mem_q_0}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, GND, GND, rd_pointer_q[2:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, GND, GND, rd_pointer_q[2:0], GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, GND, GND, GND, wr_pointer_q[2:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, rx_fifo_data_in[7:0], rx_fifo_first_in}),
	.C_WEN(counter_d_0_sqmuxa_2_0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam fifo_mem_q_fifo_mem_q_0_0.RAMINDEX="fifo_mem_q[8]%8%9%SPEED%0%0";
// @7:205
  CFG2 fifo_mem_q_fifo_mem_q_0_0_RNO (
	.A(rx_fifo_write),
	.B(full_out_Z),
	.Y(counter_d_0_sqmuxa_2_0)
);
defparam fifo_mem_q_fifo_mem_q_0_0_RNO.INIT=4'h2;
// @7:93
  CFG2 overflow_out (
	.A(rx_fifo_write),
	.B(full_out_Z),
	.Y(rx_channel_overflow)
);
defparam overflow_out.INIT=4'h8;
// @7:205
  CFG3 full_out_RNI2UIF (
	.A(rx_fifo_write),
	.B(fiforstrx),
	.C(full_out_Z),
	.Y(counter_d_0_sqmuxa_1_0)
);
defparam full_out_RNI2UIF.INIT=8'h02;
// @7:207
  CFG4 wr_pointer_d_1_sqmuxa_1 (
	.A(wr_pointer_q[2]),
	.B(wr_pointer_q[1]),
	.C(wr_pointer_q[0]),
	.D(counter_d_0_sqmuxa_1_0),
	.Y(wr_pointer_d_1_sqmuxa_1_Z)
);
defparam wr_pointer_d_1_sqmuxa_1.INIT=16'h7F00;
// @7:191
  CFG4 rd_pointer_d_1_sqmuxa_2_0 (
	.A(rd_pointer_q[0]),
	.B(rx_fifo_empty),
	.C(rd_pointer_q[2]),
	.D(rd_pointer_q[1]),
	.Y(rd_pointer_d_1_sqmuxa_2_0_Z)
);
defparam rd_pointer_d_1_sqmuxa_2_0.INIT=16'h1333;
// @7:176
  CFG2 un1_counter_q_0_axbxc0 (
	.A(counter_d_0_sqmuxa_1_0),
	.B(counter_q[0]),
	.Y(un1_counter_q0[0])
);
defparam un1_counter_q_0_axbxc0.INIT=4'h6;
// @7:200
  CFG4 \rd_pointer_q_3_RNO[2]  (
	.A(rd_pointer_q[0]),
	.B(rd_pointer_q[1]),
	.C(rd_pointer_d_1_sqmuxa_2_0_Z),
	.D(fiforstrx),
	.Y(CO1_m1_e_2)
);
defparam \rd_pointer_q_3_RNO[2] .INIT=16'h0080;
// @7:191
  CFG2 rd_pointer_d_1_sqmuxa_2_0_0 (
	.A(rd_pointer_d_1_sqmuxa_2_0_Z),
	.B(fiforstrx),
	.Y(rd_pointer_d_1_sqmuxa_2_0_0_Z)
);
defparam rd_pointer_d_1_sqmuxa_2_0_0.INIT=4'h2;
// @7:200
  CFG3 \rd_pointer_q_3_RNO[1]  (
	.A(rd_pointer_d_1_sqmuxa_2_0_Z),
	.B(rd_pointer_q[0]),
	.C(fiforstrx),
	.Y(SUM_m1_e_1)
);
defparam \rd_pointer_q_3_RNO[1] .INIT=8'h08;
// @7:176
  CFG3 un1_counter_q_0_axbxc1 (
	.A(counter_q[1]),
	.B(counter_q[0]),
	.C(counter_d_0_sqmuxa_1_0),
	.Y(un1_counter_q0[1])
);
defparam un1_counter_q_0_axbxc1.INIT=8'h6A;
// @7:113
  CFG4 un1_wr_pointer_d_1_sqmuxa (
	.A(full_out_Z),
	.B(rx_fifo_write),
	.C(fiforstrx),
	.D(wr_pointer_d_1_sqmuxa_1_Z),
	.Y(un1_wr_pointer_d_1_sqmuxa_2)
);
defparam un1_wr_pointer_d_1_sqmuxa.INIT=16'hFF0B;
// @7:216
  CFG2 wr_pointer_d_1_sqmuxa_1_RNI3J5I (
	.A(wr_pointer_d_1_sqmuxa_1_Z),
	.B(wr_pointer_q[0]),
	.Y(CO0)
);
defparam wr_pointer_d_1_sqmuxa_1_RNI3J5I.INIT=4'h8;
// @7:176
  CFG4 un1_counter_q_0_ac0_3 (
	.A(counter_q[2]),
	.B(counter_q[1]),
	.C(counter_q[0]),
	.D(counter_d_0_sqmuxa_1_0),
	.Y(un1_counter_q_0_c3)
);
defparam un1_counter_q_0_ac0_3.INIT=16'h8000;
// @7:176
  CFG4 un1_counter_q_0_axbxc2 (
	.A(counter_q[2]),
	.B(counter_q[1]),
	.C(counter_q[0]),
	.D(counter_d_0_sqmuxa_1_0),
	.Y(un1_counter_q0[2])
);
defparam un1_counter_q_0_axbxc2.INIT=16'h6AAA;
// @7:113
  CFG3 \wr_pointer_q_3[0]  (
	.A(wr_pointer_q[0]),
	.B(wr_pointer_d_1_sqmuxa_1_Z),
	.C(un1_wr_pointer_d_1_sqmuxa_2),
	.Y(wr_pointer_q_3[0])
);
defparam \wr_pointer_q_3[0] .INIT=8'h60;
// @7:176
  CFG4 \counter_d[0]  (
	.A(un1_counter_q0[0]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q_1_cry_0_0_Y_0),
	.Y(counter_d[0])
);
defparam \counter_d[0] .INIT=16'h0E02;
// @7:113
  CFG4 un1_rd_pointer_d_1_sqmuxa_1 (
	.A(rd_pointer_d_1_sqmuxa_2_0_Z),
	.B(rx_fifo_read),
	.C(rx_fifo_empty),
	.D(fiforstrx),
	.Y(un1_rd_pointer_d_1_sqmuxa_1_0)
);
defparam un1_rd_pointer_d_1_sqmuxa_1.INIT=16'h00FB;
// @7:176
  CFG2 un1_counter_q_0_axbxc3 (
	.A(un1_counter_q_0_c3),
	.B(counter_q[3]),
	.Y(un1_counter_q0[3])
);
defparam un1_counter_q_0_axbxc3.INIT=4'h6;
// @7:113
  CFG3 \wr_pointer_q_3[1]  (
	.A(un1_wr_pointer_d_1_sqmuxa_2),
	.B(wr_pointer_q[1]),
	.C(CO0),
	.Y(wr_pointer_q_3[1])
);
defparam \wr_pointer_q_3[1] .INIT=8'h28;
  CFG4 un1_counter_q_0_axbxc1_RNILI781 (
	.A(un1_counter_q0[1]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q1[1]),
	.Y(counter_d[1])
);
defparam un1_counter_q_0_axbxc1_RNILI781.INIT=16'h0E02;
// @7:176
  CFG3 un1_counter_q_0_axbxc4 (
	.A(counter_q[3]),
	.B(un1_counter_q_0_c3),
	.C(counter_q[4]),
	.Y(un1_counter_q0[4])
);
defparam un1_counter_q_0_axbxc4.INIT=8'h78;
// @7:113
  CFG4 \rd_pointer_q_3[0]  (
	.A(rx_fifo_read),
	.B(un1_rd_pointer_d_1_sqmuxa_1_0),
	.C(rd_pointer_q[0]),
	.D(rd_pointer_d_1_sqmuxa_2_0_0_Z),
	.Y(rd_pointer_q_3[0])
);
defparam \rd_pointer_q_3[0] .INIT=16'h48C0;
// @7:113
  CFG4 \rd_pointer_q_3[1]  (
	.A(rx_fifo_read),
	.B(un1_rd_pointer_d_1_sqmuxa_1_0),
	.C(rd_pointer_q[1]),
	.D(SUM_m1_e_1),
	.Y(rd_pointer_q_3[1])
);
defparam \rd_pointer_q_3[1] .INIT=16'h48C0;
// @7:113
  CFG4 \rd_pointer_q_3[2]  (
	.A(rd_pointer_q[2]),
	.B(CO1_m1_e_2),
	.C(rx_fifo_read),
	.D(un1_rd_pointer_d_1_sqmuxa_1_0),
	.Y(rd_pointer_q_3[2])
);
defparam \rd_pointer_q_3[2] .INIT=16'h6A00;
// @7:113
  CFG4 \wr_pointer_q_3[2]  (
	.A(wr_pointer_q[1]),
	.B(wr_pointer_q[2]),
	.C(un1_wr_pointer_d_1_sqmuxa_2),
	.D(CO0),
	.Y(wr_pointer_q_3[2])
);
defparam \wr_pointer_q_3[2] .INIT=16'h60C0;
  CFG4 un1_counter_q_0_axbxc2_RNINK881 (
	.A(un1_counter_q0[2]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q1[2]),
	.Y(counter_d[2])
);
defparam un1_counter_q_0_axbxc2_RNINK881.INIT=16'h0E02;
// @7:176
  CFG4 un1_counter_q_0_axbxc5 (
	.A(counter_q[3]),
	.B(un1_counter_q_0_c3),
	.C(counter_q[5]),
	.D(counter_q[4]),
	.Y(un1_counter_q0[5])
);
defparam un1_counter_q_0_axbxc5.INIT=16'h78F0;
  CFG4 un1_counter_q_0_axbxc3_RNIPM981 (
	.A(un1_counter_q0[3]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q1[3]),
	.Y(counter_d[3])
);
defparam un1_counter_q_0_axbxc3_RNIPM981.INIT=16'h0E02;
// @7:93
  CFG3 full_out_2_1 (
	.A(counter_d[3]),
	.B(counter_d[2]),
	.C(counter_d[1]),
	.Y(full_out_2_1_Z)
);
defparam full_out_2_1.INIT=8'h02;
// @7:176
  CFG4 \counter_d[4]  (
	.A(un1_counter_q0[4]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q1[4]),
	.Y(counter_d[4])
);
defparam \counter_d[4] .INIT=16'h0E02;
// @7:129
  CFG3 empty_out_2_1 (
	.A(counter_d[3]),
	.B(counter_d[2]),
	.C(counter_d[1]),
	.Y(empty_out_2_1_Z)
);
defparam empty_out_2_1.INIT=8'h01;
// @7:176
  CFG4 \counter_d[5]  (
	.A(un1_counter_q0[5]),
	.B(rx_fifo_read),
	.C(fiforstrx),
	.D(un1_counter_q1[5]),
	.Y(counter_d[5])
);
defparam \counter_d[5] .INIT=16'h0E02;
// @7:93
  CFG4 full_out_2 (
	.A(counter_d[0]),
	.B(full_out_2_1_Z),
	.C(counter_d[5]),
	.D(counter_d[4]),
	.Y(full_out_2_Z)
);
defparam full_out_2.INIT=16'h0004;
// @7:129
  CFG4 empty_out_2 (
	.A(counter_d[0]),
	.B(empty_out_2_1_Z),
	.C(counter_d[5]),
	.D(counter_d[4]),
	.Y(empty_out_2_Z)
);
defparam empty_out_2.INIT=16'h0004;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_fifo_8s_8s_3_0_1_0 */

module spi_clockmux_0 (
  clock_rx_mux1,
  SPISCLKO_0_c,
  SPIMODE
)
;
output clock_rx_mux1 ;
input SPISCLKO_0_c ;
input SPIMODE ;
wire clock_rx_mux1 ;
wire SPISCLKO_0_c ;
wire SPIMODE ;
wire GND ;
wire VCC ;
// @5:33
  CFG2 clkout (
	.A(SPIMODE),
	.B(SPISCLKO_0_c),
	.Y(clock_rx_mux1)
);
defparam clkout.INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_clockmux_0 */

module spi_chanctrl_Z3_1_0 (
  cfg_cmdsize,
  clk_div_val,
  rx_fifo_data_in,
  tx_fifo_data_out,
  tx_fifo_read,
  cfg_frameurun,
  tx_done,
  PWRITE_m_1z,
  tx_fifo_write_sig12,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  prdata_1,
  tx_channel_underflow,
  SPISDO_0_c,
  tx_fifo_empty,
  SPIMODE,
  SPISDI_0_c,
  cfg_enable,
  tx_fifo_empty_i,
  SPISCLKO_0_c,
  rx_done,
  rx_cmdsize_1z,
  master_ssel_out,
  rx_pktend,
  mtx_rxbusy_1z,
  stxs_state_1z,
  rx_fifo_first_in,
  tx_fifo_last_out,
  mtx_busy_1z,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY,
  rx_fifo_write_i,
  rx_fifo_write
)
;
input [2:0] cfg_cmdsize ;
input [7:0] clk_div_val ;
output [7:0] rx_fifo_data_in ;
input [7:0] tx_fifo_data_out ;
output tx_fifo_read ;
input cfg_frameurun ;
output tx_done ;
output PWRITE_m_1z ;
input tx_fifo_write_sig12 ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input prdata_1 ;
output tx_channel_underflow ;
output SPISDO_0_c ;
input tx_fifo_empty ;
input SPIMODE ;
input SPISDI_0_c ;
input cfg_enable ;
input tx_fifo_empty_i ;
output SPISCLKO_0_c ;
output rx_done ;
output rx_cmdsize_1z ;
output master_ssel_out ;
output rx_pktend ;
output mtx_rxbusy_1z ;
output stxs_state_1z ;
output rx_fifo_first_in ;
input tx_fifo_last_out ;
output mtx_busy_1z ;
input FCCC_C0_0_GL0 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
output rx_fifo_write_i ;
output rx_fifo_write ;
wire tx_fifo_read ;
wire cfg_frameurun ;
wire tx_done ;
wire PWRITE_m_1z ;
wire tx_fifo_write_sig12 ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire prdata_1 ;
wire tx_channel_underflow ;
wire SPISDO_0_c ;
wire tx_fifo_empty ;
wire SPIMODE ;
wire SPISDI_0_c ;
wire cfg_enable ;
wire tx_fifo_empty_i ;
wire SPISCLKO_0_c ;
wire rx_done ;
wire rx_cmdsize_1z ;
wire master_ssel_out ;
wire rx_pktend ;
wire mtx_rxbusy_1z ;
wire stxs_state_1z ;
wire rx_fifo_first_in ;
wire tx_fifo_last_out ;
wire mtx_busy_1z ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire rx_fifo_write_i ;
wire rx_fifo_write ;
wire [4:0] stxs_bitcnt;
wire [2:0] stxs_bitsel;
wire [2:0] stxs_bitsel_6;
wire [7:0] txfifo_datadelay;
wire [6:0] msrxs_shiftreg;
wire [2:0] msrxp_frames;
wire [2:0] msrxp_frames_4;
wire [7:0] stxs_datareg;
wire [7:0] stxs_datareg_10;
wire [6:0] msrxs_shiftreg_5;
wire [2:0] mtx_datahold;
wire [7:0] clk_div_val_reg;
wire [4:0] mtx_bitsel;
wire [4:0] mtx_bitsel_10;
wire [5:0] mtx_state;
wire [5:0] mtx_state_ns;
wire [2:0] txfifo_dhold_dec;
wire [7:0] spi_clk_count;
wire [7:0] spi_clk_count_s;
wire [6:0] spi_clk_count_cry;
wire [6:0] spi_clk_count_cry_Y;
wire [7:7] spi_clk_count_s_FCO;
wire [7:7] spi_clk_count_s_Y;
wire [1:1] tmp;
wire [5:5] mtx_state_ns_0_a3_1;
wire [3:3] mtx_state_ns_i_a3_2;
wire [3:2] mtx_state_ns_i_0;
wire [5:5] mtx_state_ns_0_a3_4;
wire [3:3] mtx_state_ns_i_a3_3;
wire [7:1] stxs_datareg_10_iv_0;
wire VCC ;
wire stxs_bitcnt_n3_Z ;
wire clock_rx_fe_Z ;
wire GND ;
wire stxs_bitcnt_n4_Z ;
wire N_14_i ;
wire stxs_bitcnt_n1_Z ;
wire stxs_bitcnt_n2_Z ;
wire msrxs_datain_0_sqmuxa_1_0 ;
wire un1_msrxp_strobe_0 ;
wire stxs_datareg_1_sqmuxa_2_i_Z ;
wire clock_rx_re_Z ;
wire mtx_fiforead_0_sqmuxa_Z ;
wire spi_di_mux_Z ;
wire clk_div_val_reg6_i_i ;
wire un1_mtx_bitsel_1_sqmuxa_Z ;
wire un1_sresetn_9_0 ;
wire msrxs_strobe_Z ;
wire msrxs_first5_Z ;
wire un1_msrxs_datain_1_sqmuxa_1_i ;
wire mtx_lastframe_Z ;
wire mtx_lastframe_1_sqmuxa_Z ;
wire msrxs_first_2_Z ;
wire stxs_first_Z ;
wire stxs_first_3 ;
wire stxs_pktsel_Z ;
wire stxs_pktsel_0_sqmuxa_Z ;
wire stxs_direct_Z ;
wire stxs_state_1_sqmuxa_Z ;
wire stxs_bitsel_0_sqmuxa_Z ;
wire stxs_txready_at_ssel_Z ;
wire un1_resetn_rx_i ;
wire txfifo_davailable_Z ;
wire resetn_rx_s_Z ;
wire stxp_lastframe_Z ;
wire stxp_lastframe_5_Z ;
wire un1_txfifo_read_i ;
wire stxs_midbit_Z ;
wire stxs_midbit_3_Z ;
wire stxs_lastbit_Z ;
wire stxs_lastbit_3_Z ;
wire mtx_first_Z ;
wire mtx_first_8 ;
wire un1_mtx_alldone_2_sqmuxa_2_i ;
wire mtx_pktsel_Z ;
wire mtx_pktsel_7 ;
wire un1_mtx_alldone_2_sqmuxa_i ;
wire stxs_strobetx_Z ;
wire stxs_strobetx_5 ;
wire mtx_consecutive_Z ;
wire mtx_consecutive_0_sqmuxa_Z ;
wire un1_sresetn_10_0 ;
wire stxs_txzeros_Z ;
wire stxs_txzeros_4 ;
wire stxs_dataerr_Z ;
wire stxs_dataerr_5 ;
wire stxs_checkorun_Z ;
wire stxs_checkorun_5 ;
wire un1_mtx_bitsel_1_sqmuxa_1_0 ;
wire mtx_holdsel_Z ;
wire mtx_state_1_sqmuxa_1_Z ;
wire mtx_oen_5_sqmuxa_Z ;
wire N_221_i ;
wire N_223_i ;
wire N_225_i ;
wire N_227_i ;
wire spi_clk_tick_Z ;
wire spi_clk_tick_4_Z ;
wire mtx_alldone_Z ;
wire mtx_oen_0_sqmuxa_Z ;
wire msrxp_alldone_Z ;
wire msrxp_alldone_4_Z ;
wire msrxp_pktend5_Z ;
wire mtx_lastbit_Z ;
wire mtx_midbit_Z ;
wire resetn_rx_d1_Z ;
wire resetn_rx_d2_Z ;
wire mtx_re_Z ;
wire mtx_datahold_1_sqmuxa_Z ;
wire spi_ssel_pos_5 ;
wire rx_cmdsize_4_Z ;
wire mtx_fiforead_Z ;
wire mtx_spi_data_out_Z ;
wire mtx_spi_data_out_2 ;
wire SYNC2_msrxp_pktsel_Z ;
wire SYNC1_msrxp_pktsel_Z ;
wire SYNC3_msrxp_pktsel_Z ;
wire SYNC1_msrxp_strobe_Z ;
wire SYNC2_msrxp_strobe_Z ;
wire SYNC3_msrxp_strobe_Z ;
wire msrxs_pktsel_Z ;
wire SYNC1_stxs_txready_Z ;
wire SYNC1_stxp_dataerr_Z ;
wire SYNC1_stxp_strobetx_Z ;
wire SYNC2_stxp_dataerr_Z ;
wire SYNC2_stxp_strobetx_Z ;
wire SYNC3_stxp_dataerr_Z ;
wire SYNC3_stxp_strobetx_Z ;
wire msrx_async_reset_ok_Z ;
wire clock_rx_q1_Z ;
wire clock_rx_mux1 ;
wire clock_rx_q2_Z ;
wire clock_rx_q3_Z ;
wire data_rx_q1_Z ;
wire data_rx_q2_Z ;
wire msrxp_alldone_0_sqmuxa_Z ;
wire mtx_re_q1_Z ;
wire mtx_re_q2_Z ;
wire mtx_firstrx_Z ;
wire spi_clk_count_s_148_FCO ;
wire spi_clk_count_s_148_S ;
wire spi_clk_count_s_148_Y ;
wire spi_clk_count_1_sqmuxa_0 ;
wire mtx_spi_data_out_2_u_2_1_wmux_3_FCO ;
wire mtx_spi_data_out_2_u_2_1_wmux_3_S ;
wire mtx_spi_data_out_2_u_2_1_0_y1 ;
wire mtx_spi_data_out_2_u_2_1_0_y3 ;
wire mtx_spi_data_out_2_u_2_1_co1_0 ;
wire mtx_spi_data_out_2_u_2_1_wmux_2_S ;
wire mtx_spi_data_out_2_u_2_1_y0_0 ;
wire mtx_spi_data_out_2_u_2_1_co0_0 ;
wire mtx_spi_data_out_2_u_2_1_wmux_1_S ;
wire mtx_spi_data_out_2_u_2_1_0_co1 ;
wire mtx_spi_data_out_2_u_2_1_wmux_0_S ;
wire mtx_spi_data_out_2_u_2_1_0_y0 ;
wire mtx_spi_data_out_2_u_2_1_0_co0 ;
wire mtx_spi_data_out_2_u_2_1_0_wmux_S ;
wire N_239_2 ;
wire N_239_3 ;
wire mtx_fiforead_2_sqmuxa_Z ;
wire mtx_bitsel7_Z ;
wire mtx_oen_1_sqmuxa_Z ;
wire spi_data_out_u_1_0_Z ;
wire un1_stxs_strobetx14_1_Z ;
wire stxs_datareg_0_sqmuxa ;
wire stxs_datareg5_1_Z ;
wire clock_rx_re_slave_Z ;
wire N_242_3 ;
wire un1_cfg_enable_i ;
wire mtx_pktsel_0_sqmuxa_Z ;
wire mtx_state_0_sqmuxa_Z ;
wire mtx_state_1_sqmuxa_Z ;
wire un1_spi_clk_tick_Z ;
wire stxs_datareg5_3_Z ;
wire stxs_state4_Z ;
wire un1_stxs_bitsel_1_i ;
wire stxs_bitcnt_0_sqmuxa_Z ;
wire rx_cmdsize_4_1_Z ;
wire spi_clk_nextd4_NE_3_Z ;
wire spi_clk_nextd4_NE_2_Z ;
wire spi_clk_nextd4_NE_1_Z ;
wire spi_clk_nextd4_NE_0_Z ;
wire stxs_datareg5_1_0_Z ;
wire N_235 ;
wire N_236 ;
wire stxs_datareg_1_sqmuxa_1_Z ;
wire stxs_checkorun_1_sqmuxa_Z ;
wire mtx_state_0_sqmuxa_2_Z ;
wire stxs_bitcnt_c2_Z ;
wire stxs_checkorun_0_sqmuxa_Z ;
wire un1_stxs_bitcnt_1_i ;
wire stxs_strobetx5_Z ;
wire CO1 ;
wire mtx_fiforead_0_sqmuxa_1_Z ;
wire mtx_first_1_sqmuxa_Z ;
wire mtx_pktsel_1_sqmuxa_Z ;
wire un1_stxs_strobetx14_Z ;
wire rx_cmdsize_2_2 ;
wire N_242 ;
wire spi_clk_nextd5 ;
wire un1_stxs_datareg_3_sqmuxa_Z ;
wire un1_mtx_bitsel_0_sqmuxa_3_Z ;
wire un1_sresetn_15_0 ;
wire N_17 ;
wire CO2 ;
wire CO3 ;
wire N_514 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
  CFG1 msrxp_strobe_RNIA2E4 (
	.A(rx_fifo_write),
	.Y(rx_fifo_write_i)
);
defparam msrxp_strobe_RNIA2E4.INIT=2'h1;
// @6:823
  SLE \stxs_bitcnt[3]  (
	.Q(stxs_bitcnt[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitcnt_n3_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitcnt[4]  (
	.Q(stxs_bitcnt[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitcnt_n4_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitcnt[0]  (
	.Q(stxs_bitcnt[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(N_14_i),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitcnt[1]  (
	.Q(stxs_bitcnt[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitcnt_n1_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitcnt[2]  (
	.Q(stxs_bitcnt[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitcnt_n2_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitsel[2]  (
	.Q(stxs_bitsel[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitsel_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[0]  (
	.Q(txfifo_datadelay[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[1]  (
	.Q(txfifo_datadelay[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[2]  (
	.Q(txfifo_datadelay[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[3]  (
	.Q(txfifo_datadelay[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[4]  (
	.Q(txfifo_datadelay[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[5]  (
	.Q(txfifo_datadelay[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[6]  (
	.Q(txfifo_datadelay[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE \txfifo_datadelay[7]  (
	.Q(txfifo_datadelay[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[6]  (
	.Q(rx_fifo_data_in[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[5]),
	.EN(msrxs_datain_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[7]  (
	.Q(rx_fifo_data_in[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[6]),
	.EN(msrxs_datain_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1238
  SLE \msrxp_frames[0]  (
	.Q(msrxp_frames[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_frames_4[0]),
	.EN(un1_msrxp_strobe_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1238
  SLE \msrxp_frames[1]  (
	.Q(msrxp_frames[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_frames_4[1]),
	.EN(un1_msrxp_strobe_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1238
  SLE \msrxp_frames[2]  (
	.Q(msrxp_frames[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_frames_4[2]),
	.EN(un1_msrxp_strobe_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[0]  (
	.Q(stxs_datareg[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[0]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[1]  (
	.Q(stxs_datareg[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[1]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[2]  (
	.Q(stxs_datareg[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[2]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[3]  (
	.Q(stxs_datareg[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[3]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[4]  (
	.Q(stxs_datareg[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[4]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[5]  (
	.Q(stxs_datareg[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[5]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[6]  (
	.Q(stxs_datareg[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[6]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_datareg[7]  (
	.Q(stxs_datareg[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_datareg_10[7]),
	.EN(stxs_datareg_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitsel[0]  (
	.Q(stxs_bitsel[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitsel_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE \stxs_bitsel[1]  (
	.Q(stxs_bitsel[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_bitsel_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[1]  (
	.Q(msrxs_shiftreg[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[1]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[2]  (
	.Q(msrxs_shiftreg[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[2]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[3]  (
	.Q(msrxs_shiftreg[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[3]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[4]  (
	.Q(msrxs_shiftreg[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[4]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[5]  (
	.Q(msrxs_shiftreg[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[5]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[6]  (
	.Q(msrxs_shiftreg[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[6]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_datahold[0]  (
	.Q(mtx_datahold[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[0]),
	.EN(mtx_fiforead_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_datahold[1]  (
	.Q(mtx_datahold[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[1]),
	.EN(mtx_fiforead_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_datahold[2]  (
	.Q(mtx_datahold[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_data_out[2]),
	.EN(mtx_fiforead_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[0]  (
	.Q(rx_fifo_data_in[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_di_mux_Z),
	.EN(msrxs_datain_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[1]  (
	.Q(rx_fifo_data_in[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[0]),
	.EN(msrxs_datain_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[2]  (
	.Q(rx_fifo_data_in[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[1]),
	.EN(msrxs_datain_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[3]  (
	.Q(rx_fifo_data_in[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[2]),
	.EN(msrxs_datain_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[4]  (
	.Q(rx_fifo_data_in[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[3]),
	.EN(msrxs_datain_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_datain[5]  (
	.Q(rx_fifo_data_in[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg[4]),
	.EN(msrxs_datain_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[0]  (
	.Q(clk_div_val_reg[0]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[0]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[1]  (
	.Q(clk_div_val_reg[1]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[1]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[2]  (
	.Q(clk_div_val_reg[2]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[2]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[3]  (
	.Q(clk_div_val_reg[3]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[3]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[4]  (
	.Q(clk_div_val_reg[4]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[4]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[5]  (
	.Q(clk_div_val_reg[5]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[5]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[6]  (
	.Q(clk_div_val_reg[6]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[6]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:323
  SLE \clk_div_val_reg[7]  (
	.Q(clk_div_val_reg[7]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_val[7]),
	.EN(clk_div_val_reg6_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE \msrxs_shiftreg[0]  (
	.Q(msrxs_shiftreg[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_shiftreg_5[0]),
	.EN(clock_rx_re_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_bitsel[0]  (
	.Q(mtx_bitsel[0]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_bitsel_10[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_bitsel[1]  (
	.Q(mtx_bitsel[1]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_bitsel_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_bitsel[2]  (
	.Q(mtx_bitsel[2]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_bitsel_10[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_bitsel[3]  (
	.Q(mtx_bitsel[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_bitsel_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_bitsel[4]  (
	.Q(mtx_bitsel[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_bitsel_10[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_busy (
	.Q(mtx_busy_1z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_mtx_bitsel_1_sqmuxa_Z),
	.EN(un1_sresetn_9_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE msrxs_strobe (
	.Q(msrxs_strobe_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_first5_Z),
	.EN(un1_msrxs_datain_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_lastframe (
	.Q(mtx_lastframe_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_last_out),
	.EN(mtx_lastframe_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1130
  SLE msrxs_first (
	.Q(rx_fifo_first_in),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_first_2_Z),
	.EN(msrxs_datain_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_first (
	.Q(stxs_first_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_first_3),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_pktsel (
	.Q(stxs_pktsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(stxs_pktsel_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_direct (
	.Q(stxs_direct_Z),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_state_1_sqmuxa_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_state (
	.Q(stxs_state_1z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(stxs_bitsel_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:807
  SLE stxs_txready_at_ssel (
	.Q(stxs_txready_at_ssel_Z),
	.ADn(VCC),
	.ALn(un1_resetn_rx_i),
	.CLK(FCCC_C0_0_GL0),
	.D(txfifo_davailable_Z),
	.EN(resetn_rx_s_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE stxp_lastframe (
	.Q(stxp_lastframe_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxp_lastframe_5_Z),
	.EN(un1_txfifo_read_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_midbit (
	.Q(stxs_midbit_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_midbit_3_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_lastbit (
	.Q(stxs_lastbit_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_lastbit_3_Z),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_first (
	.Q(mtx_first_Z),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_first_8),
	.EN(un1_mtx_alldone_2_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_pktsel (
	.Q(mtx_pktsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_pktsel_7),
	.EN(un1_mtx_alldone_2_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_strobetx (
	.Q(stxs_strobetx_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_strobetx_5),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_consecutive (
	.Q(mtx_consecutive_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_consecutive_0_sqmuxa_Z),
	.EN(un1_sresetn_10_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_txzeros (
	.Q(stxs_txzeros_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_txzeros_4),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_dataerr (
	.Q(stxs_dataerr_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_dataerr_5),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:823
  SLE stxs_checkorun (
	.Q(stxs_checkorun_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_checkorun_5),
	.EN(clock_rx_fe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_rxbusy (
	.Q(mtx_rxbusy_1z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_mtx_bitsel_1_sqmuxa_Z),
	.EN(un1_mtx_bitsel_1_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_holdsel (
	.Q(mtx_holdsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_state_1_sqmuxa_1_Z),
	.EN(mtx_oen_5_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[0]  (
	.Q(mtx_state[0]),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[1]  (
	.Q(mtx_state[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(N_221_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[2]  (
	.Q(mtx_state[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(N_223_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[3]  (
	.Q(mtx_state[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(N_225_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[4]  (
	.Q(mtx_state[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(N_227_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE \mtx_state[5]  (
	.Q(mtx_state[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE spi_clk_tick (
	.Q(spi_clk_tick_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_tick_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_alldone (
	.Q(mtx_alldone_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_oen_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1194
  SLE msrxp_alldone (
	.Q(msrxp_alldone_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_alldone_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1194
  SLE msrxp_pktend (
	.Q(rx_pktend),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_pktend5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE mtx_lastbit (
	.Q(mtx_lastbit_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(txfifo_dhold_dec[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE mtx_midbit (
	.Q(mtx_midbit_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(txfifo_dhold_dec[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:791
  SLE resetn_rx_d1 (
	.Q(resetn_rx_d1_Z),
	.ADn(VCC),
	.ALn(un1_resetn_rx_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:791
  SLE resetn_rx_d2 (
	.Q(resetn_rx_d2_Z),
	.ADn(VCC),
	.ALn(un1_resetn_rx_i),
	.CLK(FCCC_C0_0_GL0),
	.D(resetn_rx_d1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_re (
	.Q(mtx_re_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_datahold_1_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE spi_ssel_pos (
	.Q(master_ssel_out),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_ssel_pos_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1238
  SLE rx_cmdsize (
	.Q(rx_cmdsize_1z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(rx_cmdsize_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:416
  SLE mtx_fiforead (
	.Q(mtx_fiforead_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_lastframe_1_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE mtx_spi_data_out (
	.Q(mtx_spi_data_out_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_spi_data_out_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC2_msrxp_pktsel (
	.Q(SYNC2_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC1_msrxp_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC3_msrxp_pktsel (
	.Q(SYNC3_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC2_msrxp_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC1_msrxp_strobe (
	.Q(SYNC1_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC2_msrxp_strobe (
	.Q(SYNC2_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC1_msrxp_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC3_msrxp_strobe (
	.Q(SYNC3_msrxp_strobe_Z),
	.ADn(GND),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC2_msrxp_strobe_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1194
  SLE rx_alldone (
	.Q(rx_done),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_alldone_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1172
  SLE SYNC1_msrxp_pktsel (
	.Q(SYNC1_msrxp_pktsel_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxs_pktsel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE spi_clk_out (
	.Q(SPISCLKO_0_c),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_state[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:733
  SLE SYNC1_stxs_txready (
	.Q(SYNC1_stxs_txready_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(txfifo_davailable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC1_stxp_dataerr (
	.Q(SYNC1_stxp_dataerr_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_dataerr_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC1_stxp_strobetx (
	.Q(SYNC1_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(stxs_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC2_stxp_dataerr (
	.Q(SYNC2_stxp_dataerr_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC1_stxp_dataerr_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC2_stxp_strobetx (
	.Q(SYNC2_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC1_stxp_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC3_stxp_dataerr (
	.Q(SYNC3_stxp_dataerr_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC2_stxp_dataerr_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:980
  SLE SYNC3_stxp_strobetx (
	.Q(SYNC3_stxp_strobetx_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SYNC2_stxp_strobetx_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1014
  SLE txfifo_davailable (
	.Q(txfifo_davailable_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(tx_fifo_empty_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1053
  SLE msrx_async_reset_ok (
	.Q(msrx_async_reset_ok_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(cfg_enable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1098
  SLE clock_rx_q1 (
	.Q(clock_rx_q1_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clock_rx_mux1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1098
  SLE clock_rx_q2 (
	.Q(clock_rx_q2_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clock_rx_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1098
  SLE clock_rx_q3 (
	.Q(clock_rx_q3_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(clock_rx_q2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1098
  SLE data_rx_q1 (
	.Q(data_rx_q1_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(SPISDI_0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1098
  SLE data_rx_q2 (
	.Q(data_rx_q2_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(data_rx_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1194
  SLE msrxp_strobe (
	.Q(rx_fifo_write),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(msrxp_alldone_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:358
  SLE mtx_re_q1 (
	.Q(mtx_re_q1_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_re_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:358
  SLE mtx_re_q2 (
	.Q(mtx_re_q2_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_re_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:630
  SLE mtx_firstrx (
	.Q(mtx_firstrx_Z),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(mtx_first_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[0]  (
	.Q(spi_clk_count[0]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[1]  (
	.Q(spi_clk_count[1]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[2]  (
	.Q(spi_clk_count[2]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[3]  (
	.Q(spi_clk_count[3]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[4]  (
	.Q(spi_clk_count[4]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[5]  (
	.Q(spi_clk_count[5]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[6]  (
	.Q(spi_clk_count[6]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  SLE \spi_clk_count[7]  (
	.Q(spi_clk_count[7]),
	.ADn(VCC),
	.ALn(CoreResetP_C0_0_MSS_HPMS_READY),
	.CLK(FCCC_C0_0_GL0),
	.D(spi_clk_count_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:286
  ARI1 spi_clk_count_s_148 (
	.FCO(spi_clk_count_s_148_FCO),
	.S(spi_clk_count_s_148_S),
	.Y(spi_clk_count_s_148_Y),
	.B(spi_clk_count_1_sqmuxa_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam spi_clk_count_s_148.INIT=20'h4AA00;
// @6:286
  ARI1 \spi_clk_count_cry[0]  (
	.FCO(spi_clk_count_cry[0]),
	.S(spi_clk_count_s[0]),
	.Y(spi_clk_count_cry_Y[0]),
	.B(spi_clk_count_1_sqmuxa_0),
	.C(spi_clk_count[0]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_s_148_FCO)
);
defparam \spi_clk_count_cry[0] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[1]  (
	.FCO(spi_clk_count_cry[1]),
	.S(spi_clk_count_s[1]),
	.Y(spi_clk_count_cry_Y[1]),
	.B(spi_clk_count_1_sqmuxa_0),
	.C(spi_clk_count[1]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[0])
);
defparam \spi_clk_count_cry[1] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[2]  (
	.FCO(spi_clk_count_cry[2]),
	.S(spi_clk_count_s[2]),
	.Y(spi_clk_count_cry_Y[2]),
	.B(spi_clk_count_1_sqmuxa_0),
	.C(spi_clk_count[2]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[1])
);
defparam \spi_clk_count_cry[2] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[3]  (
	.FCO(spi_clk_count_cry[3]),
	.S(spi_clk_count_s[3]),
	.Y(spi_clk_count_cry_Y[3]),
	.B(spi_clk_count_1_sqmuxa_0),
	.C(spi_clk_count[3]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[2])
);
defparam \spi_clk_count_cry[3] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[4]  (
	.FCO(spi_clk_count_cry[4]),
	.S(spi_clk_count_s[4]),
	.Y(spi_clk_count_cry_Y[4]),
	.B(spi_clk_count_1_sqmuxa_0),
	.C(spi_clk_count[4]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[3])
);
defparam \spi_clk_count_cry[4] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[5]  (
	.FCO(spi_clk_count_cry[5]),
	.S(spi_clk_count_s[5]),
	.Y(spi_clk_count_cry_Y[5]),
	.B(spi_clk_count_1_sqmuxa_0),
	.C(spi_clk_count[5]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[4])
);
defparam \spi_clk_count_cry[5] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_s[7]  (
	.FCO(spi_clk_count_s_FCO[7]),
	.S(spi_clk_count_s[7]),
	.Y(spi_clk_count_s_Y[7]),
	.B(spi_clk_count_1_sqmuxa_0),
	.C(spi_clk_count[7]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[6])
);
defparam \spi_clk_count_s[7] .INIT=20'h48800;
// @6:286
  ARI1 \spi_clk_count_cry[6]  (
	.FCO(spi_clk_count_cry[6]),
	.S(spi_clk_count_s[6]),
	.Y(spi_clk_count_cry_Y[6]),
	.B(spi_clk_count_1_sqmuxa_0),
	.C(spi_clk_count[6]),
	.D(GND),
	.A(VCC),
	.FCI(spi_clk_count_cry[5])
);
defparam \spi_clk_count_cry[6] .INIT=20'h48800;
  ARI1 mtx_spi_data_out_2_u_2_1_wmux_3 (
	.FCO(mtx_spi_data_out_2_u_2_1_wmux_3_FCO),
	.S(mtx_spi_data_out_2_u_2_1_wmux_3_S),
	.Y(mtx_spi_data_out_2),
	.B(mtx_spi_data_out_2_u_2_1_0_y1),
	.C(mtx_bitsel[2]),
	.D(VCC),
	.A(mtx_spi_data_out_2_u_2_1_0_y3),
	.FCI(mtx_spi_data_out_2_u_2_1_co1_0)
);
defparam mtx_spi_data_out_2_u_2_1_wmux_3.INIT=20'h0EC2C;
  ARI1 mtx_spi_data_out_2_u_2_1_wmux_2 (
	.FCO(mtx_spi_data_out_2_u_2_1_co1_0),
	.S(mtx_spi_data_out_2_u_2_1_wmux_2_S),
	.Y(mtx_spi_data_out_2_u_2_1_0_y3),
	.B(mtx_bitsel[1]),
	.C(tx_fifo_data_out[6]),
	.D(tx_fifo_data_out[7]),
	.A(mtx_spi_data_out_2_u_2_1_y0_0),
	.FCI(mtx_spi_data_out_2_u_2_1_co0_0)
);
defparam mtx_spi_data_out_2_u_2_1_wmux_2.INIT=20'h0F588;
  ARI1 mtx_spi_data_out_2_u_2_1_wmux_1 (
	.FCO(mtx_spi_data_out_2_u_2_1_co0_0),
	.S(mtx_spi_data_out_2_u_2_1_wmux_1_S),
	.Y(mtx_spi_data_out_2_u_2_1_y0_0),
	.B(mtx_bitsel[1]),
	.C(tx_fifo_data_out[4]),
	.D(tx_fifo_data_out[5]),
	.A(mtx_bitsel[0]),
	.FCI(mtx_spi_data_out_2_u_2_1_0_co1)
);
defparam mtx_spi_data_out_2_u_2_1_wmux_1.INIT=20'h0FA44;
  ARI1 mtx_spi_data_out_2_u_2_1_wmux_0 (
	.FCO(mtx_spi_data_out_2_u_2_1_0_co1),
	.S(mtx_spi_data_out_2_u_2_1_wmux_0_S),
	.Y(mtx_spi_data_out_2_u_2_1_0_y1),
	.B(mtx_bitsel[1]),
	.C(mtx_datahold[2]),
	.D(tx_fifo_data_out[3]),
	.A(mtx_spi_data_out_2_u_2_1_0_y0),
	.FCI(mtx_spi_data_out_2_u_2_1_0_co0)
);
defparam mtx_spi_data_out_2_u_2_1_wmux_0.INIT=20'h0F588;
  ARI1 mtx_spi_data_out_2_u_2_1_0_wmux (
	.FCO(mtx_spi_data_out_2_u_2_1_0_co0),
	.S(mtx_spi_data_out_2_u_2_1_0_wmux_S),
	.Y(mtx_spi_data_out_2_u_2_1_0_y0),
	.B(mtx_bitsel[1]),
	.C(mtx_datahold[0]),
	.D(mtx_datahold[1]),
	.A(mtx_bitsel[0]),
	.FCI(VCC)
);
defparam mtx_spi_data_out_2_u_2_1_0_wmux.INIT=20'h0FA44;
// @6:612
  CFG4 mtx_fiforead_2_sqmuxa (
	.A(N_239_2),
	.B(mtx_bitsel[0]),
	.C(mtx_datahold_1_sqmuxa_Z),
	.D(N_239_3),
	.Y(mtx_fiforead_2_sqmuxa_Z)
);
defparam mtx_fiforead_2_sqmuxa.INIT=16'h8000;
// @6:469
  CFG4 mtx_bitsel7 (
	.A(cfg_enable),
	.B(msrx_async_reset_ok_Z),
	.C(SPIMODE),
	.D(tx_fifo_empty),
	.Y(mtx_bitsel7_Z)
);
defparam mtx_bitsel7.INIT=16'h0080;
// @6:1148
  CFG3 msrxs_datain_0_sqmuxa_1 (
	.A(mtx_lastbit_Z),
	.B(stxs_lastbit_Z),
	.C(clock_rx_re_Z),
	.Y(msrxs_datain_0_sqmuxa_1_0)
);
defparam msrxs_datain_0_sqmuxa_1.INIT=8'hE0;
// @6:1196
  CFG4 msrxp_alldone_4 (
	.A(SYNC3_msrxp_strobe_Z),
	.B(stxp_lastframe_Z),
	.C(mtx_lastframe_Z),
	.D(SYNC2_msrxp_strobe_Z),
	.Y(msrxp_alldone_4_Z)
);
defparam msrxp_alldone_4.INIT=16'h5400;
// @6:1240
  CFG3 \msrxp_frames_4[1]  (
	.A(msrxp_frames[0]),
	.B(SYNC2_msrxp_pktsel_Z),
	.C(msrxp_frames[1]),
	.Y(msrxp_frames_4[1])
);
defparam \msrxp_frames_4[1] .INIT=8'h48;
// @6:418
  CFG4 un1_sresetn_10 (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(mtx_oen_1_sqmuxa_Z),
	.D(mtx_fiforead_2_sqmuxa_Z),
	.Y(un1_sresetn_10_0)
);
defparam un1_sresetn_10.INIT=16'hFF20;
// @6:1038
  CFG4 spi_data_out_u (
	.A(stxs_txzeros_Z),
	.B(spi_data_out_u_1_0_Z),
	.C(mtx_spi_data_out_Z),
	.D(SPIMODE),
	.Y(SPISDO_0_c)
);
defparam spi_data_out_u.INIT=16'hF011;
// @6:1038
  CFG3 spi_data_out_u_1_0 (
	.A(txfifo_datadelay[7]),
	.B(stxs_direct_Z),
	.C(stxs_datareg[7]),
	.Y(spi_data_out_u_1_0_Z)
);
defparam spi_data_out_u_1_0.INIT=8'h47;
// @6:848
  CFG3 \stxs_bitsel_6_f0[0]  (
	.A(stxs_pktsel_0_sqmuxa_Z),
	.B(stxs_bitsel[0]),
	.C(un1_stxs_strobetx14_1_Z),
	.Y(stxs_bitsel_6[0])
);
defparam \stxs_bitsel_6_f0[0] .INIT=8'h4B;
// @6:1085
  CFG2 stxs_bitsel_0_sqmuxa_0 (
	.A(clock_rx_fe_Z),
	.B(stxs_state_1z),
	.Y(stxs_datareg_0_sqmuxa)
);
defparam stxs_bitsel_0_sqmuxa_0.INIT=4'h2;
// @6:844
  CFG2 stxs_datareg5_1 (
	.A(stxs_bitcnt[1]),
	.B(stxs_bitcnt[4]),
	.Y(stxs_datareg5_1_Z)
);
defparam stxs_datareg5_1.INIT=4'h1;
// @6:268
  CFG2 clock_rx_fe (
	.A(clock_rx_q2_Z),
	.B(clock_rx_q3_Z),
	.Y(clock_rx_fe_Z)
);
defparam clock_rx_fe.INIT=4'h4;
// @6:266
  CFG2 clock_rx_re_slave (
	.A(clock_rx_q2_Z),
	.B(clock_rx_q3_Z),
	.Y(clock_rx_re_slave_Z)
);
defparam clock_rx_re_slave.INIT=4'h2;
// @6:1148
  CFG2 msrxs_first5 (
	.A(mtx_lastbit_Z),
	.B(stxs_lastbit_Z),
	.Y(msrxs_first5_Z)
);
defparam msrxs_first5.INIT=4'hE;
// @6:848
  CFG2 un1_stxs_strobetx14_1 (
	.A(clock_rx_fe_Z),
	.B(stxs_state_1z),
	.Y(un1_stxs_strobetx14_1_Z)
);
defparam un1_stxs_strobetx14_1.INIT=4'h7;
// @6:1132
  CFG2 \msrxs_shiftreg_5[6]  (
	.A(msrxs_datain_0_sqmuxa_1_0),
	.B(msrxs_shiftreg[5]),
	.Y(msrxs_shiftreg_5[6])
);
defparam \msrxs_shiftreg_5[6] .INIT=4'h4;
// @6:1132
  CFG2 \msrxs_shiftreg_5[5]  (
	.A(msrxs_datain_0_sqmuxa_1_0),
	.B(msrxs_shiftreg[4]),
	.Y(msrxs_shiftreg_5[5])
);
defparam \msrxs_shiftreg_5[5] .INIT=4'h4;
// @6:1132
  CFG2 \msrxs_shiftreg_5[4]  (
	.A(msrxs_datain_0_sqmuxa_1_0),
	.B(msrxs_shiftreg[3]),
	.Y(msrxs_shiftreg_5[4])
);
defparam \msrxs_shiftreg_5[4] .INIT=4'h4;
// @6:1132
  CFG2 \msrxs_shiftreg_5[3]  (
	.A(msrxs_datain_0_sqmuxa_1_0),
	.B(msrxs_shiftreg[2]),
	.Y(msrxs_shiftreg_5[3])
);
defparam \msrxs_shiftreg_5[3] .INIT=4'h4;
// @6:1132
  CFG2 \msrxs_shiftreg_5[2]  (
	.A(msrxs_datain_0_sqmuxa_1_0),
	.B(msrxs_shiftreg[1]),
	.Y(msrxs_shiftreg_5[2])
);
defparam \msrxs_shiftreg_5[2] .INIT=4'h4;
// @6:1132
  CFG2 \msrxs_shiftreg_5[1]  (
	.A(msrxs_datain_0_sqmuxa_1_0),
	.B(msrxs_shiftreg[0]),
	.Y(msrxs_shiftreg_5[1])
);
defparam \msrxs_shiftreg_5[1] .INIT=4'h4;
// @6:704
  CFG2 txfifo_dhold_dec_0_2 (
	.A(mtx_bitsel[2]),
	.B(mtx_bitsel[3]),
	.Y(N_242_3)
);
defparam txfifo_dhold_dec_0_2.INIT=4'h1;
// @6:297
  CFG2 un1_cfg_enable (
	.A(SPIMODE),
	.B(cfg_enable),
	.Y(un1_cfg_enable_i)
);
defparam un1_cfg_enable.INIT=4'h8;
// @6:612
  CFG2 mtx_fiforead_0_sqmuxa_3 (
	.A(mtx_bitsel[4]),
	.B(mtx_bitsel[3]),
	.Y(N_239_3)
);
defparam mtx_fiforead_0_sqmuxa_3.INIT=4'h1;
// @6:612
  CFG2 mtx_state_0_sqmuxa (
	.A(mtx_pktsel_0_sqmuxa_Z),
	.B(mtx_bitsel7_Z),
	.Y(mtx_state_0_sqmuxa_Z)
);
defparam mtx_state_0_sqmuxa.INIT=4'h8;
// @6:612
  CFG2 mtx_fiforead_2_sqmuxa_2 (
	.A(mtx_bitsel[1]),
	.B(mtx_bitsel[2]),
	.Y(N_239_2)
);
defparam mtx_fiforead_2_sqmuxa_2.INIT=4'h1;
// @6:418
  CFG2 mtx_first_RNO (
	.A(mtx_pktsel_0_sqmuxa_Z),
	.B(mtx_holdsel_Z),
	.Y(mtx_first_8)
);
defparam mtx_first_RNO.INIT=4'h2;
// @6:612
  CFG2 mtx_state_1_sqmuxa (
	.A(mtx_pktsel_0_sqmuxa_Z),
	.B(mtx_bitsel7_Z),
	.Y(mtx_state_1_sqmuxa_Z)
);
defparam mtx_state_1_sqmuxa.INIT=4'h2;
// @6:126
  CFG2 un1_spi_clk_tick (
	.A(un1_cfg_enable_i),
	.B(spi_clk_tick_Z),
	.Y(un1_spi_clk_tick_Z)
);
defparam un1_spi_clk_tick.INIT=4'hD;
// @6:1208
  CFG2 msrxp_alldone_0_sqmuxa (
	.A(SYNC2_msrxp_strobe_Z),
	.B(SYNC3_msrxp_strobe_Z),
	.Y(msrxp_alldone_0_sqmuxa_Z)
);
defparam msrxp_alldone_0_sqmuxa.INIT=4'h2;
// @6:1085
  CFG2 mtx_oen_0_sqmuxa (
	.A(mtx_oen_1_sqmuxa_Z),
	.B(mtx_lastframe_Z),
	.Y(mtx_oen_0_sqmuxa_Z)
);
defparam mtx_oen_0_sqmuxa.INIT=4'h8;
// @6:844
  CFG2 stxs_datareg5_3 (
	.A(stxs_bitcnt[2]),
	.B(stxs_bitcnt[3]),
	.Y(stxs_datareg5_3_Z)
);
defparam stxs_datareg5_3.INIT=4'h1;
// @6:865
  CFG2 stxs_state_1_sqmuxa (
	.A(stxs_state4_Z),
	.B(stxs_state_1z),
	.Y(stxs_state_1_sqmuxa_Z)
);
defparam stxs_state_1_sqmuxa.INIT=4'h1;
// @6:1085
  CFG2 stxs_bitcnt_0_sqmuxa (
	.A(un1_stxs_bitsel_1_i),
	.B(stxs_state_1z),
	.Y(stxs_bitcnt_0_sqmuxa_Z)
);
defparam stxs_bitcnt_0_sqmuxa.INIT=4'h4;
// @6:1005
  CFG2 tx_underrun (
	.A(SYNC2_stxp_dataerr_Z),
	.B(SYNC3_stxp_dataerr_Z),
	.Y(tx_channel_underflow)
);
defparam tx_underrun.INIT=4'h2;
// @6:1234
  CFG2 rx_cmdsize_4_RNO (
	.A(msrxp_frames[0]),
	.B(msrxp_frames[1]),
	.Y(tmp[1])
);
defparam rx_cmdsize_4_RNO.INIT=4'h6;
// @6:1240
  CFG2 \msrxp_frames_4[0]  (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(msrxp_frames[0]),
	.Y(msrxp_frames_4[0])
);
defparam \msrxp_frames_4[0] .INIT=4'h2;
// @6:162
  CFG2 un1_msrxp_strobe (
	.A(rx_fifo_write),
	.B(SYNC2_msrxp_pktsel_Z),
	.Y(un1_msrxp_strobe_0)
);
defparam un1_msrxp_strobe.INIT=4'hB;
// @6:1214
  CFG2 msrxp_pktend5 (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(SYNC3_msrxp_pktsel_Z),
	.Y(msrxp_pktend5_Z)
);
defparam msrxp_pktend5.INIT=4'h4;
// @6:805
  CFG2 resetn_rx_s (
	.A(resetn_rx_d1_Z),
	.B(resetn_rx_d2_Z),
	.Y(resetn_rx_s_Z)
);
defparam resetn_rx_s.INIT=4'h6;
// @6:1163
  CFG2 msrxs_pktsel (
	.A(mtx_pktsel_Z),
	.B(stxs_pktsel_Z),
	.Y(msrxs_pktsel_Z)
);
defparam msrxs_pktsel.INIT=4'hE;
// @6:264
  CFG3 spi_di_mux (
	.A(SPISDI_0_c),
	.B(data_rx_q2_Z),
	.C(SPIMODE),
	.Y(spi_di_mux_Z)
);
defparam spi_di_mux.INIT=8'hAC;
// @6:1240
  CFG4 rx_cmdsize_4_1 (
	.A(SYNC2_msrxp_pktsel_Z),
	.B(rx_fifo_write),
	.C(cfg_cmdsize[0]),
	.D(msrxp_frames[0]),
	.Y(rx_cmdsize_4_1_Z)
);
defparam rx_cmdsize_4_1.INIT=16'h0880;
// @6:416
  CFG3 \mtx_state_ns_0_a3_1[5]  (
	.A(mtx_bitsel[4]),
	.B(mtx_state[4]),
	.C(spi_clk_tick_Z),
	.Y(mtx_state_ns_0_a3_1[5])
);
defparam \mtx_state_ns_0_a3_1[5] .INIT=8'h40;
// @6:416
  CFG3 \mtx_state_ns_i_a3_2[3]  (
	.A(mtx_lastframe_Z),
	.B(N_239_3),
	.C(mtx_consecutive_Z),
	.Y(mtx_state_ns_i_a3_2[3])
);
defparam \mtx_state_ns_i_a3_2[3] .INIT=8'h8C;
// @6:276
  CFG4 spi_clk_nextd4_NE_3 (
	.A(clk_div_val_reg[3]),
	.B(clk_div_val_reg[2]),
	.C(spi_clk_count[3]),
	.D(spi_clk_count[2]),
	.Y(spi_clk_nextd4_NE_3_Z)
);
defparam spi_clk_nextd4_NE_3.INIT=16'h7BDE;
// @6:276
  CFG4 spi_clk_nextd4_NE_2 (
	.A(clk_div_val_reg[1]),
	.B(clk_div_val_reg[0]),
	.C(spi_clk_count[1]),
	.D(spi_clk_count[0]),
	.Y(spi_clk_nextd4_NE_2_Z)
);
defparam spi_clk_nextd4_NE_2.INIT=16'h7BDE;
// @6:276
  CFG4 spi_clk_nextd4_NE_1 (
	.A(clk_div_val_reg[7]),
	.B(clk_div_val_reg[6]),
	.C(spi_clk_count[7]),
	.D(spi_clk_count[6]),
	.Y(spi_clk_nextd4_NE_1_Z)
);
defparam spi_clk_nextd4_NE_1.INIT=16'h7BDE;
// @6:276
  CFG4 spi_clk_nextd4_NE_0 (
	.A(clk_div_val_reg[5]),
	.B(clk_div_val_reg[4]),
	.C(spi_clk_count[5]),
	.D(spi_clk_count[4]),
	.Y(spi_clk_nextd4_NE_0_Z)
);
defparam spi_clk_nextd4_NE_0.INIT=16'h7BDE;
// @6:844
  CFG3 stxs_datareg5_1_0 (
	.A(stxs_bitcnt[0]),
	.B(SYNC1_stxs_txready_Z),
	.C(txfifo_davailable_Z),
	.Y(stxs_datareg5_1_0_Z)
);
defparam stxs_datareg5_1_0.INIT=8'h10;
// @6:416
  CFG3 \mtx_state_ns_0_a3_0[0]  (
	.A(spi_clk_tick_Z),
	.B(mtx_bitsel7_Z),
	.C(mtx_state[1]),
	.Y(N_235)
);
defparam \mtx_state_ns_0_a3_0[0] .INIT=8'h20;
// @6:416
  CFG4 \mtx_state_ns_i_a3[1]  (
	.A(spi_clk_tick_Z),
	.B(mtx_bitsel7_Z),
	.C(mtx_state[5]),
	.D(mtx_state[0]),
	.Y(N_236)
);
defparam \mtx_state_ns_i_a3[1] .INIT=16'h080A;
// @6:853
  CFG4 stxs_lastbit_3 (
	.A(stxs_bitsel[0]),
	.B(stxs_state_1z),
	.C(stxs_bitsel[2]),
	.D(stxs_bitsel[1]),
	.Y(stxs_lastbit_3_Z)
);
defparam stxs_lastbit_3.INIT=16'h0008;
// @6:916
  CFG3 un1_stxs_bitsel_1 (
	.A(stxs_bitsel[2]),
	.B(stxs_bitsel[1]),
	.C(stxs_bitsel[0]),
	.Y(un1_stxs_bitsel_1_i)
);
defparam un1_stxs_bitsel_1.INIT=8'h01;
// @6:916
  CFG3 stxs_datareg_1_sqmuxa_1 (
	.A(stxs_bitcnt_0_sqmuxa_Z),
	.B(stxs_direct_Z),
	.C(clock_rx_fe_Z),
	.Y(stxs_datareg_1_sqmuxa_1_Z)
);
defparam stxs_datareg_1_sqmuxa_1.INIT=8'h20;
// @6:1085
  CFG2 stxs_bitsel_0_sqmuxa (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_state4_Z),
	.Y(stxs_bitsel_0_sqmuxa_Z)
);
defparam stxs_bitsel_0_sqmuxa.INIT=4'h8;
// @9:67
  CFG3 PWRITE_m (
	.A(prdata_1),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(tx_fifo_write_sig12),
	.Y(PWRITE_m_1z)
);
defparam PWRITE_m.INIT=8'h80;
// @6:823
  CFG3 stxs_bitcnt_n1 (
	.A(stxs_bitcnt[0]),
	.B(stxs_bitcnt_0_sqmuxa_Z),
	.C(stxs_bitcnt[1]),
	.Y(stxs_bitcnt_n1_Z)
);
defparam stxs_bitcnt_n1.INIT=8'h48;
// @6:716
  CFG3 tx_alldone (
	.A(mtx_alldone_Z),
	.B(msrxp_alldone_Z),
	.C(SPIMODE),
	.Y(tx_done)
);
defparam tx_alldone.INIT=8'hAE;
// @6:853
  CFG3 stxs_first_3_f0 (
	.A(stxs_first_Z),
	.B(stxs_state_1z),
	.C(un1_stxs_bitsel_1_i),
	.Y(stxs_first_3)
);
defparam stxs_first_3_f0.INIT=8'h3B;
// @6:853
  CFG3 stxs_txzeros_4_f0 (
	.A(stxs_txzeros_Z),
	.B(stxs_state_1z),
	.C(stxs_checkorun_1_sqmuxa_Z),
	.Y(stxs_txzeros_4)
);
defparam stxs_txzeros_4_f0.INIT=8'hC8;
// @6:1150
  CFG3 msrxs_first_2 (
	.A(stxs_first_Z),
	.B(SPIMODE),
	.C(mtx_firstrx_Z),
	.Y(msrxs_first_2_Z)
);
defparam msrxs_first_2.INIT=8'hF2;
// @6:1085
  CFG3 mtx_oen_5_sqmuxa (
	.A(mtx_state[4]),
	.B(spi_clk_tick_Z),
	.C(un1_cfg_enable_i),
	.Y(mtx_oen_5_sqmuxa_Z)
);
defparam mtx_oen_5_sqmuxa.INIT=8'h80;
// @6:1085
  CFG4 mtx_pktsel_0_sqmuxa (
	.A(mtx_state[0]),
	.B(mtx_state[1]),
	.C(un1_cfg_enable_i),
	.D(spi_clk_tick_Z),
	.Y(mtx_pktsel_0_sqmuxa_Z)
);
defparam mtx_pktsel_0_sqmuxa.INIT=16'hE000;
// @6:1085
  CFG2 \mtx_state_RNI7VMT[1]  (
	.A(mtx_state[0]),
	.B(mtx_state[1]),
	.Y(clk_div_val_reg6_i_i)
);
defparam \mtx_state_RNI7VMT[1] .INIT=4'hE;
// @6:612
  CFG3 mtx_state_0_sqmuxa_2 (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(mtx_oen_1_sqmuxa_Z),
	.Y(mtx_state_0_sqmuxa_2_Z)
);
defparam mtx_state_0_sqmuxa_2.INIT=8'h20;
// @6:612
  CFG3 mtx_state_1_sqmuxa_1 (
	.A(mtx_consecutive_Z),
	.B(mtx_lastframe_Z),
	.C(mtx_oen_1_sqmuxa_Z),
	.Y(mtx_state_1_sqmuxa_1_Z)
);
defparam mtx_state_1_sqmuxa_1.INIT=8'h10;
// @6:1085
  CFG3 mtx_datahold_1_sqmuxa (
	.A(mtx_state[3]),
	.B(spi_clk_tick_Z),
	.C(un1_cfg_enable_i),
	.Y(mtx_datahold_1_sqmuxa_Z)
);
defparam mtx_datahold_1_sqmuxa.INIT=8'h80;
// @6:865
  CFG3 stxs_state4 (
	.A(SPIMODE),
	.B(msrx_async_reset_ok_Z),
	.C(cfg_enable),
	.Y(stxs_state4_Z)
);
defparam stxs_state4.INIT=8'h40;
// @6:418
  CFG3 un1_mtx_bitsel_1_sqmuxa (
	.A(mtx_state[2]),
	.B(spi_clk_tick_Z),
	.C(un1_cfg_enable_i),
	.Y(un1_mtx_bitsel_1_sqmuxa_Z)
);
defparam un1_mtx_bitsel_1_sqmuxa.INIT=8'h80;
// @10:292
  CFG3 spi_ssel_pos_RNO (
	.A(mtx_state[0]),
	.B(mtx_holdsel_Z),
	.C(mtx_state[1]),
	.Y(spi_ssel_pos_5)
);
defparam spi_ssel_pos_RNO.INIT=8'h32;
// @6:823
  CFG3 stxs_bitcnt_c2 (
	.A(stxs_bitcnt[2]),
	.B(stxs_bitcnt[1]),
	.C(stxs_bitcnt[0]),
	.Y(stxs_bitcnt_c2_Z)
);
defparam stxs_bitcnt_c2.INIT=8'h80;
// @6:1016
  CFG2 stxp_lastframe_5 (
	.A(tx_fifo_last_out),
	.B(SPIMODE),
	.Y(stxp_lastframe_5_Z)
);
defparam stxp_lastframe_5.INIT=4'h2;
// @6:853
  CFG4 stxs_checkorun_5_u (
	.A(stxs_state_1z),
	.B(stxs_checkorun_0_sqmuxa_Z),
	.C(cfg_frameurun),
	.D(stxs_checkorun_Z),
	.Y(stxs_checkorun_5)
);
defparam stxs_checkorun_5_u.INIT=16'hAF8D;
// @6:267
  CFG4 clock_rx_re (
	.A(mtx_re_q2_Z),
	.B(mtx_re_q1_Z),
	.C(clock_rx_re_slave_Z),
	.D(SPIMODE),
	.Y(clock_rx_re_Z)
);
defparam clock_rx_re.INIT=16'h44F0;
// @6:853
  CFG4 stxs_dataerr_5_u (
	.A(stxs_dataerr_Z),
	.B(stxs_checkorun_Z),
	.C(stxs_checkorun_1_sqmuxa_Z),
	.D(stxs_state_1z),
	.Y(stxs_dataerr_5)
);
defparam stxs_dataerr_5_u.INIT=16'hCA00;
// @6:1132
  CFG2 \msrxs_shiftreg_5[0]  (
	.A(msrxs_datain_0_sqmuxa_1_0),
	.B(spi_di_mux_Z),
	.Y(msrxs_shiftreg_5[0])
);
defparam \msrxs_shiftreg_5[0] .INIT=4'h4;
// @6:1035
  CFG4 txfifo_read (
	.A(SYNC3_stxp_strobetx_Z),
	.B(mtx_fiforead_Z),
	.C(SPIMODE),
	.D(SYNC2_stxp_strobetx_Z),
	.Y(tx_fifo_read)
);
defparam txfifo_read.INIT=16'hC5C0;
// @6:853
  CFG4 stxs_pktsel_0_sqmuxa (
	.A(stxs_state_1z),
	.B(clock_rx_fe_Z),
	.C(un1_stxs_bitsel_1_i),
	.D(stxs_state4_Z),
	.Y(stxs_pktsel_0_sqmuxa_Z)
);
defparam stxs_pktsel_0_sqmuxa.INIT=16'hC480;
// @6:416
  CFG4 \mtx_state_ns_i_0[2]  (
	.A(mtx_state[0]),
	.B(mtx_state[1]),
	.C(un1_cfg_enable_i),
	.D(spi_clk_tick_Z),
	.Y(mtx_state_ns_i_0[2])
);
defparam \mtx_state_ns_i_0[2] .INIT=16'h1F0F;
// @6:416
  CFG4 \mtx_state_ns_i_0[3]  (
	.A(mtx_state[2]),
	.B(mtx_state[3]),
	.C(spi_clk_tick_Z),
	.D(mtx_state[4]),
	.Y(mtx_state_ns_i_0[3])
);
defparam \mtx_state_ns_i_0[3] .INIT=16'h0353;
// @6:416
  CFG4 \mtx_state_ns_0_a3_4[5]  (
	.A(N_242_3),
	.B(un1_cfg_enable_i),
	.C(mtx_consecutive_Z),
	.D(mtx_lastframe_Z),
	.Y(mtx_state_ns_0_a3_4[5])
);
defparam \mtx_state_ns_0_a3_4[5] .INIT=16'h8808;
// @6:416
  CFG4 \mtx_state_ns_i_a3_3[3]  (
	.A(spi_clk_tick_Z),
	.B(N_239_2),
	.C(mtx_state[2]),
	.D(mtx_bitsel[0]),
	.Y(mtx_state_ns_i_a3_3[3])
);
defparam \mtx_state_ns_i_a3_3[3] .INIT=16'h0008;
// @6:704
  CFG4 txfifo_dhold_dec_0 (
	.A(mtx_bitsel[4]),
	.B(mtx_bitsel[1]),
	.C(mtx_bitsel[0]),
	.D(N_242_3),
	.Y(txfifo_dhold_dec[0])
);
defparam txfifo_dhold_dec_0.INIT=16'h0100;
// @6:704
  CFG4 txfifo_dhold_dec_2 (
	.A(mtx_bitsel[4]),
	.B(mtx_bitsel[1]),
	.C(mtx_bitsel[0]),
	.D(N_242_3),
	.Y(txfifo_dhold_dec[2])
);
defparam txfifo_dhold_dec_2.INIT=16'h0400;
// @6:416
  CFG4 \mtx_state_ns_0[0]  (
	.A(un1_cfg_enable_i),
	.B(N_235),
	.C(mtx_state[0]),
	.D(spi_clk_tick_Z),
	.Y(mtx_state_ns[0])
);
defparam \mtx_state_ns_0[0] .INIT=16'hDDFD;
// @6:902
  CFG4 un1_stxs_bitcnt_1 (
	.A(stxs_bitcnt[0]),
	.B(stxs_datareg5_3_Z),
	.C(stxs_bitcnt[4]),
	.D(stxs_bitcnt[1]),
	.Y(un1_stxs_bitcnt_1_i)
);
defparam un1_stxs_bitcnt_1.INIT=16'h0400;
// @6:890
  CFG4 stxs_strobetx5 (
	.A(stxs_dataerr_Z),
	.B(txfifo_davailable_Z),
	.C(stxs_txready_at_ssel_Z),
	.D(stxs_first_Z),
	.Y(stxs_strobetx5_Z)
);
defparam stxs_strobetx5.INIT=16'h5044;
// @6:823
  CFG4 stxs_bitcnt_n2 (
	.A(stxs_bitcnt[0]),
	.B(stxs_bitcnt_0_sqmuxa_Z),
	.C(stxs_bitcnt[2]),
	.D(stxs_bitcnt[1]),
	.Y(stxs_bitcnt_n2_Z)
);
defparam stxs_bitcnt_n2.INIT=16'h48C0;
// @6:882
  CFG3 \stxs_bitsel_RNO_0[2]  (
	.A(stxs_bitsel[0]),
	.B(un1_stxs_strobetx14_1_Z),
	.C(stxs_bitsel[1]),
	.Y(CO1)
);
defparam \stxs_bitsel_RNO_0[2] .INIT=8'h32;
// @6:853
  CFG4 stxs_strobetx_5_iv (
	.A(un1_stxs_bitcnt_1_i),
	.B(stxs_checkorun_0_sqmuxa_Z),
	.C(stxs_strobetx_Z),
	.D(stxs_state_1z),
	.Y(stxs_strobetx_5)
);
defparam stxs_strobetx_5_iv.INIT=16'hEC00;
// @6:612
  CFG2 mtx_fiforead_0_sqmuxa_1 (
	.A(mtx_datahold_1_sqmuxa_Z),
	.B(mtx_bitsel[0]),
	.Y(mtx_fiforead_0_sqmuxa_1_Z)
);
defparam mtx_fiforead_0_sqmuxa_1.INIT=4'h8;
// @6:1085
  CFG4 mtx_first_1_sqmuxa (
	.A(mtx_state[0]),
	.B(un1_cfg_enable_i),
	.C(mtx_state[4]),
	.D(mtx_state[1]),
	.Y(mtx_first_1_sqmuxa_Z)
);
defparam mtx_first_1_sqmuxa.INIT=16'h0004;
// @6:1085
  CFG4 mtx_pktsel_1_sqmuxa (
	.A(mtx_state[0]),
	.B(un1_cfg_enable_i),
	.C(mtx_state[5]),
	.D(mtx_state[1]),
	.Y(mtx_pktsel_1_sqmuxa_Z)
);
defparam mtx_pktsel_1_sqmuxa.INIT=16'h0004;
// @6:418
  CFG3 un1_sresetn_9 (
	.A(mtx_state_1_sqmuxa_Z),
	.B(mtx_state[0]),
	.C(un1_mtx_bitsel_1_sqmuxa_Z),
	.Y(un1_sresetn_9_0)
);
defparam un1_sresetn_9.INIT=8'hF8;
// @6:418
  CFG4 un1_mtx_bitsel_1_sqmuxa_1 (
	.A(mtx_state[0]),
	.B(mtx_busy_1z),
	.C(mtx_state_1_sqmuxa_Z),
	.D(un1_mtx_bitsel_1_sqmuxa_Z),
	.Y(un1_mtx_bitsel_1_sqmuxa_1_0)
);
defparam un1_mtx_bitsel_1_sqmuxa_1.INIT=16'hFF20;
// @6:1067
  CFG4 un1_resetn_rx (
	.A(CoreResetP_C0_0_MSS_HPMS_READY),
	.B(master_ssel_out),
	.C(msrx_async_reset_ok_Z),
	.D(SPIMODE),
	.Y(un1_resetn_rx_i)
);
defparam un1_resetn_rx.INIT=16'h2AAA;
// @6:418
  CFG3 mtx_pktsel_7_f0 (
	.A(mtx_state_0_sqmuxa_Z),
	.B(mtx_holdsel_Z),
	.C(un1_cfg_enable_i),
	.Y(mtx_pktsel_7)
);
defparam mtx_pktsel_7_f0.INIT=8'hE0;
// @6:848
  CFG4 un1_stxs_strobetx14 (
	.A(clock_rx_fe_Z),
	.B(un1_stxs_bitsel_1_i),
	.C(stxs_direct_Z),
	.D(stxs_state_1z),
	.Y(un1_stxs_strobetx14_Z)
);
defparam un1_stxs_strobetx14.INIT=16'h7555;
// @10:292
  CFG4 rx_cmdsize_4_RNO_0 (
	.A(cfg_cmdsize[2]),
	.B(msrxp_frames[2]),
	.C(msrxp_frames[1]),
	.D(msrxp_frames[0]),
	.Y(rx_cmdsize_2_2)
);
defparam rx_cmdsize_4_RNO_0.INIT=16'h9666;
// @6:1240
  CFG4 \msrxp_frames_4[2]  (
	.A(msrxp_frames[2]),
	.B(msrxp_frames[1]),
	.C(msrxp_frames[0]),
	.D(SYNC2_msrxp_pktsel_Z),
	.Y(msrxp_frames_4[2])
);
defparam \msrxp_frames_4[2] .INIT=16'h6A00;
// @6:1014
  CFG3 stxp_lastframe_RNO (
	.A(SYNC2_stxp_strobetx_Z),
	.B(SPIMODE),
	.C(SYNC3_stxp_strobetx_Z),
	.Y(un1_txfifo_read_i)
);
defparam stxp_lastframe_RNO.INIT=8'hCE;
// @6:416
  CFG4 \mtx_state_RNO[4]  (
	.A(mtx_state[3]),
	.B(mtx_state[4]),
	.C(spi_clk_tick_Z),
	.D(un1_cfg_enable_i),
	.Y(N_227_i)
);
defparam \mtx_state_RNO[4] .INIT=16'hAC00;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[3]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[2]),
	.D(stxs_datareg[2]),
	.Y(stxs_datareg_10_iv_0[3])
);
defparam \stxs_datareg_10_iv_0[3] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[6]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[5]),
	.D(stxs_datareg[5]),
	.Y(stxs_datareg_10_iv_0[6])
);
defparam \stxs_datareg_10_iv_0[6] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[4]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[3]),
	.D(stxs_datareg[3]),
	.Y(stxs_datareg_10_iv_0[4])
);
defparam \stxs_datareg_10_iv_0[4] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[1]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[0]),
	.D(stxs_datareg[0]),
	.Y(stxs_datareg_10_iv_0[1])
);
defparam \stxs_datareg_10_iv_0[1] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[2]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[1]),
	.D(stxs_datareg[1]),
	.Y(stxs_datareg_10_iv_0[2])
);
defparam \stxs_datareg_10_iv_0[2] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[7]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[6]),
	.D(stxs_datareg[6]),
	.Y(stxs_datareg_10_iv_0[7])
);
defparam \stxs_datareg_10_iv_0[7] .INIT=16'hECA0;
// @6:848
  CFG4 \stxs_datareg_10_iv_0[5]  (
	.A(stxs_datareg_0_sqmuxa),
	.B(stxs_datareg_1_sqmuxa_1_Z),
	.C(txfifo_datadelay[4]),
	.D(stxs_datareg[4]),
	.Y(stxs_datareg_10_iv_0[5])
);
defparam \stxs_datareg_10_iv_0[5] .INIT=16'hECA0;
// @6:416
  CFG4 \mtx_state_ns_0_a3[5]  (
	.A(mtx_bitsel[0]),
	.B(mtx_bitsel[1]),
	.C(mtx_state_ns_0_a3_4[5]),
	.D(mtx_state_ns_0_a3_1[5]),
	.Y(N_242)
);
defparam \mtx_state_ns_0_a3[5] .INIT=16'h1000;
// @6:612
  CFG4 mtx_fiforead_0_sqmuxa (
	.A(N_239_3),
	.B(mtx_fiforead_0_sqmuxa_1_Z),
	.C(mtx_bitsel[2]),
	.D(mtx_bitsel[1]),
	.Y(mtx_fiforead_0_sqmuxa_Z)
);
defparam mtx_fiforead_0_sqmuxa.INIT=16'h0800;
// @6:276
  CFG4 spi_clk_nextd4_NE (
	.A(spi_clk_nextd4_NE_3_Z),
	.B(spi_clk_nextd4_NE_2_Z),
	.C(spi_clk_nextd4_NE_1_Z),
	.D(spi_clk_nextd4_NE_0_Z),
	.Y(spi_clk_nextd5)
);
defparam spi_clk_nextd4_NE.INIT=16'hFFFE;
// @6:1240
  CFG4 rx_cmdsize_4 (
	.A(tmp[1]),
	.B(cfg_cmdsize[1]),
	.C(rx_cmdsize_4_1_Z),
	.D(rx_cmdsize_2_2),
	.Y(rx_cmdsize_4_Z)
);
defparam rx_cmdsize_4.INIT=16'h0090;
// @6:848
  CFG4 \stxs_bitsel_RNO[1]  (
	.A(stxs_bitsel[1]),
	.B(stxs_bitsel[0]),
	.C(un1_stxs_strobetx14_1_Z),
	.D(stxs_pktsel_0_sqmuxa_Z),
	.Y(stxs_bitsel_6[1])
);
defparam \stxs_bitsel_RNO[1] .INIT=16'hFFA9;
// @6:853
  CFG4 stxs_midbit_3 (
	.A(stxs_datareg5_3_Z),
	.B(stxs_datareg5_1_Z),
	.C(stxs_bitcnt[0]),
	.D(stxs_state_1z),
	.Y(stxs_midbit_3_Z)
);
defparam stxs_midbit_3.INIT=16'h8000;
// @6:890
  CFG4 stxs_checkorun_1_sqmuxa (
	.A(stxs_datareg5_3_Z),
	.B(stxs_datareg5_1_Z),
	.C(stxs_bitcnt[0]),
	.D(stxs_strobetx5_Z),
	.Y(stxs_checkorun_1_sqmuxa_Z)
);
defparam stxs_checkorun_1_sqmuxa.INIT=16'h0080;
// @6:890
  CFG4 stxs_checkorun_0_sqmuxa (
	.A(stxs_datareg5_3_Z),
	.B(stxs_datareg5_1_Z),
	.C(stxs_bitcnt[0]),
	.D(stxs_strobetx5_Z),
	.Y(stxs_checkorun_0_sqmuxa_Z)
);
defparam stxs_checkorun_0_sqmuxa.INIT=16'h8000;
// @6:1085
  CFG4 mtx_oen_1_sqmuxa (
	.A(spi_clk_tick_Z),
	.B(mtx_state[4]),
	.C(txfifo_dhold_dec[0]),
	.D(un1_cfg_enable_i),
	.Y(mtx_oen_1_sqmuxa_Z)
);
defparam mtx_oen_1_sqmuxa.INIT=16'h8000;
// @6:1085
  CFG2 mtx_lastframe_1_sqmuxa (
	.A(mtx_datahold_1_sqmuxa_Z),
	.B(txfifo_dhold_dec[2]),
	.Y(mtx_lastframe_1_sqmuxa_Z)
);
defparam mtx_lastframe_1_sqmuxa.INIT=4'h8;
// @6:823
  CFG3 stxs_bitcnt_n3 (
	.A(stxs_bitcnt_0_sqmuxa_Z),
	.B(stxs_bitcnt[3]),
	.C(stxs_bitcnt_c2_Z),
	.Y(stxs_bitcnt_n3_Z)
);
defparam stxs_bitcnt_n3.INIT=8'h28;
// @6:823
  CFG4 stxs_bitcnt_n4 (
	.A(stxs_bitcnt[4]),
	.B(stxs_bitcnt[3]),
	.C(stxs_bitcnt_c2_Z),
	.D(stxs_bitcnt_0_sqmuxa_Z),
	.Y(stxs_bitcnt_n4_Z)
);
defparam stxs_bitcnt_n4.INIT=16'h6A00;
// @6:848
  CFG3 un1_stxs_datareg_3_sqmuxa (
	.A(stxs_state_1z),
	.B(un1_stxs_bitsel_1_i),
	.C(un1_stxs_strobetx14_Z),
	.Y(un1_stxs_datareg_3_sqmuxa_Z)
);
defparam un1_stxs_datareg_3_sqmuxa.INIT=8'hF8;
// @6:416
  CFG4 \mtx_state_RNO[1]  (
	.A(un1_cfg_enable_i),
	.B(N_236),
	.C(mtx_state[1]),
	.D(spi_clk_tick_Z),
	.Y(N_221_i)
);
defparam \mtx_state_RNO[1] .INIT=16'h2220;
// @6:1130
  CFG4 msrxs_strobe_RNO (
	.A(stxs_midbit_Z),
	.B(mtx_midbit_Z),
	.C(msrxs_first5_Z),
	.D(clock_rx_re_Z),
	.Y(un1_msrxs_datain_1_sqmuxa_1_i)
);
defparam msrxs_strobe_RNO.INIT=16'hFE00;
// @6:823
  CFG4 \stxs_bitcnt_RNO[0]  (
	.A(stxs_state_1z),
	.B(stxs_bitcnt[0]),
	.C(stxs_bitcnt_0_sqmuxa_Z),
	.D(stxs_state4_Z),
	.Y(N_14_i)
);
defparam \stxs_bitcnt_RNO[0] .INIT=16'h3530;
// @6:418
  CFG4 un1_mtx_bitsel_0_sqmuxa_3 (
	.A(spi_clk_tick_Z),
	.B(un1_cfg_enable_i),
	.C(mtx_first_1_sqmuxa_Z),
	.D(mtx_state_1_sqmuxa_Z),
	.Y(un1_mtx_bitsel_0_sqmuxa_3_Z)
);
defparam un1_mtx_bitsel_0_sqmuxa_3.INIT=16'hFFF7;
// @6:1085
  CFG3 mtx_consecutive_0_sqmuxa (
	.A(tx_fifo_empty),
	.B(mtx_fiforead_2_sqmuxa_Z),
	.C(mtx_lastframe_Z),
	.Y(mtx_consecutive_0_sqmuxa_Z)
);
defparam mtx_consecutive_0_sqmuxa.INIT=8'h04;
// @6:848
  CFG4 \stxs_bitsel_RNO[2]  (
	.A(un1_stxs_strobetx14_1_Z),
	.B(stxs_bitsel[2]),
	.C(CO1),
	.D(stxs_pktsel_0_sqmuxa_Z),
	.Y(stxs_bitsel_6[2])
);
defparam \stxs_bitsel_RNO[2] .INIT=16'hFF69;
// @6:416
  CFG4 \mtx_state_ns_0[5]  (
	.A(un1_cfg_enable_i),
	.B(N_242),
	.C(mtx_state[5]),
	.D(spi_clk_tick_Z),
	.Y(mtx_state_ns[5])
);
defparam \mtx_state_ns_0[5] .INIT=16'hCCEC;
// @6:297
  CFG2 spi_clk_count_1_sqmuxa (
	.A(un1_cfg_enable_i),
	.B(spi_clk_nextd5),
	.Y(spi_clk_count_1_sqmuxa_0)
);
defparam spi_clk_count_1_sqmuxa.INIT=4'h8;
// @6:288
  CFG2 spi_clk_tick_4 (
	.A(un1_cfg_enable_i),
	.B(spi_clk_nextd5),
	.Y(spi_clk_tick_4_Z)
);
defparam spi_clk_tick_4.INIT=4'h2;
// @6:848
  CFG2 \stxs_datareg_RNO[0]  (
	.A(un1_stxs_datareg_3_sqmuxa_Z),
	.B(tx_fifo_data_out[0]),
	.Y(stxs_datareg_10[0])
);
defparam \stxs_datareg_RNO[0] .INIT=4'h8;
// @6:416
  CFG4 \mtx_state_RNO[2]  (
	.A(mtx_state[2]),
	.B(spi_clk_tick_Z),
	.C(mtx_bitsel7_Z),
	.D(mtx_state_ns_i_0[2]),
	.Y(N_223_i)
);
defparam \mtx_state_RNO[2] .INIT=16'h00E2;
// @6:416
  CFG2 mtx_pktsel_RNO (
	.A(un1_spi_clk_tick_Z),
	.B(mtx_pktsel_1_sqmuxa_Z),
	.Y(un1_mtx_alldone_2_sqmuxa_i)
);
defparam mtx_pktsel_RNO.INIT=4'h2;
// @6:823
  CFG4 stxs_datareg_1_sqmuxa_2_i (
	.A(stxs_datareg5_1_Z),
	.B(un1_stxs_strobetx14_Z),
	.C(stxs_datareg5_1_0_Z),
	.D(stxs_datareg5_3_Z),
	.Y(stxs_datareg_1_sqmuxa_2_i_Z)
);
defparam stxs_datareg_1_sqmuxa_2_i.INIT=16'hB333;
// @6:848
  CFG3 \stxs_datareg_10_iv[6]  (
	.A(tx_fifo_data_out[6]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[6]),
	.Y(stxs_datareg_10[6])
);
defparam \stxs_datareg_10_iv[6] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[7]  (
	.A(tx_fifo_data_out[7]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[7]),
	.Y(stxs_datareg_10[7])
);
defparam \stxs_datareg_10_iv[7] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[3]  (
	.A(tx_fifo_data_out[3]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[3]),
	.Y(stxs_datareg_10[3])
);
defparam \stxs_datareg_10_iv[3] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[4]  (
	.A(tx_fifo_data_out[4]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[4]),
	.Y(stxs_datareg_10[4])
);
defparam \stxs_datareg_10_iv[4] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[5]  (
	.A(tx_fifo_data_out[5]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[5]),
	.Y(stxs_datareg_10[5])
);
defparam \stxs_datareg_10_iv[5] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[2]  (
	.A(tx_fifo_data_out[2]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[2]),
	.Y(stxs_datareg_10[2])
);
defparam \stxs_datareg_10_iv[2] .INIT=8'hF8;
// @6:848
  CFG3 \stxs_datareg_10_iv[1]  (
	.A(tx_fifo_data_out[1]),
	.B(un1_stxs_datareg_3_sqmuxa_Z),
	.C(stxs_datareg_10_iv_0[1]),
	.Y(stxs_datareg_10[1])
);
defparam \stxs_datareg_10_iv[1] .INIT=8'hF8;
// @6:416
  CFG4 \mtx_state_RNO[3]  (
	.A(mtx_state_ns_i_0[3]),
	.B(mtx_state_ns_i_a3_3[3]),
	.C(mtx_state_ns_i_a3_2[3]),
	.D(un1_cfg_enable_i),
	.Y(N_225_i)
);
defparam \mtx_state_RNO[3] .INIT=16'h1500;
// @6:416
  CFG4 mtx_first_RNO_0 (
	.A(un1_spi_clk_tick_Z),
	.B(mtx_first_1_sqmuxa_Z),
	.C(txfifo_dhold_dec[0]),
	.D(mtx_oen_5_sqmuxa_Z),
	.Y(un1_mtx_alldone_2_sqmuxa_2_i)
);
defparam mtx_first_RNO_0.INIT=16'h2022;
// @6:418
  CFG4 un1_sresetn_15 (
	.A(mtx_state_0_sqmuxa_Z),
	.B(txfifo_dhold_dec[0]),
	.C(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.D(mtx_state_0_sqmuxa_2_Z),
	.Y(un1_sresetn_15_0)
);
defparam un1_sresetn_15.INIT=16'hFFAE;
// @6:418
  CFG3 \mtx_bitsel_10[0]  (
	.A(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.B(un1_sresetn_15_0),
	.C(mtx_bitsel[0]),
	.Y(mtx_bitsel_10[0])
);
defparam \mtx_bitsel_10[0] .INIT=8'hED;
// @6:555
  CFG4 \un1_mtx_bitsel_1.SUM[2]  (
	.A(mtx_bitsel[0]),
	.B(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.C(mtx_bitsel[2]),
	.D(mtx_bitsel[1]),
	.Y(N_17)
);
defparam \un1_mtx_bitsel_1.SUM[2] .INIT=16'h0F1E;
// @6:418
  CFG4 \mtx_bitsel_10[1]  (
	.A(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.B(un1_sresetn_15_0),
	.C(mtx_bitsel[1]),
	.D(mtx_bitsel[0]),
	.Y(mtx_bitsel_10[1])
);
defparam \mtx_bitsel_10[1] .INIT=16'hFCED;
// @6:555
  CFG4 \un1_mtx_bitsel_1.CO2  (
	.A(mtx_bitsel[0]),
	.B(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.C(mtx_bitsel[2]),
	.D(mtx_bitsel[1]),
	.Y(CO2)
);
defparam \un1_mtx_bitsel_1.CO2 .INIT=16'h3332;
// @6:418
  CFG2 \mtx_bitsel_10[2]  (
	.A(un1_sresetn_15_0),
	.B(N_17),
	.Y(mtx_bitsel_10[2])
);
defparam \mtx_bitsel_10[2] .INIT=4'hB;
// @6:555
  CFG3 \un1_mtx_bitsel_1.CO3  (
	.A(mtx_bitsel[3]),
	.B(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.C(CO2),
	.Y(CO3)
);
defparam \un1_mtx_bitsel_1.CO3 .INIT=8'hF2;
// @6:418
  CFG4 \mtx_bitsel_10[3]  (
	.A(CO2),
	.B(un1_sresetn_15_0),
	.C(mtx_bitsel[3]),
	.D(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.Y(mtx_bitsel_10[3])
);
defparam \mtx_bitsel_10[3] .INIT=16'h1221;
// @6:418
  CFG4 \mtx_bitsel_10[4]  (
	.A(un1_sresetn_15_0),
	.B(CO3),
	.C(mtx_bitsel[4]),
	.D(un1_mtx_bitsel_0_sqmuxa_3_Z),
	.Y(mtx_bitsel_10[4])
);
defparam \mtx_bitsel_10[4] .INIT=16'h1441;
// @6:1085
  spi_clockmux_0 UCLKMUX1 (
	.clock_rx_mux1(clock_rx_mux1),
	.SPISCLKO_0_c(SPISCLKO_0_c),
	.SPIMODE(SPIMODE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_chanctrl_Z3_1_0 */

module spi_8s_8s_8s_255s_0_0_1_0s_1_0 (
  rx_fifo_data_out,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  prdata_regs,
  SPISCLKO_0_c,
  SPISDI_0_c,
  SPISDO_0_c,
  rx_fifo_empty_i,
  tx_fifo_full_i,
  rx_fifo_read_1_2,
  tx_fifo_write_sig_0_sqmuxa,
  tx_fifo_write_sig12,
  CoreResetP_C0_0_MSS_HPMS_READY,
  FCCC_C0_0_GL0,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CORESPI_C1_0_SPIINT,
  SPISS_0_c
)
;
output [7:0] rx_fifo_data_out ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
input [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output [7:0] prdata_regs ;
output SPISCLKO_0_c ;
input SPISDI_0_c ;
output SPISDO_0_c ;
output rx_fifo_empty_i ;
output tx_fifo_full_i ;
output rx_fifo_read_1_2 ;
input tx_fifo_write_sig_0_sqmuxa ;
input tx_fifo_write_sig12 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
input FCCC_C0_0_GL0 ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
output CORESPI_C1_0_SPIINT ;
output SPISS_0_c ;
wire SPISCLKO_0_c ;
wire SPISDI_0_c ;
wire SPISDO_0_c ;
wire rx_fifo_empty_i ;
wire tx_fifo_full_i ;
wire rx_fifo_read_1_2 ;
wire tx_fifo_write_sig_0_sqmuxa ;
wire tx_fifo_write_sig12 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire FCCC_C0_0_GL0 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CORESPI_C1_0_SPIINT ;
wire SPISS_0_c ;
wire [0:0] cfg_ssel;
wire [8:8] fifo_mem_q;
wire [7:0] clk_div_val;
wire [2:0] cfg_cmdsize;
wire [7:0] tx_fifo_data_out;
wire [7:0] rx_fifo_data_in;
wire master_ssel_out ;
wire cfg_enable ;
wire SPIMODE ;
wire rx_channel_overflow ;
wire tx_channel_underflow ;
wire rx_cmdsize ;
wire rx_pktend ;
wire tx_fifo_write ;
wire rx_done ;
wire rx_fifo_read ;
wire tx_done ;
wire tx_fifo_full ;
wire prdata_1 ;
wire mtx_busy ;
wire mtx_rxbusy ;
wire tx_fifo_empty ;
wire stxs_state ;
wire rx_fifo_empty ;
wire fiforsttx ;
wire fiforstrx ;
wire cfg_frameurun ;
wire tx_fifo_last_out ;
wire PWRITE_m ;
wire tx_fifo_read ;
wire tx_fifo_empty_i ;
wire rx_fifo_first_in ;
wire rx_fifo_write_i ;
wire rx_fifo_write ;
wire GND ;
wire VCC ;
// @10:138
  CFG4 \SPISS[0]  (
	.A(master_ssel_out),
	.B(cfg_ssel[0]),
	.C(cfg_enable),
	.D(SPIMODE),
	.Y(SPISS_0_c)
);
defparam \SPISS[0] .INIT=16'hBFFF;
// @10:166
  spi_rf_8s_255s_0_1_0 URF (
	.prdata_regs(prdata_regs[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.fifo_mem_q_0(fifo_mem_q[8]),
	.clk_div_val(clk_div_val[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.cfg_ssel_0(cfg_ssel[0]),
	.cfg_cmdsize(cfg_cmdsize[2:0]),
	.CORESPI_C1_0_SPIINT(CORESPI_C1_0_SPIINT),
	.rx_channel_overflow(rx_channel_overflow),
	.tx_channel_underflow(tx_channel_underflow),
	.rx_cmdsize(rx_cmdsize),
	.rx_pktend(rx_pktend),
	.tx_fifo_write(tx_fifo_write),
	.rx_done(rx_done),
	.rx_fifo_read(rx_fifo_read),
	.tx_done(tx_done),
	.master_ssel_out(master_ssel_out),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.tx_fifo_full(tx_fifo_full),
	.prdata_1(prdata_1),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.mtx_busy(mtx_busy),
	.mtx_rxbusy(mtx_rxbusy),
	.tx_fifo_empty(tx_fifo_empty),
	.stxs_state(stxs_state),
	.rx_fifo_empty(rx_fifo_empty),
	.fiforsttx(fiforsttx),
	.fiforstrx(fiforstrx),
	.SPIMODE(SPIMODE),
	.cfg_enable(cfg_enable),
	.cfg_frameurun(cfg_frameurun),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY)
);
// @10:214
  spi_control_8s_0 UCON (
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.rx_fifo_read_1z(rx_fifo_read),
	.tx_fifo_write(tx_fifo_write),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.prdata_1(prdata_1),
	.tx_fifo_write_sig_0_sqmuxa(tx_fifo_write_sig_0_sqmuxa),
	.rx_fifo_read_1_2_1z(rx_fifo_read_1_2),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE)
);
// @10:236
  spi_fifo_8s_8s_3_1_0 UTXF (
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.tx_fifo_data_out(tx_fifo_data_out[7:0]),
	.fiforsttx(fiforsttx),
	.tx_fifo_last_out(tx_fifo_last_out),
	.tx_fifo_write(tx_fifo_write),
	.PWRITE_m(PWRITE_m),
	.tx_fifo_read(tx_fifo_read),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.tx_fifo_empty_i(tx_fifo_empty_i),
	.tx_fifo_empty(tx_fifo_empty),
	.tx_fifo_full_i(tx_fifo_full_i),
	.tx_fifo_full(tx_fifo_full)
);
// @10:262
  spi_fifo_8s_8s_3_0_1_0 URXF (
	.rx_fifo_data_in(rx_fifo_data_in[7:0]),
	.rx_fifo_data_out(rx_fifo_data_out[7:0]),
	.fifo_mem_q_0(fifo_mem_q[8]),
	.rx_fifo_read(rx_fifo_read),
	.fiforstrx(fiforstrx),
	.rx_channel_overflow(rx_channel_overflow),
	.rx_fifo_first_in(rx_fifo_first_in),
	.rx_fifo_write_i(rx_fifo_write_i),
	.rx_fifo_write(rx_fifo_write),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.rx_fifo_empty_i(rx_fifo_empty_i),
	.rx_fifo_empty(rx_fifo_empty)
);
// @10:292
  spi_chanctrl_Z3_1_0 UCC (
	.cfg_cmdsize(cfg_cmdsize[2:0]),
	.clk_div_val(clk_div_val[7:0]),
	.rx_fifo_data_in(rx_fifo_data_in[7:0]),
	.tx_fifo_data_out(tx_fifo_data_out[7:0]),
	.tx_fifo_read(tx_fifo_read),
	.cfg_frameurun(cfg_frameurun),
	.tx_done(tx_done),
	.PWRITE_m_1z(PWRITE_m),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.prdata_1(prdata_1),
	.tx_channel_underflow(tx_channel_underflow),
	.SPISDO_0_c(SPISDO_0_c),
	.tx_fifo_empty(tx_fifo_empty),
	.SPIMODE(SPIMODE),
	.SPISDI_0_c(SPISDI_0_c),
	.cfg_enable(cfg_enable),
	.tx_fifo_empty_i(tx_fifo_empty_i),
	.SPISCLKO_0_c(SPISCLKO_0_c),
	.rx_done(rx_done),
	.rx_cmdsize_1z(rx_cmdsize),
	.master_ssel_out(master_ssel_out),
	.rx_pktend(rx_pktend),
	.mtx_rxbusy_1z(mtx_rxbusy),
	.stxs_state_1z(stxs_state),
	.rx_fifo_first_in(rx_fifo_first_in),
	.tx_fifo_last_out(tx_fifo_last_out),
	.mtx_busy_1z(mtx_busy),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.rx_fifo_write_i(rx_fifo_write_i),
	.rx_fifo_write(rx_fifo_write)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_8s_8s_8s_255s_0_0_1_0s_1_0 */

module CORESPI_Z4_0 (
  prdata_regs,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  rx_fifo_data_out,
  SPISS_0_c,
  CORESPI_C1_0_SPIINT,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  FCCC_C0_0_GL0,
  CoreResetP_C0_0_MSS_HPMS_READY,
  tx_fifo_write_sig12,
  tx_fifo_write_sig_0_sqmuxa,
  rx_fifo_read_1_2,
  tx_fifo_full_i,
  rx_fifo_empty_i,
  SPISDO_0_c,
  SPISDI_0_c,
  SPISCLKO_0_c
)
;
output [7:0] prdata_regs ;
input [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [7:0] rx_fifo_data_out ;
output SPISS_0_c ;
output CORESPI_C1_0_SPIINT ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input FCCC_C0_0_GL0 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
input tx_fifo_write_sig12 ;
input tx_fifo_write_sig_0_sqmuxa ;
output rx_fifo_read_1_2 ;
output tx_fifo_full_i ;
output rx_fifo_empty_i ;
output SPISDO_0_c ;
input SPISDI_0_c ;
output SPISCLKO_0_c ;
wire SPISS_0_c ;
wire CORESPI_C1_0_SPIINT ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire FCCC_C0_0_GL0 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire tx_fifo_write_sig12 ;
wire tx_fifo_write_sig_0_sqmuxa ;
wire rx_fifo_read_1_2 ;
wire tx_fifo_full_i ;
wire rx_fifo_empty_i ;
wire SPISDO_0_c ;
wire SPISDI_0_c ;
wire SPISCLKO_0_c ;
wire GND ;
wire VCC ;
// @11:130
  spi_8s_8s_8s_255s_0_0_1_0s_1_0 USPI (
	.rx_fifo_data_out(rx_fifo_data_out[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.prdata_regs(prdata_regs[7:0]),
	.SPISCLKO_0_c(SPISCLKO_0_c),
	.SPISDI_0_c(SPISDI_0_c),
	.SPISDO_0_c(SPISDO_0_c),
	.rx_fifo_empty_i(rx_fifo_empty_i),
	.tx_fifo_full_i(tx_fifo_full_i),
	.rx_fifo_read_1_2(rx_fifo_read_1_2),
	.tx_fifo_write_sig_0_sqmuxa(tx_fifo_write_sig_0_sqmuxa),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CORESPI_C1_0_SPIINT(CORESPI_C1_0_SPIINT),
	.SPISS_0_c(SPISS_0_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORESPI_Z4_0 */

module CORESPI_C1 (
  rx_fifo_data_out,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  prdata_regs,
  SPISCLKO_0_c,
  SPISDI_0_c,
  SPISDO_0_c,
  rx_fifo_empty_i,
  tx_fifo_full_i,
  rx_fifo_read_1_2,
  tx_fifo_write_sig_0_sqmuxa,
  tx_fifo_write_sig12,
  CoreResetP_C0_0_MSS_HPMS_READY,
  FCCC_C0_0_GL0,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CORESPI_C1_0_SPIINT,
  SPISS_0_c
)
;
output [7:0] rx_fifo_data_out ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
input [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output [7:0] prdata_regs ;
output SPISCLKO_0_c ;
input SPISDI_0_c ;
output SPISDO_0_c ;
output rx_fifo_empty_i ;
output tx_fifo_full_i ;
output rx_fifo_read_1_2 ;
input tx_fifo_write_sig_0_sqmuxa ;
input tx_fifo_write_sig12 ;
input CoreResetP_C0_0_MSS_HPMS_READY ;
input FCCC_C0_0_GL0 ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
output CORESPI_C1_0_SPIINT ;
output SPISS_0_c ;
wire SPISCLKO_0_c ;
wire SPISDI_0_c ;
wire SPISDO_0_c ;
wire rx_fifo_empty_i ;
wire tx_fifo_full_i ;
wire rx_fifo_read_1_2 ;
wire tx_fifo_write_sig_0_sqmuxa ;
wire tx_fifo_write_sig12 ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire FCCC_C0_0_GL0 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CORESPI_C1_0_SPIINT ;
wire SPISS_0_c ;
wire GND ;
wire VCC ;
// @13:138
  CORESPI_Z4_0 CORESPI_C1_0 (
	.prdata_regs(prdata_regs[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.rx_fifo_data_out(rx_fifo_data_out[7:0]),
	.SPISS_0_c(SPISS_0_c),
	.CORESPI_C1_0_SPIINT(CORESPI_C1_0_SPIINT),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.tx_fifo_write_sig12(tx_fifo_write_sig12),
	.tx_fifo_write_sig_0_sqmuxa(tx_fifo_write_sig_0_sqmuxa),
	.rx_fifo_read_1_2(rx_fifo_read_1_2),
	.tx_fifo_full_i(tx_fifo_full_i),
	.rx_fifo_empty_i(rx_fifo_empty_i),
	.SPISDO_0_c(SPISDO_0_c),
	.SPISDI_0_c(SPISDI_0_c),
	.SPISCLKO_0_c(SPISCLKO_0_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORESPI_C1 */

module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL0
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @21:18
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
//@22:57
// @21:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007F90000044974000318C6318C1F18C61EC0404040403F18;
defparam CCC_INST.VCOFREQUENCY=512.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @22:57
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module MSS_C0_MSS (
  MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  FCCC_C0_0_GL0,
  MMUART_0_RXD_F2M_c,
  FCCC_C0_0_LOCK,
  OR3_1_Y,
  OR3_0_Y,
  CAN_RX_F2M_c,
  GPIO_9_M2F_c,
  GPIO_8_M2F_c,
  GPIO_7_M2F_c,
  GPIO_6_M2F_c,
  GPIO_5_M2F_c,
  MMUART_0_TXD_M2F_c,
  GPIO_0_M2F_c,
  GPIO_1_M2F_c,
  MSS_C0_MSS_0_MSS_RESET_N_M2F,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N,
  CAN_TX_M2F_c,
  GPIO_3_M2F_c,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  SPI_0_CLK,
  SPI_0_DI,
  SPI_0_DO,
  SPI_0_SS0
)
;
input [7:0] MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA ;
output [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [6:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input FCCC_C0_0_GL0 ;
input MMUART_0_RXD_F2M_c ;
input FCCC_C0_0_LOCK ;
input OR3_1_Y ;
input OR3_0_Y ;
input CAN_RX_F2M_c ;
output GPIO_9_M2F_c ;
output GPIO_8_M2F_c ;
output GPIO_7_M2F_c ;
output GPIO_6_M2F_c ;
output GPIO_5_M2F_c ;
output MMUART_0_TXD_M2F_c ;
output GPIO_0_M2F_c ;
output GPIO_1_M2F_c ;
output MSS_C0_MSS_0_MSS_RESET_N_M2F ;
output CoreAPB3_C0_0_APBmslave0_PWRITE ;
output CoreAPB3_C0_0_APBmslave0_PENABLE ;
output MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N ;
output CAN_TX_M2F_c ;
output GPIO_3_M2F_c ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
output CoreAPB3_C0_0_APBmslave0_PSELx ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
input SPI_0_DI ;
output SPI_0_DO /* synthesis syn_tristate = 1 */ ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
wire FCCC_C0_0_GL0 ;
wire MMUART_0_RXD_F2M_c ;
wire FCCC_C0_0_LOCK ;
wire OR3_1_Y ;
wire OR3_0_Y ;
wire CAN_RX_F2M_c ;
wire GPIO_9_M2F_c ;
wire GPIO_8_M2F_c ;
wire GPIO_7_M2F_c ;
wire GPIO_6_M2F_c ;
wire GPIO_5_M2F_c ;
wire MMUART_0_TXD_M2F_c ;
wire GPIO_0_M2F_c ;
wire GPIO_1_M2F_c ;
wire MSS_C0_MSS_0_MSS_RESET_N_M2F ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N ;
wire CAN_TX_M2F_c ;
wire GPIO_3_M2F_c ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire SPI_0_CLK ;
wire SPI_0_DI ;
wire SPI_0_DO ;
wire SPI_0_SS0 ;
wire [19:16] MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:0] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [31:8] FIC_0_APB_M_PWDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire SPI_0_SS0_PAD_Y ;
wire MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI_0_DI_PAD_Y ;
wire SPI_0_CLK_PAD_Y ;
wire MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT ;
wire MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE ;
wire m4_1 ;
wire MSS_C0_MSS_0_FIC_0_APB_MASTER_PSELx ;
wire g0_0 ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_TX_EN_N_M2F ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @24:843
  BIBUF SPI_0_SS0_PAD (
	.Y(SPI_0_SS0_PAD_Y),
	.PAD(SPI_0_SS0),
	.D(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.E(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE)
);
// @24:834
  TRIBUFF SPI_0_DO_PAD (
	.PAD(SPI_0_DO),
	.D(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.E(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE)
);
// @24:826
  INBUF SPI_0_DI_PAD (
	.Y(SPI_0_DI_PAD_Y),
	.PAD(SPI_0_DI)
);
// @24:815
  BIBUF SPI_0_CLK_PAD (
	.Y(SPI_0_CLK_PAD_Y),
	.PAD(SPI_0_CLK),
	.D(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT),
	.E(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE)
);
  CFG4 MSS_ADLIB_INST_RNIR7C32_0 (
	.A(MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[19]),
	.B(m4_1),
	.C(MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[18]),
	.D(MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[17]),
	.Y(CoreAPB3_C0_0_APBmslave0_PSELx)
);
defparam MSS_ADLIB_INST_RNIR7C32_0.INIT=16'h0004;
  CFG2 MSS_ADLIB_INST_RNIUFUQ_0 (
	.A(MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[16]),
	.B(MSS_C0_MSS_0_FIC_0_APB_MASTER_PSELx),
	.Y(m4_1)
);
defparam MSS_ADLIB_INST_RNIUFUQ_0.INIT=4'h4;
  CFG2 MSS_ADLIB_INST_RNIUFUQ (
	.A(MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[16]),
	.B(MSS_C0_MSS_0_FIC_0_APB_MASTER_PSELx),
	.Y(g0_0)
);
defparam MSS_ADLIB_INST_RNIUFUQ.INIT=4'h8;
  CFG4 MSS_ADLIB_INST_RNIR7C32 (
	.A(MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[19]),
	.B(g0_0),
	.C(MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[18]),
	.D(MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[17]),
	.Y(CoreAPB3_C0_0_APBmslave1_PSELx)
);
defparam MSS_ADLIB_INST_RNIR7C32.INIT=16'h0004;
// @24:320
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(GPIO_3_M2F_c),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EN_N_M2F),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TX_M2F_c),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:20], MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[19:16], FIC_0_APB_M_PADDR[15:7], CoreAPB3_C0_0_APBmslave0_PADDR[6:2], FIC_0_APB_M_PADDR[1:0]}),
	.F_HM0_ENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.F_HM0_SEL(MSS_C0_MSS_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({FIC_0_APB_M_PWDATA[31:8], CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]}),
	.F_HM0_WRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_C0_MSS_0_MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(GPIO_1_M2F_c),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(GPIO_0_M2F_c),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART_0_TXD_M2F_c),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(GPIO_5_M2F_c),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(GPIO_6_M2F_c),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(GPIO_7_M2F_c),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(GPIO_8_M2F_c),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(GPIO_9_M2F_c),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(CAN_RX_F2M_c),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, OR3_1_Y, OR3_0_Y}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[7:0]}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(FCCC_C0_0_LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(MMUART_0_RXD_F2M_c),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(FCCC_C0_0_GL0),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(SPI_0_CLK_PAD_Y),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(SPI_0_DI_PAD_Y),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(SPI_0_SS0_PAD_Y),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000001203610300003000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C35C00008800609080208003FFFFE4000000000020000000000F0F01C000001825744010842108421000001FE34001FF80000004000000000200D1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=128.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MSS_C0_MSS */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
//@27:46
// @26:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @27:46
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module MSS_C0 (
  CAN_RX_F2M,
  DEVRST_N,
  MMUART_0_RXD_F2M,
  SPISDI,
  SPISDI_0,
  SPI_0_DI,
  CAN_TX_M2F,
  GPIO_0_M2F,
  GPIO_1_M2F,
  GPIO_3_M2F,
  GPIO_5_M2F,
  GPIO_6_M2F,
  GPIO_7_M2F,
  GPIO_8_M2F,
  GPIO_9_M2F,
  MMUART_0_TXD_M2F,
  SPISCLKO,
  SPISCLKO_0,
  SPISDO,
  SPISDO_0,
  SPISS,
  SPISS_0,
  SPI_0_DO,
  SPI_0_CLK,
  SPI_0_SS0
)
;
input CAN_RX_F2M ;
input DEVRST_N ;
input MMUART_0_RXD_F2M ;
input SPISDI ;
input SPISDI_0 ;
input SPI_0_DI ;
output CAN_TX_M2F ;
output GPIO_0_M2F ;
output GPIO_1_M2F ;
output GPIO_3_M2F ;
output GPIO_5_M2F ;
output GPIO_6_M2F ;
output GPIO_7_M2F ;
output GPIO_8_M2F ;
output GPIO_9_M2F ;
output MMUART_0_TXD_M2F ;
output SPISCLKO ;
output SPISCLKO_0 ;
output SPISDO ;
output SPISDO_0 ;
output SPISS ;
output SPISS_0 ;
output SPI_0_DO /* synthesis syn_tristate = 1 */ ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
wire CAN_RX_F2M ;
wire DEVRST_N ;
wire MMUART_0_RXD_F2M ;
wire SPISDI ;
wire SPISDI_0 ;
wire SPI_0_DI ;
wire CAN_TX_M2F ;
wire GPIO_0_M2F ;
wire GPIO_1_M2F ;
wire GPIO_3_M2F ;
wire GPIO_5_M2F ;
wire GPIO_6_M2F ;
wire GPIO_7_M2F ;
wire GPIO_8_M2F ;
wire GPIO_9_M2F ;
wire MMUART_0_TXD_M2F ;
wire SPISCLKO ;
wire SPISCLKO_0 ;
wire SPISDO ;
wire SPISDO_0 ;
wire SPISS ;
wire SPISS_0 ;
wire SPI_0_DO ;
wire SPI_0_CLK ;
wire SPI_0_SS0 ;
wire [6:2] CoreAPB3_C0_0_APBmslave0_PADDR;
wire [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA;
wire [7:0] MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA;
wire [7:0] \CORESPI_C1_0.CORESPI_C1_0.USPI.rx_fifo_data_out ;
wire [7:0] \CORESPI_C0_0.CORESPI_C0_0.USPI.rx_fifo_data_out ;
wire [7:0] \CORESPI_C0_0.CORESPI_C0_0.USPI.prdata_regs ;
wire [7:0] \CORESPI_C1_0.CORESPI_C1_0.USPI.prdata_regs ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire GND ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire FCCC_C0_0_GL0 ;
wire MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire MSS_C0_MSS_0_MSS_RESET_N_M2F ;
wire CoreResetP_C0_0_MSS_HPMS_READY ;
wire CORESPI_C0_0_SPIINT ;
wire CORESPI_C1_0_SPIINT ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire OR3_0_Y ;
wire OR3_1_Y ;
wire VCC ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire \CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig_0_sqmuxa  ;
wire \CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig12  ;
wire CAN_RX_F2M_c ;
wire MMUART_0_RXD_F2M_c ;
wire SPISDI_c ;
wire SPISDI_0_c ;
wire CAN_TX_M2F_c ;
wire GPIO_0_M2F_c ;
wire GPIO_1_M2F_c ;
wire GPIO_3_M2F_c ;
wire GPIO_5_M2F_c ;
wire GPIO_6_M2F_c ;
wire GPIO_7_M2F_c ;
wire GPIO_8_M2F_c ;
wire GPIO_9_M2F_c ;
wire MMUART_0_TXD_M2F_c ;
wire SPISCLKO_c ;
wire SPISCLKO_0_c ;
wire SPISDO_c ;
wire SPISDO_0_c ;
wire SPISS_c ;
wire SPISS_0_c ;
wire \CORESPI_C0_0.CORESPI_C0_0.USPI.un1_PADDR  ;
wire \CORESPI_C1_0.CORESPI_C1_0.USPI.UCON.rx_fifo_read_1_2  ;
wire \CORESPI_C1_0.CORESPI_C1_0.USPI.rx_fifo_empty_i  ;
wire \CORESPI_C0_0.CORESPI_C0_0.USPI.tx_fifo_full_i  ;
wire \CORESPI_C1_0.CORESPI_C1_0.USPI.tx_fifo_full_i  ;
wire \CORESPI_C0_0.CORESPI_C0_0.USPI.rx_fifo_empty_i  ;
// @28:43
  INBUF CAN_RX_F2M_ibuf (
	.Y(CAN_RX_F2M_c),
	.PAD(CAN_RX_F2M)
);
// @28:45
  INBUF MMUART_0_RXD_F2M_ibuf (
	.Y(MMUART_0_RXD_F2M_c),
	.PAD(MMUART_0_RXD_F2M)
);
// @28:46
  INBUF SPISDI_ibuf (
	.Y(SPISDI_c),
	.PAD(SPISDI)
);
// @28:47
  INBUF SPISDI_0_ibuf (
	.Y(SPISDI_0_c),
	.PAD(SPISDI_0)
);
// @28:52
  OUTBUF CAN_TX_M2F_obuf (
	.PAD(CAN_TX_M2F),
	.D(CAN_TX_M2F_c)
);
// @28:53
  OUTBUF GPIO_0_M2F_obuf (
	.PAD(GPIO_0_M2F),
	.D(GPIO_0_M2F_c)
);
// @28:54
  OUTBUF GPIO_1_M2F_obuf (
	.PAD(GPIO_1_M2F),
	.D(GPIO_1_M2F_c)
);
// @28:55
  OUTBUF GPIO_3_M2F_obuf (
	.PAD(GPIO_3_M2F),
	.D(GPIO_3_M2F_c)
);
// @28:56
  OUTBUF GPIO_5_M2F_obuf (
	.PAD(GPIO_5_M2F),
	.D(GPIO_5_M2F_c)
);
// @28:57
  OUTBUF GPIO_6_M2F_obuf (
	.PAD(GPIO_6_M2F),
	.D(GPIO_6_M2F_c)
);
// @28:58
  OUTBUF GPIO_7_M2F_obuf (
	.PAD(GPIO_7_M2F),
	.D(GPIO_7_M2F_c)
);
// @28:59
  OUTBUF GPIO_8_M2F_obuf (
	.PAD(GPIO_8_M2F),
	.D(GPIO_8_M2F_c)
);
// @28:60
  OUTBUF GPIO_9_M2F_obuf (
	.PAD(GPIO_9_M2F),
	.D(GPIO_9_M2F_c)
);
// @28:61
  OUTBUF MMUART_0_TXD_M2F_obuf (
	.PAD(MMUART_0_TXD_M2F),
	.D(MMUART_0_TXD_M2F_c)
);
// @28:62
  OUTBUF SPISCLKO_obuf (
	.PAD(SPISCLKO),
	.D(SPISCLKO_c)
);
// @28:63
  OUTBUF SPISCLKO_0_obuf (
	.PAD(SPISCLKO_0),
	.D(SPISCLKO_0_c)
);
// @28:64
  OUTBUF SPISDO_obuf (
	.PAD(SPISDO),
	.D(SPISDO_c)
);
// @28:65
  OUTBUF SPISDO_0_obuf (
	.PAD(SPISDO_0),
	.D(SPISDO_0_c)
);
// @28:66
  OUTBUF SPISS_obuf (
	.PAD(SPISS),
	.D(SPISS_c)
);
// @28:67
  OUTBUF SPISS_0_obuf (
	.PAD(SPISS_0),
	.D(SPISS_0_c)
);
// @28:473
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @28:456
  OR3 OR3_1 (
	.Y(OR3_1_Y),
	.A(CORESPI_C1_0_SPIINT),
	.B(\CORESPI_C1_0.CORESPI_C1_0.USPI.rx_fifo_empty_i ),
	.C(\CORESPI_C1_0.CORESPI_C1_0.USPI.tx_fifo_full_i )
);
// @28:446
  OR3 OR3_0 (
	.Y(OR3_0_Y),
	.A(CORESPI_C0_0_SPIINT),
	.B(\CORESPI_C0_0.CORESPI_C0_0.USPI.rx_fifo_empty_i ),
	.C(\CORESPI_C0_0.CORESPI_C0_0.USPI.tx_fifo_full_i )
);
// @28:288
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.prdata_regs_0(\CORESPI_C0_0.CORESPI_C0_0.USPI.prdata_regs [7:0]),
	.rx_fifo_data_out_0(\CORESPI_C0_0.CORESPI_C0_0.USPI.rx_fifo_data_out [7:0]),
	.rx_fifo_data_out(\CORESPI_C1_0.CORESPI_C1_0.USPI.rx_fifo_data_out [7:0]),
	.prdata_regs(\CORESPI_C1_0.CORESPI_C1_0.USPI.prdata_regs [7:0]),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.un1_PADDR(\CORESPI_C0_0.CORESPI_C0_0.USPI.un1_PADDR ),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx)
);
// @28:314
  CoreResetP_C0 CoreResetP_C0_0 (
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.SYSRESET_0_POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.MSS_C0_MSS_0_MSS_RESET_N_M2F(MSS_C0_MSS_0_MSS_RESET_N_M2F),
	.MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N(MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N)
);
// @28:335
  CORESPI_C0 CORESPI_C0_0 (
	.rx_fifo_data_out(\CORESPI_C0_0.CORESPI_C0_0.USPI.rx_fifo_data_out [7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.prdata_regs(\CORESPI_C0_0.CORESPI_C0_0.USPI.prdata_regs [7:0]),
	.SPISCLKO_c(SPISCLKO_c),
	.SPISDI_c(SPISDI_c),
	.SPISDO_c(SPISDO_c),
	.rx_fifo_empty_i(\CORESPI_C0_0.CORESPI_C0_0.USPI.rx_fifo_empty_i ),
	.tx_fifo_full_i(\CORESPI_C0_0.CORESPI_C0_0.USPI.tx_fifo_full_i ),
	.un1_PADDR(\CORESPI_C0_0.CORESPI_C0_0.USPI.un1_PADDR ),
	.tx_fifo_write_sig12(\CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig12 ),
	.tx_fifo_write_sig_0_sqmuxa(\CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig_0_sqmuxa ),
	.rx_fifo_read_1_2(\CORESPI_C1_0.CORESPI_C1_0.USPI.UCON.rx_fifo_read_1_2 ),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CORESPI_C0_0_SPIINT(CORESPI_C0_0_SPIINT),
	.SPISS_c(SPISS_c)
);
// @28:362
  CORESPI_C1 CORESPI_C1_0 (
	.rx_fifo_data_out(\CORESPI_C1_0.CORESPI_C1_0.USPI.rx_fifo_data_out [7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.prdata_regs(\CORESPI_C1_0.CORESPI_C1_0.USPI.prdata_regs [7:0]),
	.SPISCLKO_0_c(SPISCLKO_0_c),
	.SPISDI_0_c(SPISDI_0_c),
	.SPISDO_0_c(SPISDO_0_c),
	.rx_fifo_empty_i(\CORESPI_C1_0.CORESPI_C1_0.USPI.rx_fifo_empty_i ),
	.tx_fifo_full_i(\CORESPI_C1_0.CORESPI_C1_0.USPI.tx_fifo_full_i ),
	.rx_fifo_read_1_2(\CORESPI_C1_0.CORESPI_C1_0.USPI.UCON.rx_fifo_read_1_2 ),
	.tx_fifo_write_sig_0_sqmuxa(\CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig_0_sqmuxa ),
	.tx_fifo_write_sig12(\CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig12 ),
	.CoreResetP_C0_0_MSS_HPMS_READY(CoreResetP_C0_0_MSS_HPMS_READY),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CORESPI_C1_0_SPIINT(CORESPI_C1_0_SPIINT),
	.SPISS_0_c(SPISS_0_c)
);
// @28:389
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @28:398
  MSS_C0_MSS MSS_C0_MSS_0 (
	.MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA(MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[6:2]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MMUART_0_RXD_F2M_c(MMUART_0_RXD_F2M_c),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OR3_1_Y(OR3_1_Y),
	.OR3_0_Y(OR3_0_Y),
	.CAN_RX_F2M_c(CAN_RX_F2M_c),
	.GPIO_9_M2F_c(GPIO_9_M2F_c),
	.GPIO_8_M2F_c(GPIO_8_M2F_c),
	.GPIO_7_M2F_c(GPIO_7_M2F_c),
	.GPIO_6_M2F_c(GPIO_6_M2F_c),
	.GPIO_5_M2F_c(GPIO_5_M2F_c),
	.MMUART_0_TXD_M2F_c(MMUART_0_TXD_M2F_c),
	.GPIO_0_M2F_c(GPIO_0_M2F_c),
	.GPIO_1_M2F_c(GPIO_1_M2F_c),
	.MSS_C0_MSS_0_MSS_RESET_N_M2F(MSS_C0_MSS_0_MSS_RESET_N_M2F),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N(MSS_C0_MSS_0_FIC_2_APB_M_PRESET_N),
	.CAN_TX_M2F_c(CAN_TX_M2F_c),
	.GPIO_3_M2F_c(GPIO_3_M2F_c),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.SPI_0_CLK(SPI_0_CLK),
	.SPI_0_DI(SPI_0_DI),
	.SPI_0_DO(SPI_0_DO),
	.SPI_0_SS0(SPI_0_SS0)
);
// @28:466
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MSS_C0 */

