// Seed: 413154999
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  output wire _id_5;
  output wire id_4;
  bufif1 primCall (id_4, id_2, id_1);
  input wire id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_3
  );
  wire [1 'b0 : 1] id_6, id_7;
endmodule
