{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Restructure Multiplexers Off " "Mode behavior is affected by advanced setting Restructure Multiplexers (default for this mode is Off)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1525163384062 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1525163384062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525163384069 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PeripheralBridge EPM570T144C5 " "Selected device EPM570T144C5 for design \"PeripheralBridge\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525163384083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525163384147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525163384147 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1525163384188 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525163384272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525163384272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Device EPM1270T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525163384272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525163384272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525163384272 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525163384272 ""}
{ "Info" "ISTA_SDC_FOUND" "PeripheralBridge.out.sdc " "Reading SDC File: 'PeripheralBridge.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525163384421 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|FreqDivider:ClkDiv\|ClkOut " "Node: Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|FreqDivider:ClkDiv\|ClkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|ConvertCounter\[3\] Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|FreqDivider:ClkDiv\|ClkOut " "Register Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|ConvertCounter\[3\] is being clocked by Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|FreqDivider:ClkDiv\|ClkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525163384428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525163384428 "|PeripheralBridge|Port0Mux:Port4|DedicatedFunctionController:DedicatedPort|FreqDivider:ClkDiv|ClkOut"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1525163384434 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525163384434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525163384434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000           NE " "  10.000           NE" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525163384434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       SysClk " "  10.000       SysClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525163384434 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525163384434 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525163384447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525163384447 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1525163384454 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "SysClk Global clock in PIN 20 " "Automatically promoted some destinations of signal \"SysClk\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|FreqDivider:ClkDiv\|EdgeDetector:FreqDoubler\|DoubleClk " "Destination \"Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|FreqDivider:ClkDiv\|EdgeDetector:FreqDoubler\|DoubleClk\" may be non-global or may not use global clock" {  } { { "EdgeDetector.vhd" "" { Text "F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/EdgeDetector.vhd" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1525163384480 ""}  } { { "PeripheralBridge.vhd" "" { Text "F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/PeripheralBridge.vhd" 22 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1525163384480 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "FSMCController:FSMCCtrl\|InDataClk Global clock " "Automatically promoted signal \"FSMCController:FSMCCtrl\|InDataClk\" to use Global clock" {  } { { "FSMCController.vhd" "" { Text "F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/FSMCController.vhd" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1525163384481 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|FreqDivider:ClkDiv\|ClkOut Global clock " "Automatically promoted some destinations of signal \"Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|FreqDivider:ClkDiv\|ClkOut\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|FreqDivider:ClkDiv\|ClkOut " "Destination \"Port0Mux:Port4\|DedicatedFunctionController:DedicatedPort\|FreqDivider:ClkDiv\|ClkOut\" may be non-global or may not use global clock" {  } { { "FreqDivider.vhd" "" { Text "F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/FreqDivider.vhd" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1525163384481 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Port0Mux:Port4\|PortController:GenericPort\|IOPort\[5\]~18 " "Destination \"Port0Mux:Port4\|PortController:GenericPort\|IOPort\[5\]~18\" may be non-global or may not use global clock" {  } { { "PortController.vhd" "" { Text "F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/PortController.vhd" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1525163384481 ""}  } { { "FreqDivider.vhd" "" { Text "F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/FreqDivider.vhd" 11 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1525163384481 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ParPortController:ParPort\|InternalClk Global clock " "Automatically promoted some destinations of signal \"ParPortController:ParPort\|InternalClk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ParPortController:ParPort\|IOClk~0 " "Destination \"ParPortController:ParPort\|IOClk~0\" may be non-global or may not use global clock" {  } { { "ParPortController.vhd" "" { Text "F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/ParPortController.vhd" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1525163384481 ""}  } { { "ParPortController.vhd" "" { Text "F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/ParPortController.vhd" 20 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1525163384481 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1525163384481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1525163384486 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1525163384518 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1525163384577 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1525163384577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1525163384577 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525163384578 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1525163384656 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1525163384722 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525163384724 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525163384728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525163384840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525163385055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525163385058 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525163386153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525163386154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525163386201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "9e+01 ns 2.7% " "9e+01 ns of routing delay (approximately 2.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1525163386421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "43 " "Router estimated average interconnect usage is 43% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525163386488 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525163386488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525163387655 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525163387673 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525163387680 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525163387773 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/output_files/PeripheralBridge.fit.smsg " "Generated suppressed messages file F:/WorkDir/EleProjects/SaltyProject/PeripheralBridge_NotEnoughSalt_ADS8363/output_files/PeripheralBridge.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525163387843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1166 " "Peak virtual memory: 1166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525163387909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 16:29:47 2018 " "Processing ended: Tue May 01 16:29:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525163387909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525163387909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525163387909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525163387909 ""}
