-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv16_E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001110";
    constant ap_const_lv16_22 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100010";
    constant ap_const_lv16_FFEE : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln129_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal outidx_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal outidx_ce0 : STD_LOGIC;
    signal outidx_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal w7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal w7_V_ce0 : STD_LOGIC;
    signal w7_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal do_init_reg_170 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_index18_reg_186 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_0_V_read20_rewind_reg_200 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_V_read21_rewind_reg_214 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_2_V_read22_rewind_reg_228 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_3_V_read23_rewind_reg_242 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_4_V_read24_rewind_reg_256 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_5_V_read25_rewind_reg_270 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_6_V_read26_rewind_reg_284 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_7_V_read27_rewind_reg_298 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_8_V_read28_rewind_reg_312 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_9_V_read29_rewind_reg_326 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_index_0_i19_reg_340 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_0_V_read20_phi_reg_354 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_V_read21_phi_reg_366 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_2_V_read22_phi_reg_378 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_3_V_read23_phi_reg_390 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_4_V_read24_phi_reg_402 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_5_V_read25_phi_reg_414 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_6_V_read26_phi_reg_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_7_V_read27_phi_reg_438 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_8_V_read28_phi_reg_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_9_V_read29_phi_reg_462 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_0_V_write_assign17_reg_474 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_1_V_write_assign15_reg_488 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_2_V_write_assign13_reg_502 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_0_V_011_reg_516 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1_V_010_reg_530 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_V_09_reg_544 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_do_init_phi_fu_174_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_index_fu_654_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_index_reg_844 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln129_reg_849 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln129_reg_849_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_index_reg_853 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln4_reg_858 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln148_fu_725_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln148_reg_863 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_w_index18_phi_fu_190_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_in_index_0_i19_phi_fu_344_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_0_V_read20_phi_reg_354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_1_V_read21_phi_reg_366 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_2_V_read22_phi_reg_378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_3_V_read23_phi_reg_390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_4_V_read24_phi_reg_402 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_5_V_read25_phi_reg_414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_6_V_read26_phi_reg_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_7_V_read27_phi_reg_438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_8_V_read28_phi_reg_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_9_V_read29_phi_reg_462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_0_V_1_phi_fu_592_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_1_V_1_phi_fu_577_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_2_V_1_phi_fu_562_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_0_V_fu_744_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_2_V_1_reg_558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_1_V_1_reg_573 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_0_V_1_reg_588 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_V_load_1_246_reg_603 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_V_load_1_144_reg_618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_V_load_1_042_reg_633 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln133_fu_648_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_670_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_670_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_777_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal in_index_fu_713_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln148_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_733_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_201 : BOOLEAN;
    signal ap_condition_43 : BOOLEAN;
    signal ap_condition_185 : BOOLEAN;

    component myproject_mux_104_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mux_32_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mul_mul_12s_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_outidx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_w7_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    outidx_U : component dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_outidx
    generic map (
        DataWidth => 2,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outidx_address0,
        ce0 => outidx_ce0,
        q0 => outidx_q0);

    w7_V_U : component dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_w7_V
    generic map (
        DataWidth => 12,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w7_V_address0,
        ce0 => w7_V_ce0,
        q0 => w7_V_q0);

    myproject_mux_104_16_1_1_U4499 : component myproject_mux_104_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4,
        din1 => ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4,
        din2 => ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4,
        din3 => ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4,
        din4 => ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4,
        din5 => ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4,
        din6 => ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4,
        din7 => ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4,
        din8 => ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4,
        din9 => ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4,
        din10 => tmp_8_fu_670_p11,
        dout => tmp_8_fu_670_p12);

    myproject_mux_32_16_1_1_U4500 : component myproject_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => acc_0_V_011_reg_516,
        din1 => acc_1_V_010_reg_530,
        din2 => acc_2_V_09_reg_544,
        din3 => out_index_reg_853,
        dout => tmp_9_fu_733_p5);

    myproject_mul_mul_12s_16s_26_1_1_U4501 : component myproject_mul_mul_12s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w7_V_q0,
        din1 => tmp_8_fu_670_p12,
        dout => r_V_fu_777_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_return_0_preg <= ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_return_1_preg <= ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_return_2_preg <= ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6;
                end if; 
            end if;
        end if;
    end process;


    acc_0_V_011_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
                acc_0_V_011_reg_516 <= ap_phi_mux_acc_0_V_1_phi_fu_592_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_0_V_011_reg_516 <= ap_const_lv16_E;
            end if; 
        end if;
    end process;

    acc_1_V_010_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
                acc_1_V_010_reg_530 <= ap_phi_mux_acc_1_V_1_phi_fu_577_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1_V_010_reg_530 <= ap_const_lv16_22;
            end if; 
        end if;
    end process;

    acc_2_V_09_reg_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
                acc_2_V_09_reg_544 <= ap_phi_mux_acc_2_V_1_phi_fu_562_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2_V_09_reg_544 <= ap_const_lv16_FFEE;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_174_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354 <= data_0_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354 <= ap_phi_reg_pp0_iter0_data_0_V_read20_phi_reg_354;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_174_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366 <= data_1_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366 <= ap_phi_reg_pp0_iter0_data_1_V_read21_phi_reg_366;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_174_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378 <= data_2_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378 <= ap_phi_reg_pp0_iter0_data_2_V_read22_phi_reg_378;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_174_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390 <= data_3_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390 <= ap_phi_reg_pp0_iter0_data_3_V_read23_phi_reg_390;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_174_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402 <= data_4_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402 <= ap_phi_reg_pp0_iter0_data_4_V_read24_phi_reg_402;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_174_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414 <= data_5_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414 <= ap_phi_reg_pp0_iter0_data_5_V_read25_phi_reg_414;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_174_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426 <= data_6_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426 <= ap_phi_reg_pp0_iter0_data_6_V_read26_phi_reg_426;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_174_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438 <= data_7_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438 <= ap_phi_reg_pp0_iter0_data_7_V_read27_phi_reg_438;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_174_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450 <= data_8_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450 <= ap_phi_reg_pp0_iter0_data_8_V_read28_phi_reg_450;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_174_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462 <= data_9_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462 <= ap_phi_reg_pp0_iter0_data_9_V_read29_phi_reg_462;
                end if;
            end if; 
        end if;
    end process;

    data_0_V_read20_phi_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_185)) then
                if ((do_init_reg_170 = ap_const_lv1_0)) then 
                    data_0_V_read20_phi_reg_354 <= ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_0_V_read20_phi_reg_354 <= ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354;
                end if;
            end if; 
        end if;
    end process;

    data_1_V_read21_phi_reg_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_185)) then
                if ((do_init_reg_170 = ap_const_lv1_0)) then 
                    data_1_V_read21_phi_reg_366 <= ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_1_V_read21_phi_reg_366 <= ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366;
                end if;
            end if; 
        end if;
    end process;

    data_2_V_read22_phi_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_185)) then
                if ((do_init_reg_170 = ap_const_lv1_0)) then 
                    data_2_V_read22_phi_reg_378 <= ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_2_V_read22_phi_reg_378 <= ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378;
                end if;
            end if; 
        end if;
    end process;

    data_3_V_read23_phi_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_185)) then
                if ((do_init_reg_170 = ap_const_lv1_0)) then 
                    data_3_V_read23_phi_reg_390 <= ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_3_V_read23_phi_reg_390 <= ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390;
                end if;
            end if; 
        end if;
    end process;

    data_4_V_read24_phi_reg_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_185)) then
                if ((do_init_reg_170 = ap_const_lv1_0)) then 
                    data_4_V_read24_phi_reg_402 <= ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_4_V_read24_phi_reg_402 <= ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402;
                end if;
            end if; 
        end if;
    end process;

    data_5_V_read25_phi_reg_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_185)) then
                if ((do_init_reg_170 = ap_const_lv1_0)) then 
                    data_5_V_read25_phi_reg_414 <= ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_5_V_read25_phi_reg_414 <= ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414;
                end if;
            end if; 
        end if;
    end process;

    data_6_V_read26_phi_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_185)) then
                if ((do_init_reg_170 = ap_const_lv1_0)) then 
                    data_6_V_read26_phi_reg_426 <= ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_6_V_read26_phi_reg_426 <= ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426;
                end if;
            end if; 
        end if;
    end process;

    data_7_V_read27_phi_reg_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_185)) then
                if ((do_init_reg_170 = ap_const_lv1_0)) then 
                    data_7_V_read27_phi_reg_438 <= ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_7_V_read27_phi_reg_438 <= ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438;
                end if;
            end if; 
        end if;
    end process;

    data_8_V_read28_phi_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_185)) then
                if ((do_init_reg_170 = ap_const_lv1_0)) then 
                    data_8_V_read28_phi_reg_450 <= ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_8_V_read28_phi_reg_450 <= ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450;
                end if;
            end if; 
        end if;
    end process;

    data_9_V_read29_phi_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_185)) then
                if ((do_init_reg_170 = ap_const_lv1_0)) then 
                    data_9_V_read29_phi_reg_462 <= ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_9_V_read29_phi_reg_462 <= ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_849 = ap_const_lv1_0))) then 
                do_init_reg_170 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_170 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    in_index_0_i19_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
                in_index_0_i19_reg_340 <= select_ln148_reg_863;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                in_index_0_i19_reg_340 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    res_0_V_write_assign17_reg_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
                res_0_V_write_assign17_reg_474 <= ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_0_V_write_assign17_reg_474 <= ap_const_lv16_E;
            end if; 
        end if;
    end process;

    res_1_V_write_assign15_reg_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
                res_1_V_write_assign15_reg_488 <= ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_1_V_write_assign15_reg_488 <= ap_const_lv16_22;
            end if; 
        end if;
    end process;

    res_2_V_write_assign13_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
                res_2_V_write_assign13_reg_502 <= ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_2_V_write_assign13_reg_502 <= ap_const_lv16_FFEE;
            end if; 
        end if;
    end process;

    w_index18_reg_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_849 = ap_const_lv1_0))) then 
                w_index18_reg_186 <= w_index_reg_844;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                w_index18_reg_186 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then
                data_0_V_read20_rewind_reg_200 <= data_0_V_read20_phi_reg_354;
                data_1_V_read21_rewind_reg_214 <= data_1_V_read21_phi_reg_366;
                data_2_V_read22_rewind_reg_228 <= data_2_V_read22_phi_reg_378;
                data_3_V_read23_rewind_reg_242 <= data_3_V_read23_phi_reg_390;
                data_4_V_read24_rewind_reg_256 <= data_4_V_read24_phi_reg_402;
                data_5_V_read25_rewind_reg_270 <= data_5_V_read25_phi_reg_414;
                data_6_V_read26_rewind_reg_284 <= data_6_V_read26_phi_reg_426;
                data_7_V_read27_rewind_reg_298 <= data_7_V_read27_phi_reg_438;
                data_8_V_read28_rewind_reg_312 <= data_8_V_read28_phi_reg_450;
                data_9_V_read29_rewind_reg_326 <= data_9_V_read29_phi_reg_462;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln129_reg_849 <= icmp_ln129_fu_660_p2;
                icmp_ln129_reg_849_pp0_iter1_reg <= icmp_ln129_reg_849;
                out_index_reg_853 <= outidx_q0;
                trunc_ln4_reg_858 <= r_V_fu_777_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                select_ln148_reg_863 <= select_ln148_fu_725_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_844 <= w_index_fu_654_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    acc_0_V_fu_744_p2 <= std_logic_vector(unsigned(tmp_9_fu_733_p5) + unsigned(trunc_ln4_reg_858));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_185_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_185 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_201_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_201 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_43_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_43 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_11001, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_acc_0_V_1_phi_fu_592_p6_assign_proc : process(acc_0_V_011_reg_516, out_index_reg_853, acc_0_V_fu_744_p2, ap_phi_reg_pp0_iter2_acc_0_V_1_reg_588)
    begin
        if ((out_index_reg_853 = ap_const_lv2_0)) then 
            ap_phi_mux_acc_0_V_1_phi_fu_592_p6 <= acc_0_V_fu_744_p2;
        elsif (((out_index_reg_853 = ap_const_lv2_1) or (not((out_index_reg_853 = ap_const_lv2_1)) and not((out_index_reg_853 = ap_const_lv2_0))))) then 
            ap_phi_mux_acc_0_V_1_phi_fu_592_p6 <= acc_0_V_011_reg_516;
        else 
            ap_phi_mux_acc_0_V_1_phi_fu_592_p6 <= ap_phi_reg_pp0_iter2_acc_0_V_1_reg_588;
        end if; 
    end process;


    ap_phi_mux_acc_1_V_1_phi_fu_577_p6_assign_proc : process(acc_1_V_010_reg_530, out_index_reg_853, acc_0_V_fu_744_p2, ap_phi_reg_pp0_iter2_acc_1_V_1_reg_573)
    begin
        if ((out_index_reg_853 = ap_const_lv2_1)) then 
            ap_phi_mux_acc_1_V_1_phi_fu_577_p6 <= acc_0_V_fu_744_p2;
        elsif (((out_index_reg_853 = ap_const_lv2_0) or (not((out_index_reg_853 = ap_const_lv2_1)) and not((out_index_reg_853 = ap_const_lv2_0))))) then 
            ap_phi_mux_acc_1_V_1_phi_fu_577_p6 <= acc_1_V_010_reg_530;
        else 
            ap_phi_mux_acc_1_V_1_phi_fu_577_p6 <= ap_phi_reg_pp0_iter2_acc_1_V_1_reg_573;
        end if; 
    end process;


    ap_phi_mux_acc_2_V_1_phi_fu_562_p6_assign_proc : process(acc_2_V_09_reg_544, out_index_reg_853, acc_0_V_fu_744_p2, ap_phi_reg_pp0_iter2_acc_2_V_1_reg_558)
    begin
        if (((out_index_reg_853 = ap_const_lv2_1) or (out_index_reg_853 = ap_const_lv2_0))) then 
            ap_phi_mux_acc_2_V_1_phi_fu_562_p6 <= acc_2_V_09_reg_544;
        elsif ((not((out_index_reg_853 = ap_const_lv2_1)) and not((out_index_reg_853 = ap_const_lv2_0)))) then 
            ap_phi_mux_acc_2_V_1_phi_fu_562_p6 <= acc_0_V_fu_744_p2;
        else 
            ap_phi_mux_acc_2_V_1_phi_fu_562_p6 <= ap_phi_reg_pp0_iter2_acc_2_V_1_reg_558;
        end if; 
    end process;


    ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6_assign_proc : process(res_0_V_write_assign17_reg_474, out_index_reg_853, acc_0_V_fu_744_p2, ap_phi_reg_pp0_iter2_acc_V_load_1_042_reg_633)
    begin
        if ((out_index_reg_853 = ap_const_lv2_0)) then 
            ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6 <= acc_0_V_fu_744_p2;
        elsif (((out_index_reg_853 = ap_const_lv2_1) or (not((out_index_reg_853 = ap_const_lv2_1)) and not((out_index_reg_853 = ap_const_lv2_0))))) then 
            ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6 <= res_0_V_write_assign17_reg_474;
        else 
            ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6 <= ap_phi_reg_pp0_iter2_acc_V_load_1_042_reg_633;
        end if; 
    end process;


    ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6_assign_proc : process(res_1_V_write_assign15_reg_488, out_index_reg_853, acc_0_V_fu_744_p2, ap_phi_reg_pp0_iter2_acc_V_load_1_144_reg_618)
    begin
        if ((out_index_reg_853 = ap_const_lv2_1)) then 
            ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6 <= acc_0_V_fu_744_p2;
        elsif (((out_index_reg_853 = ap_const_lv2_0) or (not((out_index_reg_853 = ap_const_lv2_1)) and not((out_index_reg_853 = ap_const_lv2_0))))) then 
            ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6 <= res_1_V_write_assign15_reg_488;
        else 
            ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6 <= ap_phi_reg_pp0_iter2_acc_V_load_1_144_reg_618;
        end if; 
    end process;


    ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6_assign_proc : process(res_2_V_write_assign13_reg_502, out_index_reg_853, acc_0_V_fu_744_p2, ap_phi_reg_pp0_iter2_acc_V_load_1_246_reg_603)
    begin
        if (((out_index_reg_853 = ap_const_lv2_1) or (out_index_reg_853 = ap_const_lv2_0))) then 
            ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6 <= res_2_V_write_assign13_reg_502;
        elsif ((not((out_index_reg_853 = ap_const_lv2_1)) and not((out_index_reg_853 = ap_const_lv2_0)))) then 
            ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6 <= acc_0_V_fu_744_p2;
        else 
            ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6 <= ap_phi_reg_pp0_iter2_acc_V_load_1_246_reg_603;
        end if; 
    end process;


    ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4_assign_proc : process(do_init_reg_170, ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6, ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354)
    begin
        if ((do_init_reg_170 = ap_const_lv1_0)) then 
            ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4 <= ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6;
        else 
            ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4 <= ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354;
        end if; 
    end process;


    ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6_assign_proc : process(data_0_V_read20_rewind_reg_200, data_0_V_read20_phi_reg_354, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6 <= data_0_V_read20_phi_reg_354;
        else 
            ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6 <= data_0_V_read20_rewind_reg_200;
        end if; 
    end process;


    ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4_assign_proc : process(do_init_reg_170, ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6, ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366)
    begin
        if ((do_init_reg_170 = ap_const_lv1_0)) then 
            ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4 <= ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6;
        else 
            ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4 <= ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366;
        end if; 
    end process;


    ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6_assign_proc : process(data_1_V_read21_rewind_reg_214, data_1_V_read21_phi_reg_366, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6 <= data_1_V_read21_phi_reg_366;
        else 
            ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6 <= data_1_V_read21_rewind_reg_214;
        end if; 
    end process;


    ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4_assign_proc : process(do_init_reg_170, ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6, ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378)
    begin
        if ((do_init_reg_170 = ap_const_lv1_0)) then 
            ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4 <= ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6;
        else 
            ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4 <= ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378;
        end if; 
    end process;


    ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6_assign_proc : process(data_2_V_read22_rewind_reg_228, data_2_V_read22_phi_reg_378, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6 <= data_2_V_read22_phi_reg_378;
        else 
            ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6 <= data_2_V_read22_rewind_reg_228;
        end if; 
    end process;


    ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4_assign_proc : process(do_init_reg_170, ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6, ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390)
    begin
        if ((do_init_reg_170 = ap_const_lv1_0)) then 
            ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4 <= ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6;
        else 
            ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4 <= ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390;
        end if; 
    end process;


    ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6_assign_proc : process(data_3_V_read23_rewind_reg_242, data_3_V_read23_phi_reg_390, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6 <= data_3_V_read23_phi_reg_390;
        else 
            ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6 <= data_3_V_read23_rewind_reg_242;
        end if; 
    end process;


    ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4_assign_proc : process(do_init_reg_170, ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6, ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402)
    begin
        if ((do_init_reg_170 = ap_const_lv1_0)) then 
            ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4 <= ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6;
        else 
            ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4 <= ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402;
        end if; 
    end process;


    ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6_assign_proc : process(data_4_V_read24_rewind_reg_256, data_4_V_read24_phi_reg_402, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6 <= data_4_V_read24_phi_reg_402;
        else 
            ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6 <= data_4_V_read24_rewind_reg_256;
        end if; 
    end process;


    ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4_assign_proc : process(do_init_reg_170, ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6, ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414)
    begin
        if ((do_init_reg_170 = ap_const_lv1_0)) then 
            ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4 <= ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6;
        else 
            ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4 <= ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414;
        end if; 
    end process;


    ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6_assign_proc : process(data_5_V_read25_rewind_reg_270, data_5_V_read25_phi_reg_414, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6 <= data_5_V_read25_phi_reg_414;
        else 
            ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6 <= data_5_V_read25_rewind_reg_270;
        end if; 
    end process;


    ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4_assign_proc : process(do_init_reg_170, ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6, ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426)
    begin
        if ((do_init_reg_170 = ap_const_lv1_0)) then 
            ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4 <= ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6;
        else 
            ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4 <= ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426;
        end if; 
    end process;


    ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6_assign_proc : process(data_6_V_read26_rewind_reg_284, data_6_V_read26_phi_reg_426, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6 <= data_6_V_read26_phi_reg_426;
        else 
            ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6 <= data_6_V_read26_rewind_reg_284;
        end if; 
    end process;


    ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4_assign_proc : process(do_init_reg_170, ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6, ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438)
    begin
        if ((do_init_reg_170 = ap_const_lv1_0)) then 
            ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4 <= ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6;
        else 
            ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4 <= ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438;
        end if; 
    end process;


    ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6_assign_proc : process(data_7_V_read27_rewind_reg_298, data_7_V_read27_phi_reg_438, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6 <= data_7_V_read27_phi_reg_438;
        else 
            ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6 <= data_7_V_read27_rewind_reg_298;
        end if; 
    end process;


    ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4_assign_proc : process(do_init_reg_170, ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6, ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450)
    begin
        if ((do_init_reg_170 = ap_const_lv1_0)) then 
            ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4 <= ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6;
        else 
            ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4 <= ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450;
        end if; 
    end process;


    ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6_assign_proc : process(data_8_V_read28_rewind_reg_312, data_8_V_read28_phi_reg_450, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6 <= data_8_V_read28_phi_reg_450;
        else 
            ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6 <= data_8_V_read28_rewind_reg_312;
        end if; 
    end process;


    ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4_assign_proc : process(do_init_reg_170, ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6, ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462)
    begin
        if ((do_init_reg_170 = ap_const_lv1_0)) then 
            ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4 <= ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6;
        else 
            ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4 <= ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462;
        end if; 
    end process;


    ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6_assign_proc : process(data_9_V_read29_rewind_reg_326, data_9_V_read29_phi_reg_462, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6 <= data_9_V_read29_phi_reg_462;
        else 
            ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6 <= data_9_V_read29_rewind_reg_326;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_174_p6_assign_proc : process(do_init_reg_170, icmp_ln129_reg_849, ap_condition_201)
    begin
        if ((ap_const_boolean_1 = ap_condition_201)) then
            if ((icmp_ln129_reg_849 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_174_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln129_reg_849 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_174_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_174_p6 <= do_init_reg_170;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_174_p6 <= do_init_reg_170;
        end if; 
    end process;


    ap_phi_mux_in_index_0_i19_phi_fu_344_p6_assign_proc : process(in_index_0_i19_reg_340, icmp_ln129_reg_849_pp0_iter1_reg, select_ln148_reg_863, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_in_index_0_i19_phi_fu_344_p6 <= ap_const_lv32_0;
            elsif ((icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_in_index_0_i19_phi_fu_344_p6 <= select_ln148_reg_863;
            else 
                ap_phi_mux_in_index_0_i19_phi_fu_344_p6 <= in_index_0_i19_reg_340;
            end if;
        else 
            ap_phi_mux_in_index_0_i19_phi_fu_344_p6 <= in_index_0_i19_reg_340;
        end if; 
    end process;


    ap_phi_mux_w_index18_phi_fu_190_p6_assign_proc : process(w_index18_reg_186, w_index_reg_844, icmp_ln129_reg_849, ap_condition_201)
    begin
        if ((ap_const_boolean_1 = ap_condition_201)) then
            if ((icmp_ln129_reg_849 = ap_const_lv1_1)) then 
                ap_phi_mux_w_index18_phi_fu_190_p6 <= ap_const_lv5_0;
            elsif ((icmp_ln129_reg_849 = ap_const_lv1_0)) then 
                ap_phi_mux_w_index18_phi_fu_190_p6 <= w_index_reg_844;
            else 
                ap_phi_mux_w_index18_phi_fu_190_p6 <= w_index18_reg_186;
            end if;
        else 
            ap_phi_mux_w_index18_phi_fu_190_p6 <= w_index18_reg_186;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_data_0_V_read20_phi_reg_354 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_1_V_read21_phi_reg_366 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_2_V_read22_phi_reg_378 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_3_V_read23_phi_reg_390 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_4_V_read24_phi_reg_402 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_5_V_read25_phi_reg_414 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_6_V_read26_phi_reg_426 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_7_V_read27_phi_reg_438 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_8_V_read28_phi_reg_450 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_9_V_read29_phi_reg_462 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_0_V_1_reg_588 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_1_V_1_reg_573 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_2_V_1_reg_558 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_V_load_1_042_reg_633 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_V_load_1_144_reg_618 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_V_load_1_246_reg_603 <= "XXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(icmp_ln129_fu_660_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_fu_660_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_return_0 <= ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_return_1 <= ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln129_reg_849_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln129_reg_849_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_return_2 <= ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;

    icmp_ln129_fu_660_p2 <= "1" when (ap_phi_mux_w_index18_phi_fu_190_p6 = ap_const_lv5_1D) else "0";
    icmp_ln148_fu_719_p2 <= "1" when (signed(in_index_fu_713_p2) > signed(ap_const_lv32_9)) else "0";
    in_index_fu_713_p2 <= std_logic_vector(unsigned(ap_phi_mux_in_index_0_i19_phi_fu_344_p6) + unsigned(ap_const_lv32_1));
    outidx_address0 <= zext_ln133_fu_648_p1(5 - 1 downto 0);

    outidx_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outidx_ce0 <= ap_const_logic_1;
        else 
            outidx_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln148_fu_725_p3 <= 
        ap_const_lv32_0 when (icmp_ln148_fu_719_p2(0) = '1') else 
        in_index_fu_713_p2;
    tmp_8_fu_670_p11 <= ap_phi_mux_in_index_0_i19_phi_fu_344_p6(4 - 1 downto 0);
    w7_V_address0 <= zext_ln133_fu_648_p1(5 - 1 downto 0);

    w7_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w7_V_ce0 <= ap_const_logic_1;
        else 
            w7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_index_fu_654_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_w_index18_phi_fu_190_p6));
    zext_ln133_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index18_phi_fu_190_p6),64));
end behav;
