$date
	Tue Jul 01 17:59:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_PriorityEncoder4x1 $end
$var wire 1 ! out1 $end
$var wire 1 " out0 $end
$var reg 4 # in [3:0] $end
$scope module uut $end
$var wire 4 $ in [3:0] $end
$var wire 1 " out0 $end
$var wire 1 ! out1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
0"
0!
$end
#10000
b1 #
b1 $
#20000
1"
b10 #
b10 $
#30000
0"
1!
b100 #
b100 $
#40000
1"
b1000 #
b1000 $
#50000
