\doxysection{RTC\+\_\+\+Handle\+Type\+Def Struct Reference}
\hypertarget{structRTC__HandleTypeDef}{}\label{structRTC__HandleTypeDef}\index{RTC\_HandleTypeDef@{RTC\_HandleTypeDef}}


RTC Handle Structure definition.  




{\ttfamily \#include $<$stm32wlxx\+\_\+hal\+\_\+rtc.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{structRTC__HandleTypeDef_acfce044f819f685610d976ca4f57054c}{Instance}}
\item 
\mbox{\hyperlink{structRTC__InitTypeDef}{RTC\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{structRTC__HandleTypeDef_aac564b993793d2de100bf1113472548d}{Init}}
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{structRTC__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__RTC__Exported__Types_ga1e2460a2d13c4efc7a2a1ab2a1ebd32b}{HAL\+\_\+\+RTCState\+Type\+Def}} \mbox{\hyperlink{structRTC__HandleTypeDef_a5ac1164f6e004d661885edbd813c24b0}{State}}
\item 
\mbox{\hyperlink{structRTC__IsEnabledTypeDef}{RTC\+\_\+\+Is\+Enabled\+Type\+Def}} \mbox{\hyperlink{structRTC__HandleTypeDef_acbef70fc2ce07c1de4f0ea9a71e5f98c}{Is\+Enabled}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RTC Handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00195}{195}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structRTC__HandleTypeDef_aac564b993793d2de100bf1113472548d}\label{structRTC__HandleTypeDef_aac564b993793d2de100bf1113472548d} 
\index{RTC\_HandleTypeDef@{RTC\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!RTC\_HandleTypeDef@{RTC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{structRTC__InitTypeDef}{RTC\+\_\+\+Init\+Type\+Def}} Init}

RTC required parameters ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00200}{200}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{structRTC__HandleTypeDef_acfce044f819f685610d976ca4f57054c}\label{structRTC__HandleTypeDef_acfce044f819f685610d976ca4f57054c} 
\index{RTC\_HandleTypeDef@{RTC\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!RTC\_HandleTypeDef@{RTC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}}\texorpdfstring{$\ast$}{*} Instance}

Legacy register base address. Not used anymore, the driver directly uses cmsis base address 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00198}{198}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{structRTC__HandleTypeDef_acbef70fc2ce07c1de4f0ea9a71e5f98c}\label{structRTC__HandleTypeDef_acbef70fc2ce07c1de4f0ea9a71e5f98c} 
\index{RTC\_HandleTypeDef@{RTC\_HandleTypeDef}!IsEnabled@{IsEnabled}}
\index{IsEnabled@{IsEnabled}!RTC\_HandleTypeDef@{RTC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{IsEnabled}{IsEnabled}}
{\footnotesize\ttfamily \mbox{\hyperlink{structRTC__IsEnabledTypeDef}{RTC\+\_\+\+Is\+Enabled\+Type\+Def}} Is\+Enabled}

Flag to avoid treatment of the interrupts activated by the other core ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00206}{206}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{structRTC__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{structRTC__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b} 
\index{RTC\_HandleTypeDef@{RTC\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!RTC\_HandleTypeDef@{RTC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32wlxx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

RTC locking object ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00202}{202}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{structRTC__HandleTypeDef_a5ac1164f6e004d661885edbd813c24b0}\label{structRTC__HandleTypeDef_a5ac1164f6e004d661885edbd813c24b0} 
\index{RTC\_HandleTypeDef@{RTC\_HandleTypeDef}!State@{State}}
\index{State@{State}!RTC\_HandleTypeDef@{RTC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__RTC__Exported__Types_ga1e2460a2d13c4efc7a2a1ab2a1ebd32b}{HAL\+\_\+\+RTCState\+Type\+Def}} State}

Time communication state 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00204}{204}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32wlxx__hal__rtc_8h}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}\end{DoxyCompactItemize}
