DEFINED_PHASES=-
DESCRIPTION=Verilog compiler and simulator
EAPI=6
HOMEPAGE=http://www.veripool.org/wiki/verilator
INHERIT=multilib
IUSE=doc
KEYWORDS=~amd64 ~x86
LICENSE=|| ( Artistic-2 LGPL-3 )
SLOT=4.210
SRC_URI=http://www.veripool.org/ftp/verilator-4.210.tgz
_eclasses_=multilib	de4beb52bfa93c4c5d96792a6b5e1784	toolchain-funcs	badd6e329e1f3e6bee99b35bf8763ce8
_md5_=ddaadf1965373eaf4bd48507e2fd66e1
