#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x206e5d0 .scope module, "TestBench" "TestBench" 2 15;
 .timescale -9 -12;
v0x20ebfa0_0 .var "Enable_card", 0 0;
v0x20ec210_0 .net *"_s16", 0 0, C4<1>; 1 drivers
v0x20ec290_0 .net "complete_card", 0 0, L_0x210af30; 1 drivers
RS_0x7f405157eaf8 .resolv tri, L_0x2107e50, L_0x210aa40, C4<z>, C4<z>;
v0x20ec310_0 .net8 "dat_to_card", 0 0, RS_0x7f405157eaf8; 2 drivers
v0x20ec390_0 .var "load_send_card", 0 0;
v0x20ec410_0 .net "reset", 0 0, v0x20c4970_0; 1 drivers
v0x20ec520_0 .var "reset_card", 0 0;
v0x20ec630_0 .net "sd_clock", 0 0, v0x20c4b20_0; 1 drivers
v0x20ec6b0_0 .net "strobe_in", 0 0, v0x20c44e0_0; 1 drivers
v0x20ec7c0_0 .net "to_send", 49 0, L_0x2108840; 1 drivers
v0x20ec840_0 .net "to_send_kk", 48 0, C4<0000000000000000000000000000000000001111011110100>; 1 drivers
L_0x2108840 .concat [ 49 1 0 0], C4<0000000000000000000000000000000000001111011110100>, C4<1>;
S_0x20c5060 .scope module, "dat" "dat_phys" 2 17, 3 9, S_0x206e5d0;
 .timescale -9 -12;
L_0x20ec9a0 .functor XNOR 1, v0x20c6c30_0, C4<1>, C4<0>, C4<0>;
v0x20ea6e0_0 .net "DATA_TIMEOUT", 0 0, L_0x2107ce0; 1 drivers
v0x20ea760_0 .net "TIMEOUT_REG", 15 0, C4<0000000001100100>; 1 drivers
v0x20ea7e0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x20ea860_0 .net *"_s10", 7 0, C4<00000011>; 1 drivers
v0x20ea8e0_0 .net *"_s12", 7 0, C4<00110010>; 1 drivers
v0x20ea960_0 .net *"_s2", 16 0, C4<00000000000000001>; 1 drivers
v0x20ea9e0_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v0x20eaa60_0 .net *"_s8", 0 0, L_0x20ec9a0; 1 drivers
v0x20eaae0_0 .net "ack_in", 0 0, C4<0>; 1 drivers
v0x20eab60_0 .net "ack_out", 0 0, v0x20c5bb0_0; 1 drivers
v0x20eac10_0 .net "blocks", 3 0, C4<0001>; 1 drivers
v0x20eacc0_0 .net "complete", 0 0, v0x20c5d90_0; 1 drivers
v0x20ead70_0 .alias "dat_pin", 0 0, v0x20ec310_0;
v0x20eae40_0 .net "dataFROMFIFO", 31 0, C4<00000000001110011101111111001010>; 1 drivers
v0x20eaf40_0 .net "dataToFIFO", 31 0, v0x20c5f30_0; 1 drivers
v0x20eafc0_0 .net "enable_pts_wrapper", 0 0, v0x20c6070_0; 1 drivers
v0x20eaec0_0 .net "enable_stp_wrapper", 0 0, v0x20c6190_0; 1 drivers
v0x20eb170_0 .net "frame_received", 49 0, v0x20d24a0_0; 1 drivers
v0x20eb040_0 .net "frame_to_send", 49 0, L_0x20ec8c0; 1 drivers
v0x20eb2e0_0 .net "framesize_reception", 7 0, L_0x20ecb30; 1 drivers
v0x20eb1f0_0 .net "idle_in", 0 0, C4<0>; 1 drivers
v0x20eb410_0 .net "load_send", 0 0, v0x20c60f0_0; 1 drivers
v0x20eb360_0 .net "multiple", 0 0, C4<1>; 1 drivers
v0x20eb550_0 .net "pad_enable", 0 0, v0x20c6400_0; 1 drivers
v0x20eb6a0_0 .net "pad_state", 0 0, v0x20c6650_0; 1 drivers
v0x20eb720_0 .net "padserial", 0 0, v0x20c7250_0; 1 drivers
v0x20eb620_0 .net "read_enable", 0 0, v0x20c65a0_0; 1 drivers
v0x20eb880_0 .net "reception_complete", 0 0, L_0x2107740; 1 drivers
v0x20eb7f0_0 .alias "reset", 0 0, v0x20ec410_0;
v0x20eb9f0_0 .net "reset_wrapper", 0 0, v0x20c68e0_0; 1 drivers
v0x20eb900_0 .alias "sd_clock", 0 0, v0x20ec630_0;
v0x20c7a00_0 .net "serial_ready", 0 0, v0x20c6a40_0; 1 drivers
v0x20c7a80_0 .net "serialpad", 0 0, L_0x2100a80; 1 drivers
v0x20eba70_0 .net "status", 0 0, C4<z>; 0 drivers
v0x20ebaf0_0 .alias "strobe_in", 0 0, v0x20ec6b0_0;
v0x20ebea0_0 .net "transmission_complete", 0 0, L_0x21012c0; 1 drivers
v0x20ebdd0_0 .net "waiting_response", 0 0, v0x20c6c30_0; 1 drivers
v0x20ec050_0 .net "writeRead", 0 0, C4<1>; 1 drivers
v0x20ebf20_0 .net "write_enable", 0 0, v0x20c6db0_0; 1 drivers
L_0x20ec8c0 .concat [ 17 32 1 0], C4<00000000000000001>, C4<00000000001110011101111111001010>, C4<0>;
L_0x20ecb30 .functor MUXZ 8, C4<00110010>, C4<00000011>, L_0x20ec9a0, C4<>;
L_0x21082a0 .part v0x20d24a0_0, 17, 32;
S_0x20d3a60 .scope module, "ptsw_dat" "paralleltoserialWrapper" 3 44, 4 4, S_0x20c5060;
 .timescale -9 -12;
P_0x20d2fa8 .param/l "FRAME_SIZE_WIDTH" 4 4, +C4<01000>;
P_0x20d2fd0 .param/l "WIDTH" 4 4, +C4<0110010>;
L_0x20ffb70 .functor OR 1, v0x20c68e0_0, L_0x20ffad0, C4<0>, C4<0>;
L_0x20ffc70 .functor AND 1, v0x20c6070_0, L_0x2100df0, C4<1>, C4<1>;
L_0x20ffe60 .functor OR 1, v0x20c68e0_0, L_0x20ffdc0, C4<0>, C4<0>;
L_0x20fff10 .functor AND 1, v0x20c6070_0, L_0x2100df0, C4<1>, C4<1>;
L_0x2100600 .functor AND 1, L_0x20fff10, v0x20c60f0_0, C4<1>, C4<1>;
L_0x21007c0 .functor XNOR 1, L_0x21012c0, C4<1>, C4<0>, C4<0>;
L_0x21008d0 .functor XNOR 1, v0x20c60f0_0, C4<0>, C4<0>, C4<0>;
L_0x2100930 .functor OR 1, L_0x21007c0, L_0x21008d0, C4<0>, C4<0>;
v0x20e8fb0_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20e9030_0 .alias "Enable", 0 0, v0x20eafc0_0;
v0x20e90e0_0 .alias "Reset", 0 0, v0x20eb9f0_0;
v0x20e91f0_0 .net *"_s1", 0 0, L_0x20ffad0; 1 drivers
v0x20e92a0_0 .net *"_s12", 0 0, L_0x20fff10; 1 drivers
v0x20e9320_0 .net *"_s16", 7 0, C4<00000001>; 1 drivers
v0x20e93a0_0 .net *"_s20", 0 0, C4<1>; 1 drivers
v0x20e9420_0 .net *"_s22", 0 0, L_0x21007c0; 1 drivers
v0x20e94a0_0 .net *"_s24", 0 0, C4<0>; 1 drivers
v0x20e9540_0 .net *"_s26", 0 0, L_0x21008d0; 1 drivers
v0x20e9640_0 .net *"_s28", 0 0, L_0x2100930; 1 drivers
v0x20e96e0_0 .net *"_s30", 0 0, C4<z>; 0 drivers
v0x20e97f0_0 .net *"_s34", 7 0, C4<00000001>; 1 drivers
v0x20e9890_0 .net *"_s36", 7 0, L_0x2100b70; 1 drivers
v0x20e99b0_0 .net *"_s38", 0 0, L_0x2100cb0; 1 drivers
v0x20e9a50_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x20e9910_0 .net *"_s42", 0 0, C4<1>; 1 drivers
v0x20e9ba0_0 .net *"_s46", 7 0, C4<00000001>; 1 drivers
v0x20e9cc0_0 .net *"_s48", 7 0, L_0x2101000; 1 drivers
v0x20e9d40_0 .net *"_s50", 0 0, L_0x2101140; 1 drivers
v0x20e9c20_0 .net *"_s52", 0 0, C4<1>; 1 drivers
v0x20e9e70_0 .net *"_s54", 0 0, C4<0>; 1 drivers
v0x20e9dc0_0 .net *"_s9", 0 0, L_0x20ffdc0; 1 drivers
v0x20e9fb0_0 .alias "complete", 0 0, v0x20ebea0_0;
v0x20e9ef0_0 .net "countValue", 7 0, v0x20d3e00_0; 1 drivers
v0x20ea100_0 .net "framesize", 7 0, C4<00110010>; 1 drivers
v0x20ea030_0 .net "go", 0 0, L_0x2100df0; 1 drivers
v0x20ea260_0 .net "initialValue", 7 0, C4<00000000>; 1 drivers
v0x20ea180_0 .net "kk", 7 0, L_0x2100660; 1 drivers
v0x20ea3d0_0 .alias "load_send", 0 0, v0x20eb410_0;
v0x20ea2e0_0 .alias "parallel", 49 0, v0x20eb040_0;
v0x20ea550_0 .alias "serial", 0 0, v0x20c7a80_0;
v0x20ea450_0 .net "serialTemp", 0 0, L_0x20fff80; 1 drivers
L_0x20ffad0 .reduce/nor L_0x2100df0;
L_0x20ffdc0 .reduce/nor L_0x2100df0;
L_0x2100660 .arith/sub 8, C4<00110010>, C4<00000001>;
L_0x2100a80 .functor MUXZ 1, L_0x20fff80, C4<z>, L_0x2100930, C4<>;
L_0x2100b70 .arith/sub 8, C4<00110010>, C4<00000001>;
L_0x2100cb0 .cmp/gt 8, v0x20d3e00_0, L_0x2100b70;
L_0x2100df0 .functor MUXZ 1, C4<1>, C4<0>, L_0x2100cb0, C4<>;
L_0x2101000 .arith/sub 8, C4<00110010>, C4<00000001>;
L_0x2101140 .cmp/gt 8, v0x20d3e00_0, L_0x2101000;
L_0x21012c0 .functor MUXZ 1, C4<0>, C4<1>, L_0x2101140, C4<>;
S_0x20d3f20 .scope module, "pts" "Paralleltoserial" 4 16, 5 2, S_0x20d3a60;
 .timescale -9 -12;
P_0x20d4018 .param/l "WIDTH" 5 2, +C4<0110010>;
v0x20e8a10_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20e8ab0_0 .net "Enable", 0 0, L_0x20ffc70; 1 drivers
v0x20e8b60_0 .net "Reset", 0 0, L_0x20ffb70; 1 drivers
RS_0x7f40515839e8/0/0 .resolv tri, L_0x20ecd10, L_0x20ed340, L_0x20ed910, L_0x20ee010;
RS_0x7f40515839e8/0/4 .resolv tri, L_0x20ee5e0, L_0x20eec40, L_0x20ef250, L_0x20efa40;
RS_0x7f40515839e8/0/8 .resolv tri, L_0x20f0090, L_0x20f0670, L_0x20f0c40, L_0x20f11e0;
RS_0x7f40515839e8/0/12 .resolv tri, L_0x20f1780, L_0x20f1e80, L_0x20f2450, L_0x20f2c70;
RS_0x7f40515839e8/0/16 .resolv tri, L_0x20f32d0, L_0x20f38e0, L_0x20f3e70, L_0x20f4430;
RS_0x7f40515839e8/0/20 .resolv tri, L_0x20f49f0, L_0x20f5010, L_0x20f55a0, L_0x20f5b80;
RS_0x7f40515839e8/0/24 .resolv tri, L_0x20f6140, L_0x20f6730, L_0x20f6c80, L_0x20f72d0;
RS_0x7f40515839e8/0/28 .resolv tri, L_0x20f7800, L_0x20f78a0, L_0x20f8520, L_0x20f8140;
RS_0x7f40515839e8/0/32 .resolv tri, L_0x20f2840, L_0x20f9ef0, L_0x20fa400, L_0x20fa9a0;
RS_0x7f40515839e8/0/36 .resolv tri, L_0x20faf30, L_0x20fb4f0, L_0x20fbab0, L_0x20fc050;
RS_0x7f40515839e8/0/40 .resolv tri, L_0x20fc5f0, L_0x20fcbc0, L_0x20fd190, L_0x20fd730;
RS_0x7f40515839e8/0/44 .resolv tri, L_0x20fdce0, L_0x20fe2b0, L_0x20fe840, L_0x20fedf0;
RS_0x7f40515839e8/0/48 .resolv tri, L_0x20ff3b0, L_0x20ff990, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f40515839e8/1/0 .resolv tri, RS_0x7f40515839e8/0/0, RS_0x7f40515839e8/0/4, RS_0x7f40515839e8/0/8, RS_0x7f40515839e8/0/12;
RS_0x7f40515839e8/1/4 .resolv tri, RS_0x7f40515839e8/0/16, RS_0x7f40515839e8/0/20, RS_0x7f40515839e8/0/24, RS_0x7f40515839e8/0/28;
RS_0x7f40515839e8/1/8 .resolv tri, RS_0x7f40515839e8/0/32, RS_0x7f40515839e8/0/36, RS_0x7f40515839e8/0/40, RS_0x7f40515839e8/0/44;
RS_0x7f40515839e8/1/12 .resolv tri, RS_0x7f40515839e8/0/48, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f40515839e8 .resolv tri, RS_0x7f40515839e8/1/0, RS_0x7f40515839e8/1/4, RS_0x7f40515839e8/1/8, RS_0x7f40515839e8/1/12;
v0x20e8c10_0 .net8 "ffdinputBus", 49 0, RS_0x7f40515839e8; 50 drivers
v0x20e8cf0_0 .net "ffdqBus", 49 0, v0x20e88f0_0; 1 drivers
v0x20e8da0_0 .alias "load_send", 0 0, v0x20eb410_0;
v0x20e8e60_0 .alias "parallel", 49 0, v0x20eb040_0;
v0x20e8ee0_0 .alias "serial", 0 0, v0x20ea450_0;
L_0x20ecd10 .part/pv L_0x20ed1f0, 0, 1, 50;
L_0x20ece00 .part L_0x20ec8c0, 0, 1;
L_0x20ed340 .part/pv L_0x20ed7c0, 1, 1, 50;
L_0x20ed3e0 .part L_0x20ec8c0, 1, 1;
L_0x20ed620 .part v0x20e88f0_0, 0, 1;
L_0x20ed910 .part/pv L_0x20edec0, 2, 1, 50;
L_0x20eda80 .part L_0x20ec8c0, 2, 1;
L_0x20edd20 .part v0x20e88f0_0, 1, 1;
L_0x20ee010 .part/pv L_0x20ee490, 3, 1, 50;
L_0x20ee0b0 .part L_0x20ec8c0, 3, 1;
L_0x20ee300 .part v0x20e88f0_0, 2, 1;
L_0x20ee5e0 .part/pv L_0x20eeaf0, 4, 1, 50;
L_0x20ee680 .part L_0x20ec8c0, 4, 1;
L_0x20ee920 .part v0x20e88f0_0, 3, 1;
L_0x20eec40 .part/pv L_0x20ef100, 5, 1, 50;
L_0x20eece0 .part L_0x20ec8c0, 5, 1;
L_0x20eefb0 .part v0x20e88f0_0, 4, 1;
L_0x20ef250 .part/pv L_0x20ef8f0, 6, 1, 50;
L_0x20ef4a0 .part L_0x20ec8c0, 6, 1;
L_0x20edc10 .part v0x20e88f0_0, 5, 1;
L_0x20efa40 .part/pv L_0x20eff40, 7, 1, 50;
L_0x20efae0 .part L_0x20ec8c0, 7, 1;
L_0x20efd40 .part v0x20e88f0_0, 6, 1;
L_0x20f0090 .part/pv L_0x20f0520, 8, 1, 50;
L_0x20efb80 .part L_0x20ec8c0, 8, 1;
L_0x20f03a0 .part v0x20e88f0_0, 7, 1;
L_0x20f0670 .part/pv L_0x20f0af0, 9, 1, 50;
L_0x20f0710 .part L_0x20ec8c0, 9, 1;
L_0x20f09a0 .part v0x20e88f0_0, 8, 1;
L_0x20f0c40 .part/pv L_0x20f10e0, 10, 1, 50;
L_0x20f07b0 .part L_0x20ec8c0, 10, 1;
L_0x20f0f30 .part v0x20e88f0_0, 9, 1;
L_0x20f11e0 .part/pv L_0x20f1630, 11, 1, 50;
L_0x20f1280 .part L_0x20ec8c0, 11, 1;
L_0x20f14e0 .part v0x20e88f0_0, 10, 1;
L_0x20f1780 .part/pv L_0x20f18d0, 12, 1, 50;
L_0x20f1320 .part L_0x20ec8c0, 12, 1;
L_0x20f1bb0 .part v0x20e88f0_0, 11, 1;
L_0x20f1e80 .part/pv L_0x20f2300, 13, 1, 50;
L_0x20f1f20 .part L_0x20ec8c0, 13, 1;
L_0x20f21b0 .part v0x20e88f0_0, 12, 1;
L_0x20f2450 .part/pv L_0x20ef750, 14, 1, 50;
L_0x20ef2f0 .part L_0x20ec8c0, 14, 1;
L_0x20f2060 .part v0x20e88f0_0, 13, 1;
L_0x20f2c70 .part/pv L_0x20efe90, 15, 1, 50;
L_0x20f2d10 .part L_0x20ec8c0, 15, 1;
L_0x20f2f30 .part v0x20e88f0_0, 14, 1;
L_0x20f32d0 .part/pv L_0x20f3420, 16, 1, 50;
L_0x20f2db0 .part L_0x20ec8c0, 16, 1;
L_0x20f3600 .part v0x20e88f0_0, 15, 1;
L_0x20f38e0 .part/pv L_0x20f3d20, 17, 1, 50;
L_0x20f3980 .part L_0x20ec8c0, 17, 1;
L_0x20f3bd0 .part v0x20e88f0_0, 16, 1;
L_0x20f3e70 .part/pv L_0x20f3fc0, 18, 1, 50;
L_0x20f3a20 .part L_0x20ec8c0, 18, 1;
L_0x20f4170 .part v0x20e88f0_0, 17, 1;
L_0x20f4430 .part/pv L_0x20f48a0, 19, 1, 50;
L_0x20f44d0 .part L_0x20ec8c0, 19, 1;
L_0x20f4750 .part v0x20e88f0_0, 18, 1;
L_0x20f49f0 .part/pv L_0x20f4b40, 20, 1, 50;
L_0x20f4570 .part L_0x20ec8c0, 20, 1;
L_0x20f4d20 .part v0x20e88f0_0, 19, 1;
L_0x20f5010 .part/pv L_0x20f5450, 21, 1, 50;
L_0x20f50b0 .part L_0x20ec8c0, 21, 1;
L_0x20f5360 .part v0x20e88f0_0, 20, 1;
L_0x20f55a0 .part/pv L_0x20f56f0, 22, 1, 50;
L_0x20f5150 .part L_0x20ec8c0, 22, 1;
L_0x20f58b0 .part v0x20e88f0_0, 21, 1;
L_0x20f5b80 .part/pv L_0x20f5ff0, 23, 1, 50;
L_0x20f5c20 .part L_0x20ec8c0, 23, 1;
L_0x20f5f00 .part v0x20e88f0_0, 22, 1;
L_0x20f6140 .part/pv L_0x20f6290, 24, 1, 50;
L_0x20f5cc0 .part L_0x20ec8c0, 24, 1;
L_0x20f6430 .part v0x20e88f0_0, 23, 1;
L_0x20f6730 .part/pv L_0x20f6b30, 25, 1, 50;
L_0x20f67d0 .part L_0x20ec8c0, 25, 1;
L_0x20f6620 .part v0x20e88f0_0, 24, 1;
L_0x20f6c80 .part/pv L_0x20f6dd0, 26, 1, 50;
L_0x20f6870 .part L_0x20ec8c0, 26, 1;
L_0x20f6fa0 .part v0x20e88f0_0, 25, 1;
L_0x20f72d0 .part/pv L_0x20f76b0, 27, 1, 50;
L_0x20f7370 .part L_0x20ec8c0, 27, 1;
L_0x20f71e0 .part v0x20e88f0_0, 26, 1;
L_0x20f7800 .part/pv L_0x20f19e0, 28, 1, 50;
L_0x20f7410 .part L_0x20ec8c0, 28, 1;
L_0x20f75f0 .part v0x20e88f0_0, 27, 1;
L_0x20f78a0 .part/pv L_0x20f83d0, 29, 1, 50;
L_0x20f7940 .part L_0x20ec8c0, 29, 1;
L_0x20f8280 .part v0x20e88f0_0, 28, 1;
L_0x20f8520 .part/pv L_0x20f2be0, 30, 1, 50;
L_0x20f24f0 .part L_0x20ec8c0, 30, 1;
L_0x20f7fb0 .part v0x20e88f0_0, 29, 1;
L_0x20f8140 .part/pv L_0x20f3030, 31, 1, 50;
L_0x20f89d0 .part L_0x20ec8c0, 31, 1;
L_0x20f8bc0 .part v0x20e88f0_0, 30, 1;
L_0x20f2840 .part/pv L_0x20f9610, 32, 1, 50;
L_0x20f28e0 .part L_0x20ec8c0, 32, 1;
L_0x20f94c0 .part v0x20e88f0_0, 31, 1;
L_0x20f9ef0 .part/pv L_0x20f9e60, 33, 1, 50;
L_0x20f9f90 .part L_0x20ec8c0, 33, 1;
L_0x20f9d10 .part v0x20e88f0_0, 32, 1;
L_0x20fa400 .part/pv L_0x20fa850, 34, 1, 50;
L_0x20fa030 .part L_0x20ec8c0, 34, 1;
L_0x20fa270 .part v0x20e88f0_0, 33, 1;
L_0x20fa9a0 .part/pv L_0x20fa790, 35, 1, 50;
L_0x20faa40 .part L_0x20ec8c0, 35, 1;
L_0x20fa640 .part v0x20e88f0_0, 34, 1;
L_0x20faf30 .part/pv L_0x20fb3a0, 36, 1, 50;
L_0x20faae0 .part L_0x20ec8c0, 36, 1;
L_0x20fad20 .part v0x20e88f0_0, 35, 1;
L_0x20fb4f0 .part/pv L_0x20fb2c0, 37, 1, 50;
L_0x20fb590 .part L_0x20ec8c0, 37, 1;
L_0x20fb170 .part v0x20e88f0_0, 36, 1;
L_0x20fbab0 .part/pv L_0x20fbf00, 38, 1, 50;
L_0x20fb630 .part L_0x20ec8c0, 38, 1;
L_0x20fb870 .part v0x20e88f0_0, 37, 1;
L_0x20fc050 .part/pv L_0x20fbe40, 39, 1, 50;
L_0x20fc0f0 .part L_0x20ec8c0, 39, 1;
L_0x20fbcf0 .part v0x20e88f0_0, 38, 1;
L_0x20fc5f0 .part/pv L_0x20fca70, 40, 1, 50;
L_0x20fc190 .part L_0x20ec8c0, 40, 1;
L_0x20fc3d0 .part v0x20e88f0_0, 39, 1;
L_0x20fcbc0 .part/pv L_0x20fc980, 41, 1, 50;
L_0x20fcc60 .part L_0x20ec8c0, 41, 1;
L_0x20fc830 .part v0x20e88f0_0, 40, 1;
L_0x20fd190 .part/pv L_0x20fd090, 42, 1, 50;
L_0x20fcd00 .part L_0x20ec8c0, 42, 1;
L_0x20fcf40 .part v0x20e88f0_0, 41, 1;
L_0x20fd730 .part/pv L_0x20fd520, 43, 1, 50;
L_0x20fd7d0 .part L_0x20ec8c0, 43, 1;
L_0x20fd3d0 .part v0x20e88f0_0, 42, 1;
L_0x20fdce0 .part/pv L_0x20fdc00, 44, 1, 50;
L_0x20fd870 .part L_0x20ec8c0, 44, 1;
L_0x20fdab0 .part v0x20e88f0_0, 43, 1;
L_0x20fe2b0 .part/pv L_0x20fe070, 45, 1, 50;
L_0x20fe350 .part L_0x20ec8c0, 45, 1;
L_0x20fdf20 .part v0x20e88f0_0, 44, 1;
L_0x20fe840 .part/pv L_0x20fe780, 46, 1, 50;
L_0x20fe3f0 .part L_0x20ec8c0, 46, 1;
L_0x20fe630 .part v0x20e88f0_0, 45, 1;
L_0x20fedf0 .part/pv L_0x20febd0, 47, 1, 50;
L_0x20fee90 .part L_0x20ec8c0, 47, 1;
L_0x20fea80 .part v0x20e88f0_0, 46, 1;
L_0x20ff3b0 .part/pv L_0x20ff2c0, 48, 1, 50;
L_0x20fef30 .part L_0x20ec8c0, 48, 1;
L_0x20ff170 .part v0x20e88f0_0, 47, 1;
L_0x20ff990 .part/pv L_0x20ff740, 49, 1, 50;
L_0x20ffa30 .part L_0x20ec8c0, 49, 1;
L_0x20ff5f0 .part v0x20e88f0_0, 48, 1;
L_0x20fff80 .part v0x20e88f0_0, 49, 1;
S_0x20e8580 .scope module, "ffd" "FFD_POSEDGE_SYNCRONOUS_RESET" 5 14, 6 1, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e8678 .param/l "SIZE" 6 1, +C4<0110010>;
v0x20e8710_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20e87b0_0 .alias "D", 49 0, v0x20e8c10_0;
v0x20e8850_0 .alias "Enable", 0 0, v0x20e8ab0_0;
v0x20e88f0_0 .var "Q", 49 0;
v0x20e8970_0 .alias "Reset", 0 0, v0x20e8b60_0;
S_0x20e7f00 .scope generate, "PTS[0]" "PTS[0]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e7ff8 .param/l "i" 5 18, +C4<00>;
S_0x20e80b0 .scope generate, "genblk2" "genblk2" 5 20, 5 20, S_0x20e7f00;
 .timescale -9 -12;
L_0x20ed060 .functor AND 1, L_0x20ece00, L_0x20ecf30, C4<1>, C4<1>;
L_0x20ed140 .functor AND 1, v0x20c60f0_0, C4<1>, C4<1>, C4<1>;
L_0x20ed1f0 .functor OR 1, L_0x20ed060, L_0x20ed140, C4<0>, C4<0>;
v0x20e81a0_0 .net *"_s0", 0 0, L_0x20ece00; 1 drivers
v0x20e8240_0 .net *"_s2", 0 0, L_0x20ecf30; 1 drivers
v0x20e82e0_0 .net *"_s3", 0 0, L_0x20ed060; 1 drivers
v0x20e8380_0 .net *"_s5", 0 0, C4<1>; 1 drivers
v0x20e8400_0 .net *"_s7", 0 0, L_0x20ed140; 1 drivers
v0x20e84a0_0 .net *"_s9", 0 0, L_0x20ed1f0; 1 drivers
L_0x20ecf30 .reduce/nor v0x20c60f0_0;
S_0x20e7880 .scope generate, "PTS[1]" "PTS[1]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e7978 .param/l "i" 5 18, +C4<01>;
S_0x20e7a30 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e7880;
 .timescale -9 -12;
L_0x20ed520 .functor AND 1, L_0x20ed3e0, L_0x20ed480, C4<1>, C4<1>;
L_0x20ed710 .functor AND 1, v0x20c60f0_0, L_0x20ed620, C4<1>, C4<1>;
L_0x20ed7c0 .functor OR 1, L_0x20ed520, L_0x20ed710, C4<0>, C4<0>;
v0x20e7b20_0 .net *"_s0", 0 0, L_0x20ed3e0; 1 drivers
v0x20e7bc0_0 .net *"_s2", 0 0, L_0x20ed480; 1 drivers
v0x20e7c60_0 .net *"_s3", 0 0, L_0x20ed520; 1 drivers
v0x20e7d00_0 .net *"_s5", 0 0, L_0x20ed620; 1 drivers
v0x20e7d80_0 .net *"_s6", 0 0, L_0x20ed710; 1 drivers
v0x20e7e20_0 .net *"_s8", 0 0, L_0x20ed7c0; 1 drivers
L_0x20ed480 .reduce/nor v0x20c60f0_0;
S_0x20e7200 .scope generate, "PTS[2]" "PTS[2]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e72f8 .param/l "i" 5 18, +C4<010>;
S_0x20e73b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e7200;
 .timescale -9 -12;
L_0x20ecfd0 .functor AND 1, L_0x20eda80, L_0x20edb20, C4<1>, C4<1>;
L_0x20ede10 .functor AND 1, v0x20c60f0_0, L_0x20edd20, C4<1>, C4<1>;
L_0x20edec0 .functor OR 1, L_0x20ecfd0, L_0x20ede10, C4<0>, C4<0>;
v0x20e74a0_0 .net *"_s0", 0 0, L_0x20eda80; 1 drivers
v0x20e7540_0 .net *"_s2", 0 0, L_0x20edb20; 1 drivers
v0x20e75e0_0 .net *"_s3", 0 0, L_0x20ecfd0; 1 drivers
v0x20e7680_0 .net *"_s5", 0 0, L_0x20edd20; 1 drivers
v0x20e7700_0 .net *"_s6", 0 0, L_0x20ede10; 1 drivers
v0x20e77a0_0 .net *"_s8", 0 0, L_0x20edec0; 1 drivers
L_0x20edb20 .reduce/nor v0x20c60f0_0;
S_0x20e6b80 .scope generate, "PTS[3]" "PTS[3]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e6c78 .param/l "i" 5 18, +C4<011>;
S_0x20e6d30 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e6b80;
 .timescale -9 -12;
L_0x20ee250 .functor AND 1, L_0x20ee0b0, L_0x20ee1b0, C4<1>, C4<1>;
L_0x20ee430 .functor AND 1, v0x20c60f0_0, L_0x20ee300, C4<1>, C4<1>;
L_0x20ee490 .functor OR 1, L_0x20ee250, L_0x20ee430, C4<0>, C4<0>;
v0x20e6e20_0 .net *"_s0", 0 0, L_0x20ee0b0; 1 drivers
v0x20e6ec0_0 .net *"_s2", 0 0, L_0x20ee1b0; 1 drivers
v0x20e6f60_0 .net *"_s3", 0 0, L_0x20ee250; 1 drivers
v0x20e7000_0 .net *"_s5", 0 0, L_0x20ee300; 1 drivers
v0x20e7080_0 .net *"_s6", 0 0, L_0x20ee430; 1 drivers
v0x20e7120_0 .net *"_s8", 0 0, L_0x20ee490; 1 drivers
L_0x20ee1b0 .reduce/nor v0x20c60f0_0;
S_0x20e6500 .scope generate, "PTS[4]" "PTS[4]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e65f8 .param/l "i" 5 18, +C4<0100>;
S_0x20e66b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e6500;
 .timescale -9 -12;
L_0x20ee150 .functor AND 1, L_0x20ee680, L_0x20ee830, C4<1>, C4<1>;
L_0x20eea40 .functor AND 1, v0x20c60f0_0, L_0x20ee920, C4<1>, C4<1>;
L_0x20eeaf0 .functor OR 1, L_0x20ee150, L_0x20eea40, C4<0>, C4<0>;
v0x20e67a0_0 .net *"_s0", 0 0, L_0x20ee680; 1 drivers
v0x20e6840_0 .net *"_s2", 0 0, L_0x20ee830; 1 drivers
v0x20e68e0_0 .net *"_s3", 0 0, L_0x20ee150; 1 drivers
v0x20e6980_0 .net *"_s5", 0 0, L_0x20ee920; 1 drivers
v0x20e6a00_0 .net *"_s6", 0 0, L_0x20eea40; 1 drivers
v0x20e6aa0_0 .net *"_s8", 0 0, L_0x20eeaf0; 1 drivers
L_0x20ee830 .reduce/nor v0x20c60f0_0;
S_0x20e5e80 .scope generate, "PTS[5]" "PTS[5]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e5f78 .param/l "i" 5 18, +C4<0101>;
S_0x20e6030 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e5e80;
 .timescale -9 -12;
L_0x20eeeb0 .functor AND 1, L_0x20eece0, L_0x20eee10, C4<1>, C4<1>;
L_0x20ef050 .functor AND 1, v0x20c60f0_0, L_0x20eefb0, C4<1>, C4<1>;
L_0x20ef100 .functor OR 1, L_0x20eeeb0, L_0x20ef050, C4<0>, C4<0>;
v0x20e6120_0 .net *"_s0", 0 0, L_0x20eece0; 1 drivers
v0x20e61c0_0 .net *"_s2", 0 0, L_0x20eee10; 1 drivers
v0x20e6260_0 .net *"_s3", 0 0, L_0x20eeeb0; 1 drivers
v0x20e6300_0 .net *"_s5", 0 0, L_0x20eefb0; 1 drivers
v0x20e6380_0 .net *"_s6", 0 0, L_0x20ef050; 1 drivers
v0x20e6420_0 .net *"_s8", 0 0, L_0x20ef100; 1 drivers
L_0x20eee10 .reduce/nor v0x20c60f0_0;
S_0x20e5800 .scope generate, "PTS[6]" "PTS[6]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e58f8 .param/l "i" 5 18, +C4<0110>;
S_0x20e59b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e5800;
 .timescale -9 -12;
L_0x20ed9b0 .functor AND 1, L_0x20ef4a0, L_0x20ef540, C4<1>, C4<1>;
L_0x20ef400 .functor AND 1, v0x20c60f0_0, L_0x20edc10, C4<1>, C4<1>;
L_0x20ef8f0 .functor OR 1, L_0x20ed9b0, L_0x20ef400, C4<0>, C4<0>;
v0x20e5aa0_0 .net *"_s0", 0 0, L_0x20ef4a0; 1 drivers
v0x20e5b40_0 .net *"_s2", 0 0, L_0x20ef540; 1 drivers
v0x20e5be0_0 .net *"_s3", 0 0, L_0x20ed9b0; 1 drivers
v0x20e5c80_0 .net *"_s5", 0 0, L_0x20edc10; 1 drivers
v0x20e5d00_0 .net *"_s6", 0 0, L_0x20ef400; 1 drivers
v0x20e5da0_0 .net *"_s8", 0 0, L_0x20ef8f0; 1 drivers
L_0x20ef540 .reduce/nor v0x20c60f0_0;
S_0x20e5180 .scope generate, "PTS[7]" "PTS[7]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e5278 .param/l "i" 5 18, +C4<0111>;
S_0x20e5330 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e5180;
 .timescale -9 -12;
L_0x20efc40 .functor AND 1, L_0x20efae0, L_0x20ef7f0, C4<1>, C4<1>;
L_0x20ee3a0 .functor AND 1, v0x20c60f0_0, L_0x20efd40, C4<1>, C4<1>;
L_0x20eff40 .functor OR 1, L_0x20efc40, L_0x20ee3a0, C4<0>, C4<0>;
v0x20e5420_0 .net *"_s0", 0 0, L_0x20efae0; 1 drivers
v0x20e54c0_0 .net *"_s2", 0 0, L_0x20ef7f0; 1 drivers
v0x20e5560_0 .net *"_s3", 0 0, L_0x20efc40; 1 drivers
v0x20e5600_0 .net *"_s5", 0 0, L_0x20efd40; 1 drivers
v0x20e5680_0 .net *"_s6", 0 0, L_0x20ee3a0; 1 drivers
v0x20e5720_0 .net *"_s8", 0 0, L_0x20eff40; 1 drivers
L_0x20ef7f0 .reduce/nor v0x20c60f0_0;
S_0x20e4b00 .scope generate, "PTS[8]" "PTS[8]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e4bf8 .param/l "i" 5 18, +C4<01000>;
S_0x20e4cb0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e4b00;
 .timescale -9 -12;
L_0x20f02a0 .functor AND 1, L_0x20efb80, L_0x20f0200, C4<1>, C4<1>;
L_0x20f0130 .functor AND 1, v0x20c60f0_0, L_0x20f03a0, C4<1>, C4<1>;
L_0x20f0520 .functor OR 1, L_0x20f02a0, L_0x20f0130, C4<0>, C4<0>;
v0x20e4da0_0 .net *"_s0", 0 0, L_0x20efb80; 1 drivers
v0x20e4e40_0 .net *"_s2", 0 0, L_0x20f0200; 1 drivers
v0x20e4ee0_0 .net *"_s3", 0 0, L_0x20f02a0; 1 drivers
v0x20e4f80_0 .net *"_s5", 0 0, L_0x20f03a0; 1 drivers
v0x20e5000_0 .net *"_s6", 0 0, L_0x20f0130; 1 drivers
v0x20e50a0_0 .net *"_s8", 0 0, L_0x20f0520; 1 drivers
L_0x20f0200 .reduce/nor v0x20c60f0_0;
S_0x20e4480 .scope generate, "PTS[9]" "PTS[9]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e4578 .param/l "i" 5 18, +C4<01001>;
S_0x20e4630 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e4480;
 .timescale -9 -12;
L_0x20f08a0 .functor AND 1, L_0x20f0710, L_0x20f0440, C4<1>, C4<1>;
L_0x20f0a40 .functor AND 1, v0x20c60f0_0, L_0x20f09a0, C4<1>, C4<1>;
L_0x20f0af0 .functor OR 1, L_0x20f08a0, L_0x20f0a40, C4<0>, C4<0>;
v0x20e4720_0 .net *"_s0", 0 0, L_0x20f0710; 1 drivers
v0x20e47c0_0 .net *"_s2", 0 0, L_0x20f0440; 1 drivers
v0x20e4860_0 .net *"_s3", 0 0, L_0x20f08a0; 1 drivers
v0x20e4900_0 .net *"_s5", 0 0, L_0x20f09a0; 1 drivers
v0x20e4980_0 .net *"_s6", 0 0, L_0x20f0a40; 1 drivers
v0x20e4a20_0 .net *"_s8", 0 0, L_0x20f0af0; 1 drivers
L_0x20f0440 .reduce/nor v0x20c60f0_0;
S_0x20e3e00 .scope generate, "PTS[10]" "PTS[10]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e3ef8 .param/l "i" 5 18, +C4<01010>;
S_0x20e3fb0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e3e00;
 .timescale -9 -12;
L_0x20f0e80 .functor AND 1, L_0x20f07b0, L_0x20f0de0, C4<1>, C4<1>;
L_0x20f0ce0 .functor AND 1, v0x20c60f0_0, L_0x20f0f30, C4<1>, C4<1>;
L_0x20f10e0 .functor OR 1, L_0x20f0e80, L_0x20f0ce0, C4<0>, C4<0>;
v0x20e40a0_0 .net *"_s0", 0 0, L_0x20f07b0; 1 drivers
v0x20e4140_0 .net *"_s2", 0 0, L_0x20f0de0; 1 drivers
v0x20e41e0_0 .net *"_s3", 0 0, L_0x20f0e80; 1 drivers
v0x20e4280_0 .net *"_s5", 0 0, L_0x20f0f30; 1 drivers
v0x20e4300_0 .net *"_s6", 0 0, L_0x20f0ce0; 1 drivers
v0x20e43a0_0 .net *"_s8", 0 0, L_0x20f10e0; 1 drivers
L_0x20f0de0 .reduce/nor v0x20c60f0_0;
S_0x20e3780 .scope generate, "PTS[11]" "PTS[11]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e3878 .param/l "i" 5 18, +C4<01011>;
S_0x20e3930 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e3780;
 .timescale -9 -12;
L_0x20f1070 .functor AND 1, L_0x20f1280, L_0x20f0fd0, C4<1>, C4<1>;
L_0x20f1580 .functor AND 1, v0x20c60f0_0, L_0x20f14e0, C4<1>, C4<1>;
L_0x20f1630 .functor OR 1, L_0x20f1070, L_0x20f1580, C4<0>, C4<0>;
v0x20e3a20_0 .net *"_s0", 0 0, L_0x20f1280; 1 drivers
v0x20e3ac0_0 .net *"_s2", 0 0, L_0x20f0fd0; 1 drivers
v0x20e3b60_0 .net *"_s3", 0 0, L_0x20f1070; 1 drivers
v0x20e3c00_0 .net *"_s5", 0 0, L_0x20f14e0; 1 drivers
v0x20e3c80_0 .net *"_s6", 0 0, L_0x20f1580; 1 drivers
v0x20e3d20_0 .net *"_s8", 0 0, L_0x20f1630; 1 drivers
L_0x20f0fd0 .reduce/nor v0x20c60f0_0;
S_0x20e3100 .scope generate, "PTS[12]" "PTS[12]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e31f8 .param/l "i" 5 18, +C4<01100>;
S_0x20e32b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e3100;
 .timescale -9 -12;
L_0x20ee7c0 .functor AND 1, L_0x20f1320, L_0x20ee720, C4<1>, C4<1>;
L_0x20f1820 .functor AND 1, v0x20c60f0_0, L_0x20f1bb0, C4<1>, C4<1>;
L_0x20f18d0 .functor OR 1, L_0x20ee7c0, L_0x20f1820, C4<0>, C4<0>;
v0x20e33a0_0 .net *"_s0", 0 0, L_0x20f1320; 1 drivers
v0x20e3440_0 .net *"_s2", 0 0, L_0x20ee720; 1 drivers
v0x20e34e0_0 .net *"_s3", 0 0, L_0x20ee7c0; 1 drivers
v0x20e3580_0 .net *"_s5", 0 0, L_0x20f1bb0; 1 drivers
v0x20e3600_0 .net *"_s6", 0 0, L_0x20f1820; 1 drivers
v0x20e36a0_0 .net *"_s8", 0 0, L_0x20f18d0; 1 drivers
L_0x20ee720 .reduce/nor v0x20c60f0_0;
S_0x20e2a80 .scope generate, "PTS[13]" "PTS[13]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e2b78 .param/l "i" 5 18, +C4<01101>;
S_0x20e2c30 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e2a80;
 .timescale -9 -12;
L_0x20f1cf0 .functor AND 1, L_0x20f1f20, L_0x20f1c50, C4<1>, C4<1>;
L_0x20f2250 .functor AND 1, v0x20c60f0_0, L_0x20f21b0, C4<1>, C4<1>;
L_0x20f2300 .functor OR 1, L_0x20f1cf0, L_0x20f2250, C4<0>, C4<0>;
v0x20e2d20_0 .net *"_s0", 0 0, L_0x20f1f20; 1 drivers
v0x20e2dc0_0 .net *"_s2", 0 0, L_0x20f1c50; 1 drivers
v0x20e2e60_0 .net *"_s3", 0 0, L_0x20f1cf0; 1 drivers
v0x20e2f00_0 .net *"_s5", 0 0, L_0x20f21b0; 1 drivers
v0x20e2f80_0 .net *"_s6", 0 0, L_0x20f2250; 1 drivers
v0x20e3020_0 .net *"_s8", 0 0, L_0x20f2300; 1 drivers
L_0x20f1c50 .reduce/nor v0x20c60f0_0;
S_0x20e2400 .scope generate, "PTS[14]" "PTS[14]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e24f8 .param/l "i" 5 18, +C4<01110>;
S_0x20e25b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e2400;
 .timescale -9 -12;
L_0x20ef390 .functor AND 1, L_0x20ef2f0, L_0x20f1fc0, C4<1>, C4<1>;
L_0x20e9760 .functor AND 1, v0x20c60f0_0, L_0x20f2060, C4<1>, C4<1>;
L_0x20ef750 .functor OR 1, L_0x20ef390, L_0x20e9760, C4<0>, C4<0>;
v0x20e26a0_0 .net *"_s0", 0 0, L_0x20ef2f0; 1 drivers
v0x20e2740_0 .net *"_s2", 0 0, L_0x20f1fc0; 1 drivers
v0x20e27e0_0 .net *"_s3", 0 0, L_0x20ef390; 1 drivers
v0x20e2880_0 .net *"_s5", 0 0, L_0x20f2060; 1 drivers
v0x20e2900_0 .net *"_s6", 0 0, L_0x20e9760; 1 drivers
v0x20e29a0_0 .net *"_s8", 0 0, L_0x20ef750; 1 drivers
L_0x20f1fc0 .reduce/nor v0x20c60f0_0;
S_0x20e1d80 .scope generate, "PTS[15]" "PTS[15]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e1e78 .param/l "i" 5 18, +C4<01111>;
S_0x20e1f30 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e1d80;
 .timescale -9 -12;
L_0x20ef680 .functor AND 1, L_0x20f2d10, L_0x20ef5e0, C4<1>, C4<1>;
L_0x20efde0 .functor AND 1, v0x20c60f0_0, L_0x20f2f30, C4<1>, C4<1>;
L_0x20efe90 .functor OR 1, L_0x20ef680, L_0x20efde0, C4<0>, C4<0>;
v0x20e2020_0 .net *"_s0", 0 0, L_0x20f2d10; 1 drivers
v0x20e20c0_0 .net *"_s2", 0 0, L_0x20ef5e0; 1 drivers
v0x20e2160_0 .net *"_s3", 0 0, L_0x20ef680; 1 drivers
v0x20e2200_0 .net *"_s5", 0 0, L_0x20f2f30; 1 drivers
v0x20e2280_0 .net *"_s6", 0 0, L_0x20efde0; 1 drivers
v0x20e2320_0 .net *"_s8", 0 0, L_0x20efe90; 1 drivers
L_0x20ef5e0 .reduce/nor v0x20c60f0_0;
S_0x20e1700 .scope generate, "PTS[16]" "PTS[16]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e17f8 .param/l "i" 5 18, +C4<010000>;
S_0x20e18b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e1700;
 .timescale -9 -12;
L_0x20f3500 .functor AND 1, L_0x20f2db0, L_0x20f2e50, C4<1>, C4<1>;
L_0x20f3370 .functor AND 1, v0x20c60f0_0, L_0x20f3600, C4<1>, C4<1>;
L_0x20f3420 .functor OR 1, L_0x20f3500, L_0x20f3370, C4<0>, C4<0>;
v0x20e19a0_0 .net *"_s0", 0 0, L_0x20f2db0; 1 drivers
v0x20e1a40_0 .net *"_s2", 0 0, L_0x20f2e50; 1 drivers
v0x20e1ae0_0 .net *"_s3", 0 0, L_0x20f3500; 1 drivers
v0x20e1b80_0 .net *"_s5", 0 0, L_0x20f3600; 1 drivers
v0x20e1c00_0 .net *"_s6", 0 0, L_0x20f3370; 1 drivers
v0x20e1ca0_0 .net *"_s8", 0 0, L_0x20f3420; 1 drivers
L_0x20f2e50 .reduce/nor v0x20c60f0_0;
S_0x20e1080 .scope generate, "PTS[17]" "PTS[17]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e1178 .param/l "i" 5 18, +C4<010001>;
S_0x20e1230 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e1080;
 .timescale -9 -12;
L_0x20f3740 .functor AND 1, L_0x20f3980, L_0x20f36a0, C4<1>, C4<1>;
L_0x20f3c70 .functor AND 1, v0x20c60f0_0, L_0x20f3bd0, C4<1>, C4<1>;
L_0x20f3d20 .functor OR 1, L_0x20f3740, L_0x20f3c70, C4<0>, C4<0>;
v0x20e1320_0 .net *"_s0", 0 0, L_0x20f3980; 1 drivers
v0x20e13c0_0 .net *"_s2", 0 0, L_0x20f36a0; 1 drivers
v0x20e1460_0 .net *"_s3", 0 0, L_0x20f3740; 1 drivers
v0x20e1500_0 .net *"_s5", 0 0, L_0x20f3bd0; 1 drivers
v0x20e1580_0 .net *"_s6", 0 0, L_0x20f3c70; 1 drivers
v0x20e1620_0 .net *"_s8", 0 0, L_0x20f3d20; 1 drivers
L_0x20f36a0 .reduce/nor v0x20c60f0_0;
S_0x20e0a00 .scope generate, "PTS[18]" "PTS[18]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e0af8 .param/l "i" 5 18, +C4<010010>;
S_0x20e0bb0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e0a00;
 .timescale -9 -12;
L_0x20f3b60 .functor AND 1, L_0x20f3a20, L_0x20f3ac0, C4<1>, C4<1>;
L_0x20f3f10 .functor AND 1, v0x20c60f0_0, L_0x20f4170, C4<1>, C4<1>;
L_0x20f3fc0 .functor OR 1, L_0x20f3b60, L_0x20f3f10, C4<0>, C4<0>;
v0x20e0ca0_0 .net *"_s0", 0 0, L_0x20f3a20; 1 drivers
v0x20e0d40_0 .net *"_s2", 0 0, L_0x20f3ac0; 1 drivers
v0x20e0de0_0 .net *"_s3", 0 0, L_0x20f3b60; 1 drivers
v0x20e0e80_0 .net *"_s5", 0 0, L_0x20f4170; 1 drivers
v0x20e0f00_0 .net *"_s6", 0 0, L_0x20f3f10; 1 drivers
v0x20e0fa0_0 .net *"_s8", 0 0, L_0x20f3fc0; 1 drivers
L_0x20f3ac0 .reduce/nor v0x20c60f0_0;
S_0x20e0380 .scope generate, "PTS[19]" "PTS[19]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20e0478 .param/l "i" 5 18, +C4<010011>;
S_0x20e0530 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20e0380;
 .timescale -9 -12;
L_0x20f42b0 .functor AND 1, L_0x20f44d0, L_0x20f4210, C4<1>, C4<1>;
L_0x20f47f0 .functor AND 1, v0x20c60f0_0, L_0x20f4750, C4<1>, C4<1>;
L_0x20f48a0 .functor OR 1, L_0x20f42b0, L_0x20f47f0, C4<0>, C4<0>;
v0x20e0620_0 .net *"_s0", 0 0, L_0x20f44d0; 1 drivers
v0x20e06c0_0 .net *"_s2", 0 0, L_0x20f4210; 1 drivers
v0x20e0760_0 .net *"_s3", 0 0, L_0x20f42b0; 1 drivers
v0x20e0800_0 .net *"_s5", 0 0, L_0x20f4750; 1 drivers
v0x20e0880_0 .net *"_s6", 0 0, L_0x20f47f0; 1 drivers
v0x20e0920_0 .net *"_s8", 0 0, L_0x20f48a0; 1 drivers
L_0x20f4210 .reduce/nor v0x20c60f0_0;
S_0x20dfd00 .scope generate, "PTS[20]" "PTS[20]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20dfdf8 .param/l "i" 5 18, +C4<010100>;
S_0x20dfeb0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20dfd00;
 .timescale -9 -12;
L_0x20f46b0 .functor AND 1, L_0x20f4570, L_0x20f4610, C4<1>, C4<1>;
L_0x20f4a90 .functor AND 1, v0x20c60f0_0, L_0x20f4d20, C4<1>, C4<1>;
L_0x20f4b40 .functor OR 1, L_0x20f46b0, L_0x20f4a90, C4<0>, C4<0>;
v0x20dffa0_0 .net *"_s0", 0 0, L_0x20f4570; 1 drivers
v0x20e0040_0 .net *"_s2", 0 0, L_0x20f4610; 1 drivers
v0x20e00e0_0 .net *"_s3", 0 0, L_0x20f46b0; 1 drivers
v0x20e0180_0 .net *"_s5", 0 0, L_0x20f4d20; 1 drivers
v0x20e0200_0 .net *"_s6", 0 0, L_0x20f4a90; 1 drivers
v0x20e02a0_0 .net *"_s8", 0 0, L_0x20f4b40; 1 drivers
L_0x20f4610 .reduce/nor v0x20c60f0_0;
S_0x20df680 .scope generate, "PTS[21]" "PTS[21]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20df778 .param/l "i" 5 18, +C4<010101>;
S_0x20df830 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20df680;
 .timescale -9 -12;
L_0x20f4e60 .functor AND 1, L_0x20f50b0, L_0x20f4dc0, C4<1>, C4<1>;
L_0x20f4f60 .functor AND 1, v0x20c60f0_0, L_0x20f5360, C4<1>, C4<1>;
L_0x20f5450 .functor OR 1, L_0x20f4e60, L_0x20f4f60, C4<0>, C4<0>;
v0x20df920_0 .net *"_s0", 0 0, L_0x20f50b0; 1 drivers
v0x20df9c0_0 .net *"_s2", 0 0, L_0x20f4dc0; 1 drivers
v0x20dfa60_0 .net *"_s3", 0 0, L_0x20f4e60; 1 drivers
v0x20dfb00_0 .net *"_s5", 0 0, L_0x20f5360; 1 drivers
v0x20dfb80_0 .net *"_s6", 0 0, L_0x20f4f60; 1 drivers
v0x20dfc20_0 .net *"_s8", 0 0, L_0x20f5450; 1 drivers
L_0x20f4dc0 .reduce/nor v0x20c60f0_0;
S_0x20df000 .scope generate, "PTS[22]" "PTS[22]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20df0f8 .param/l "i" 5 18, +C4<010110>;
S_0x20df1b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20df000;
 .timescale -9 -12;
L_0x20f5290 .functor AND 1, L_0x20f5150, L_0x20f51f0, C4<1>, C4<1>;
L_0x20f5640 .functor AND 1, v0x20c60f0_0, L_0x20f58b0, C4<1>, C4<1>;
L_0x20f56f0 .functor OR 1, L_0x20f5290, L_0x20f5640, C4<0>, C4<0>;
v0x20df2a0_0 .net *"_s0", 0 0, L_0x20f5150; 1 drivers
v0x20df340_0 .net *"_s2", 0 0, L_0x20f51f0; 1 drivers
v0x20df3e0_0 .net *"_s3", 0 0, L_0x20f5290; 1 drivers
v0x20df480_0 .net *"_s5", 0 0, L_0x20f58b0; 1 drivers
v0x20df500_0 .net *"_s6", 0 0, L_0x20f5640; 1 drivers
v0x20df5a0_0 .net *"_s8", 0 0, L_0x20f56f0; 1 drivers
L_0x20f51f0 .reduce/nor v0x20c60f0_0;
S_0x20de980 .scope generate, "PTS[23]" "PTS[23]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20dea78 .param/l "i" 5 18, +C4<010111>;
S_0x20deb30 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20de980;
 .timescale -9 -12;
L_0x20f59f0 .functor AND 1, L_0x20f5c20, L_0x20f5950, C4<1>, C4<1>;
L_0x20f5af0 .functor AND 1, v0x20c60f0_0, L_0x20f5f00, C4<1>, C4<1>;
L_0x20f5ff0 .functor OR 1, L_0x20f59f0, L_0x20f5af0, C4<0>, C4<0>;
v0x20dec20_0 .net *"_s0", 0 0, L_0x20f5c20; 1 drivers
v0x20decc0_0 .net *"_s2", 0 0, L_0x20f5950; 1 drivers
v0x20ded60_0 .net *"_s3", 0 0, L_0x20f59f0; 1 drivers
v0x20dee00_0 .net *"_s5", 0 0, L_0x20f5f00; 1 drivers
v0x20dee80_0 .net *"_s6", 0 0, L_0x20f5af0; 1 drivers
v0x20def20_0 .net *"_s8", 0 0, L_0x20f5ff0; 1 drivers
L_0x20f5950 .reduce/nor v0x20c60f0_0;
S_0x20de300 .scope generate, "PTS[24]" "PTS[24]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20de3f8 .param/l "i" 5 18, +C4<011000>;
S_0x20de4b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20de300;
 .timescale -9 -12;
L_0x20f5e00 .functor AND 1, L_0x20f5cc0, L_0x20f5d60, C4<1>, C4<1>;
L_0x20f61e0 .functor AND 1, v0x20c60f0_0, L_0x20f6430, C4<1>, C4<1>;
L_0x20f6290 .functor OR 1, L_0x20f5e00, L_0x20f61e0, C4<0>, C4<0>;
v0x20de5a0_0 .net *"_s0", 0 0, L_0x20f5cc0; 1 drivers
v0x20de640_0 .net *"_s2", 0 0, L_0x20f5d60; 1 drivers
v0x20de6e0_0 .net *"_s3", 0 0, L_0x20f5e00; 1 drivers
v0x20de780_0 .net *"_s5", 0 0, L_0x20f6430; 1 drivers
v0x20de800_0 .net *"_s6", 0 0, L_0x20f61e0; 1 drivers
v0x20de8a0_0 .net *"_s8", 0 0, L_0x20f6290; 1 drivers
L_0x20f5d60 .reduce/nor v0x20c60f0_0;
S_0x20ddc80 .scope generate, "PTS[25]" "PTS[25]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20ddd78 .param/l "i" 5 18, +C4<011001>;
S_0x20dde30 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20ddc80;
 .timescale -9 -12;
L_0x20f6570 .functor AND 1, L_0x20f67d0, L_0x20f64d0, C4<1>, C4<1>;
L_0x20f66c0 .functor AND 1, v0x20c60f0_0, L_0x20f6620, C4<1>, C4<1>;
L_0x20f6b30 .functor OR 1, L_0x20f6570, L_0x20f66c0, C4<0>, C4<0>;
v0x20ddf20_0 .net *"_s0", 0 0, L_0x20f67d0; 1 drivers
v0x20ddfc0_0 .net *"_s2", 0 0, L_0x20f64d0; 1 drivers
v0x20de060_0 .net *"_s3", 0 0, L_0x20f6570; 1 drivers
v0x20de100_0 .net *"_s5", 0 0, L_0x20f6620; 1 drivers
v0x20de180_0 .net *"_s6", 0 0, L_0x20f66c0; 1 drivers
v0x20de220_0 .net *"_s8", 0 0, L_0x20f6b30; 1 drivers
L_0x20f64d0 .reduce/nor v0x20c60f0_0;
S_0x20dd600 .scope generate, "PTS[26]" "PTS[26]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20dd6f8 .param/l "i" 5 18, +C4<011010>;
S_0x20dd7b0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20dd600;
 .timescale -9 -12;
L_0x20f69b0 .functor AND 1, L_0x20f6870, L_0x20f6910, C4<1>, C4<1>;
L_0x20f6d20 .functor AND 1, v0x20c60f0_0, L_0x20f6fa0, C4<1>, C4<1>;
L_0x20f6dd0 .functor OR 1, L_0x20f69b0, L_0x20f6d20, C4<0>, C4<0>;
v0x20dd8a0_0 .net *"_s0", 0 0, L_0x20f6870; 1 drivers
v0x20dd940_0 .net *"_s2", 0 0, L_0x20f6910; 1 drivers
v0x20dd9e0_0 .net *"_s3", 0 0, L_0x20f69b0; 1 drivers
v0x20dda80_0 .net *"_s5", 0 0, L_0x20f6fa0; 1 drivers
v0x20ddb00_0 .net *"_s6", 0 0, L_0x20f6d20; 1 drivers
v0x20ddba0_0 .net *"_s8", 0 0, L_0x20f6dd0; 1 drivers
L_0x20f6910 .reduce/nor v0x20c60f0_0;
S_0x20dcf80 .scope generate, "PTS[27]" "PTS[27]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20dd078 .param/l "i" 5 18, +C4<011011>;
S_0x20dd130 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20dcf80;
 .timescale -9 -12;
L_0x20f70e0 .functor AND 1, L_0x20f7370, L_0x20f7040, C4<1>, C4<1>;
L_0x20f6f20 .functor AND 1, v0x20c60f0_0, L_0x20f71e0, C4<1>, C4<1>;
L_0x20f76b0 .functor OR 1, L_0x20f70e0, L_0x20f6f20, C4<0>, C4<0>;
v0x20dd220_0 .net *"_s0", 0 0, L_0x20f7370; 1 drivers
v0x20dd2c0_0 .net *"_s2", 0 0, L_0x20f7040; 1 drivers
v0x20dd360_0 .net *"_s3", 0 0, L_0x20f70e0; 1 drivers
v0x20dd400_0 .net *"_s5", 0 0, L_0x20f71e0; 1 drivers
v0x20dd480_0 .net *"_s6", 0 0, L_0x20f6f20; 1 drivers
v0x20dd520_0 .net *"_s8", 0 0, L_0x20f76b0; 1 drivers
L_0x20f7040 .reduce/nor v0x20c60f0_0;
S_0x20dc900 .scope generate, "PTS[28]" "PTS[28]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20dc9f8 .param/l "i" 5 18, +C4<011100>;
S_0x20dcab0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20dc900;
 .timescale -9 -12;
L_0x20e8c90 .functor AND 1, L_0x20f7410, L_0x20f74b0, C4<1>, C4<1>;
L_0x20f1930 .functor AND 1, v0x20c60f0_0, L_0x20f75f0, C4<1>, C4<1>;
L_0x20f19e0 .functor OR 1, L_0x20e8c90, L_0x20f1930, C4<0>, C4<0>;
v0x20dcba0_0 .net *"_s0", 0 0, L_0x20f7410; 1 drivers
v0x20dcc40_0 .net *"_s2", 0 0, L_0x20f74b0; 1 drivers
v0x20dcce0_0 .net *"_s3", 0 0, L_0x20e8c90; 1 drivers
v0x20dcd80_0 .net *"_s5", 0 0, L_0x20f75f0; 1 drivers
v0x20dce00_0 .net *"_s6", 0 0, L_0x20f1930; 1 drivers
v0x20dcea0_0 .net *"_s8", 0 0, L_0x20f19e0; 1 drivers
L_0x20f74b0 .reduce/nor v0x20c60f0_0;
S_0x20dc280 .scope generate, "PTS[29]" "PTS[29]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20dc378 .param/l "i" 5 18, +C4<011101>;
S_0x20dc430 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20dc280;
 .timescale -9 -12;
L_0x20f7a80 .functor AND 1, L_0x20f7940, L_0x20f79e0, C4<1>, C4<1>;
L_0x20f8320 .functor AND 1, v0x20c60f0_0, L_0x20f8280, C4<1>, C4<1>;
L_0x20f83d0 .functor OR 1, L_0x20f7a80, L_0x20f8320, C4<0>, C4<0>;
v0x20dc520_0 .net *"_s0", 0 0, L_0x20f7940; 1 drivers
v0x20dc5c0_0 .net *"_s2", 0 0, L_0x20f79e0; 1 drivers
v0x20dc660_0 .net *"_s3", 0 0, L_0x20f7a80; 1 drivers
v0x20dc700_0 .net *"_s5", 0 0, L_0x20f8280; 1 drivers
v0x20dc780_0 .net *"_s6", 0 0, L_0x20f8320; 1 drivers
v0x20dc820_0 .net *"_s8", 0 0, L_0x20f83d0; 1 drivers
L_0x20f79e0 .reduce/nor v0x20c60f0_0;
S_0x20dbc00 .scope generate, "PTS[30]" "PTS[30]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20dbcf8 .param/l "i" 5 18, +C4<011110>;
S_0x20dbdb0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20dbc00;
 .timescale -9 -12;
L_0x20f2630 .functor AND 1, L_0x20f24f0, L_0x20f2590, C4<1>, C4<1>;
L_0x20f2b30 .functor AND 1, v0x20c60f0_0, L_0x20f7fb0, C4<1>, C4<1>;
L_0x20f2be0 .functor OR 1, L_0x20f2630, L_0x20f2b30, C4<0>, C4<0>;
v0x20dbea0_0 .net *"_s0", 0 0, L_0x20f24f0; 1 drivers
v0x20dbf40_0 .net *"_s2", 0 0, L_0x20f2590; 1 drivers
v0x20dbfe0_0 .net *"_s3", 0 0, L_0x20f2630; 1 drivers
v0x20dc080_0 .net *"_s5", 0 0, L_0x20f7fb0; 1 drivers
v0x20dc100_0 .net *"_s6", 0 0, L_0x20f2b30; 1 drivers
v0x20dc1a0_0 .net *"_s8", 0 0, L_0x20f2be0; 1 drivers
L_0x20f2590 .reduce/nor v0x20c60f0_0;
S_0x20db580 .scope generate, "PTS[31]" "PTS[31]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20db678 .param/l "i" 5 18, +C4<011111>;
S_0x20db730 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20db580;
 .timescale -9 -12;
L_0x20f8b10 .functor AND 1, L_0x20f89d0, L_0x20f8a70, C4<1>, C4<1>;
L_0x20f2fd0 .functor AND 1, v0x20c60f0_0, L_0x20f8bc0, C4<1>, C4<1>;
L_0x20f3030 .functor OR 1, L_0x20f8b10, L_0x20f2fd0, C4<0>, C4<0>;
v0x20db820_0 .net *"_s0", 0 0, L_0x20f89d0; 1 drivers
v0x20db8c0_0 .net *"_s2", 0 0, L_0x20f8a70; 1 drivers
v0x20db960_0 .net *"_s3", 0 0, L_0x20f8b10; 1 drivers
v0x20dba00_0 .net *"_s5", 0 0, L_0x20f8bc0; 1 drivers
v0x20dba80_0 .net *"_s6", 0 0, L_0x20f2fd0; 1 drivers
v0x20dbb20_0 .net *"_s8", 0 0, L_0x20f3030; 1 drivers
L_0x20f8a70 .reduce/nor v0x20c60f0_0;
S_0x20daf60 .scope generate, "PTS[32]" "PTS[32]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20c33a8 .param/l "i" 5 18, +C4<0100000>;
S_0x20db090 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20daf60;
 .timescale -9 -12;
L_0x20f3180 .functor AND 1, L_0x20f28e0, L_0x20f2980, C4<1>, C4<1>;
L_0x20f9560 .functor AND 1, v0x20c60f0_0, L_0x20f94c0, C4<1>, C4<1>;
L_0x20f9610 .functor OR 1, L_0x20f3180, L_0x20f9560, C4<0>, C4<0>;
v0x20db180_0 .net *"_s0", 0 0, L_0x20f28e0; 1 drivers
v0x20db240_0 .net *"_s2", 0 0, L_0x20f2980; 1 drivers
v0x20db2e0_0 .net *"_s3", 0 0, L_0x20f3180; 1 drivers
v0x20db380_0 .net *"_s5", 0 0, L_0x20f94c0; 1 drivers
v0x20db400_0 .net *"_s6", 0 0, L_0x20f9560; 1 drivers
v0x20db4a0_0 .net *"_s8", 0 0, L_0x20f9610; 1 drivers
L_0x20f2980 .reduce/nor v0x20c60f0_0;
S_0x20da8e0 .scope generate, "PTS[33]" "PTS[33]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20da9d8 .param/l "i" 5 18, +C4<0100001>;
S_0x20daa70 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20da8e0;
 .timescale -9 -12;
L_0x20f9760 .functor AND 1, L_0x20f9f90, L_0x20f9bd0, C4<1>, C4<1>;
L_0x20f9db0 .functor AND 1, v0x20c60f0_0, L_0x20f9d10, C4<1>, C4<1>;
L_0x20f9e60 .functor OR 1, L_0x20f9760, L_0x20f9db0, C4<0>, C4<0>;
v0x20dab60_0 .net *"_s0", 0 0, L_0x20f9f90; 1 drivers
v0x20dac20_0 .net *"_s2", 0 0, L_0x20f9bd0; 1 drivers
v0x20dacc0_0 .net *"_s3", 0 0, L_0x20f9760; 1 drivers
v0x20dad60_0 .net *"_s5", 0 0, L_0x20f9d10; 1 drivers
v0x20dade0_0 .net *"_s6", 0 0, L_0x20f9db0; 1 drivers
v0x20dae80_0 .net *"_s8", 0 0, L_0x20f9e60; 1 drivers
L_0x20f9bd0 .reduce/nor v0x20c60f0_0;
S_0x20da260 .scope generate, "PTS[34]" "PTS[34]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20da358 .param/l "i" 5 18, +C4<0100010>;
S_0x20da3f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20da260;
 .timescale -9 -12;
L_0x20fa170 .functor AND 1, L_0x20fa030, L_0x20fa0d0, C4<1>, C4<1>;
L_0x20fa7f0 .functor AND 1, v0x20c60f0_0, L_0x20fa270, C4<1>, C4<1>;
L_0x20fa850 .functor OR 1, L_0x20fa170, L_0x20fa7f0, C4<0>, C4<0>;
v0x20da4e0_0 .net *"_s0", 0 0, L_0x20fa030; 1 drivers
v0x20da5a0_0 .net *"_s2", 0 0, L_0x20fa0d0; 1 drivers
v0x20da640_0 .net *"_s3", 0 0, L_0x20fa170; 1 drivers
v0x20da6e0_0 .net *"_s5", 0 0, L_0x20fa270; 1 drivers
v0x20da760_0 .net *"_s6", 0 0, L_0x20fa7f0; 1 drivers
v0x20da800_0 .net *"_s8", 0 0, L_0x20fa850; 1 drivers
L_0x20fa0d0 .reduce/nor v0x20c60f0_0;
S_0x20d9be0 .scope generate, "PTS[35]" "PTS[35]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d9cd8 .param/l "i" 5 18, +C4<0100011>;
S_0x20d9d70 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d9be0;
 .timescale -9 -12;
L_0x20fa540 .functor AND 1, L_0x20faa40, L_0x20fa4a0, C4<1>, C4<1>;
L_0x20fa6e0 .functor AND 1, v0x20c60f0_0, L_0x20fa640, C4<1>, C4<1>;
L_0x20fa790 .functor OR 1, L_0x20fa540, L_0x20fa6e0, C4<0>, C4<0>;
v0x20d9e60_0 .net *"_s0", 0 0, L_0x20faa40; 1 drivers
v0x20d9f20_0 .net *"_s2", 0 0, L_0x20fa4a0; 1 drivers
v0x20d9fc0_0 .net *"_s3", 0 0, L_0x20fa540; 1 drivers
v0x20da060_0 .net *"_s5", 0 0, L_0x20fa640; 1 drivers
v0x20da0e0_0 .net *"_s6", 0 0, L_0x20fa6e0; 1 drivers
v0x20da180_0 .net *"_s8", 0 0, L_0x20fa790; 1 drivers
L_0x20fa4a0 .reduce/nor v0x20c60f0_0;
S_0x20d9560 .scope generate, "PTS[36]" "PTS[36]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d9658 .param/l "i" 5 18, +C4<0100100>;
S_0x20d96f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d9560;
 .timescale -9 -12;
L_0x20fac20 .functor AND 1, L_0x20faae0, L_0x20fab80, C4<1>, C4<1>;
L_0x20fadc0 .functor AND 1, v0x20c60f0_0, L_0x20fad20, C4<1>, C4<1>;
L_0x20fb3a0 .functor OR 1, L_0x20fac20, L_0x20fadc0, C4<0>, C4<0>;
v0x20d97e0_0 .net *"_s0", 0 0, L_0x20faae0; 1 drivers
v0x20d98a0_0 .net *"_s2", 0 0, L_0x20fab80; 1 drivers
v0x20d9940_0 .net *"_s3", 0 0, L_0x20fac20; 1 drivers
v0x20d99e0_0 .net *"_s5", 0 0, L_0x20fad20; 1 drivers
v0x20d9a60_0 .net *"_s6", 0 0, L_0x20fadc0; 1 drivers
v0x20d9b00_0 .net *"_s8", 0 0, L_0x20fb3a0; 1 drivers
L_0x20fab80 .reduce/nor v0x20c60f0_0;
S_0x20d8ee0 .scope generate, "PTS[37]" "PTS[37]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d8fd8 .param/l "i" 5 18, +C4<0100101>;
S_0x20d9070 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d8ee0;
 .timescale -9 -12;
L_0x20fb070 .functor AND 1, L_0x20fb590, L_0x20fafd0, C4<1>, C4<1>;
L_0x20fb210 .functor AND 1, v0x20c60f0_0, L_0x20fb170, C4<1>, C4<1>;
L_0x20fb2c0 .functor OR 1, L_0x20fb070, L_0x20fb210, C4<0>, C4<0>;
v0x20d9160_0 .net *"_s0", 0 0, L_0x20fb590; 1 drivers
v0x20d9220_0 .net *"_s2", 0 0, L_0x20fafd0; 1 drivers
v0x20d92c0_0 .net *"_s3", 0 0, L_0x20fb070; 1 drivers
v0x20d9360_0 .net *"_s5", 0 0, L_0x20fb170; 1 drivers
v0x20d93e0_0 .net *"_s6", 0 0, L_0x20fb210; 1 drivers
v0x20d9480_0 .net *"_s8", 0 0, L_0x20fb2c0; 1 drivers
L_0x20fafd0 .reduce/nor v0x20c60f0_0;
S_0x20d8860 .scope generate, "PTS[38]" "PTS[38]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d8958 .param/l "i" 5 18, +C4<0100110>;
S_0x20d89f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d8860;
 .timescale -9 -12;
L_0x20fb770 .functor AND 1, L_0x20fb630, L_0x20fb6d0, C4<1>, C4<1>;
L_0x20fb910 .functor AND 1, v0x20c60f0_0, L_0x20fb870, C4<1>, C4<1>;
L_0x20fbf00 .functor OR 1, L_0x20fb770, L_0x20fb910, C4<0>, C4<0>;
v0x20d8ae0_0 .net *"_s0", 0 0, L_0x20fb630; 1 drivers
v0x20d8ba0_0 .net *"_s2", 0 0, L_0x20fb6d0; 1 drivers
v0x20d8c40_0 .net *"_s3", 0 0, L_0x20fb770; 1 drivers
v0x20d8ce0_0 .net *"_s5", 0 0, L_0x20fb870; 1 drivers
v0x20d8d60_0 .net *"_s6", 0 0, L_0x20fb910; 1 drivers
v0x20d8e00_0 .net *"_s8", 0 0, L_0x20fbf00; 1 drivers
L_0x20fb6d0 .reduce/nor v0x20c60f0_0;
S_0x20d81e0 .scope generate, "PTS[39]" "PTS[39]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d82d8 .param/l "i" 5 18, +C4<0100111>;
S_0x20d8370 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d81e0;
 .timescale -9 -12;
L_0x20fbbf0 .functor AND 1, L_0x20fc0f0, L_0x20fbb50, C4<1>, C4<1>;
L_0x20fbd90 .functor AND 1, v0x20c60f0_0, L_0x20fbcf0, C4<1>, C4<1>;
L_0x20fbe40 .functor OR 1, L_0x20fbbf0, L_0x20fbd90, C4<0>, C4<0>;
v0x20d8460_0 .net *"_s0", 0 0, L_0x20fc0f0; 1 drivers
v0x20d8520_0 .net *"_s2", 0 0, L_0x20fbb50; 1 drivers
v0x20d85c0_0 .net *"_s3", 0 0, L_0x20fbbf0; 1 drivers
v0x20d8660_0 .net *"_s5", 0 0, L_0x20fbcf0; 1 drivers
v0x20d86e0_0 .net *"_s6", 0 0, L_0x20fbd90; 1 drivers
v0x20d8780_0 .net *"_s8", 0 0, L_0x20fbe40; 1 drivers
L_0x20fbb50 .reduce/nor v0x20c60f0_0;
S_0x20d7b60 .scope generate, "PTS[40]" "PTS[40]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d7c58 .param/l "i" 5 18, +C4<0101000>;
S_0x20d7cf0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d7b60;
 .timescale -9 -12;
L_0x20fc2d0 .functor AND 1, L_0x20fc190, L_0x20fc230, C4<1>, C4<1>;
L_0x20fc470 .functor AND 1, v0x20c60f0_0, L_0x20fc3d0, C4<1>, C4<1>;
L_0x20fca70 .functor OR 1, L_0x20fc2d0, L_0x20fc470, C4<0>, C4<0>;
v0x20d7de0_0 .net *"_s0", 0 0, L_0x20fc190; 1 drivers
v0x20d7ea0_0 .net *"_s2", 0 0, L_0x20fc230; 1 drivers
v0x20d7f40_0 .net *"_s3", 0 0, L_0x20fc2d0; 1 drivers
v0x20d7fe0_0 .net *"_s5", 0 0, L_0x20fc3d0; 1 drivers
v0x20d8060_0 .net *"_s6", 0 0, L_0x20fc470; 1 drivers
v0x20d8100_0 .net *"_s8", 0 0, L_0x20fca70; 1 drivers
L_0x20fc230 .reduce/nor v0x20c60f0_0;
S_0x20d74e0 .scope generate, "PTS[41]" "PTS[41]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d75d8 .param/l "i" 5 18, +C4<0101001>;
S_0x20d7670 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d74e0;
 .timescale -9 -12;
L_0x20fc730 .functor AND 1, L_0x20fcc60, L_0x20fc690, C4<1>, C4<1>;
L_0x20fc8d0 .functor AND 1, v0x20c60f0_0, L_0x20fc830, C4<1>, C4<1>;
L_0x20fc980 .functor OR 1, L_0x20fc730, L_0x20fc8d0, C4<0>, C4<0>;
v0x20d7760_0 .net *"_s0", 0 0, L_0x20fcc60; 1 drivers
v0x20d7820_0 .net *"_s2", 0 0, L_0x20fc690; 1 drivers
v0x20d78c0_0 .net *"_s3", 0 0, L_0x20fc730; 1 drivers
v0x20d7960_0 .net *"_s5", 0 0, L_0x20fc830; 1 drivers
v0x20d79e0_0 .net *"_s6", 0 0, L_0x20fc8d0; 1 drivers
v0x20d7a80_0 .net *"_s8", 0 0, L_0x20fc980; 1 drivers
L_0x20fc690 .reduce/nor v0x20c60f0_0;
S_0x20d6e60 .scope generate, "PTS[42]" "PTS[42]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d6f58 .param/l "i" 5 18, +C4<0101010>;
S_0x20d6ff0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d6e60;
 .timescale -9 -12;
L_0x20fce40 .functor AND 1, L_0x20fcd00, L_0x20fcda0, C4<1>, C4<1>;
L_0x20fcfe0 .functor AND 1, v0x20c60f0_0, L_0x20fcf40, C4<1>, C4<1>;
L_0x20fd090 .functor OR 1, L_0x20fce40, L_0x20fcfe0, C4<0>, C4<0>;
v0x20d70e0_0 .net *"_s0", 0 0, L_0x20fcd00; 1 drivers
v0x20d71a0_0 .net *"_s2", 0 0, L_0x20fcda0; 1 drivers
v0x20d7240_0 .net *"_s3", 0 0, L_0x20fce40; 1 drivers
v0x20d72e0_0 .net *"_s5", 0 0, L_0x20fcf40; 1 drivers
v0x20d7360_0 .net *"_s6", 0 0, L_0x20fcfe0; 1 drivers
v0x20d7400_0 .net *"_s8", 0 0, L_0x20fd090; 1 drivers
L_0x20fcda0 .reduce/nor v0x20c60f0_0;
S_0x20d67e0 .scope generate, "PTS[43]" "PTS[43]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d68d8 .param/l "i" 5 18, +C4<0101011>;
S_0x20d6970 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d67e0;
 .timescale -9 -12;
L_0x20fd2d0 .functor AND 1, L_0x20fd7d0, L_0x20fd230, C4<1>, C4<1>;
L_0x20fd470 .functor AND 1, v0x20c60f0_0, L_0x20fd3d0, C4<1>, C4<1>;
L_0x20fd520 .functor OR 1, L_0x20fd2d0, L_0x20fd470, C4<0>, C4<0>;
v0x20d6a60_0 .net *"_s0", 0 0, L_0x20fd7d0; 1 drivers
v0x20d6b20_0 .net *"_s2", 0 0, L_0x20fd230; 1 drivers
v0x20d6bc0_0 .net *"_s3", 0 0, L_0x20fd2d0; 1 drivers
v0x20d6c60_0 .net *"_s5", 0 0, L_0x20fd3d0; 1 drivers
v0x20d6ce0_0 .net *"_s6", 0 0, L_0x20fd470; 1 drivers
v0x20d6d80_0 .net *"_s8", 0 0, L_0x20fd520; 1 drivers
L_0x20fd230 .reduce/nor v0x20c60f0_0;
S_0x20d6160 .scope generate, "PTS[44]" "PTS[44]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d6258 .param/l "i" 5 18, +C4<0101100>;
S_0x20d62f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d6160;
 .timescale -9 -12;
L_0x20fd9b0 .functor AND 1, L_0x20fd870, L_0x20fd910, C4<1>, C4<1>;
L_0x20fdb50 .functor AND 1, v0x20c60f0_0, L_0x20fdab0, C4<1>, C4<1>;
L_0x20fdc00 .functor OR 1, L_0x20fd9b0, L_0x20fdb50, C4<0>, C4<0>;
v0x20d63e0_0 .net *"_s0", 0 0, L_0x20fd870; 1 drivers
v0x20d64a0_0 .net *"_s2", 0 0, L_0x20fd910; 1 drivers
v0x20d6540_0 .net *"_s3", 0 0, L_0x20fd9b0; 1 drivers
v0x20d65e0_0 .net *"_s5", 0 0, L_0x20fdab0; 1 drivers
v0x20d6660_0 .net *"_s6", 0 0, L_0x20fdb50; 1 drivers
v0x20d6700_0 .net *"_s8", 0 0, L_0x20fdc00; 1 drivers
L_0x20fd910 .reduce/nor v0x20c60f0_0;
S_0x20d5ae0 .scope generate, "PTS[45]" "PTS[45]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d5bd8 .param/l "i" 5 18, +C4<0101101>;
S_0x20d5c70 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d5ae0;
 .timescale -9 -12;
L_0x20fde20 .functor AND 1, L_0x20fe350, L_0x20fdd80, C4<1>, C4<1>;
L_0x20fdfc0 .functor AND 1, v0x20c60f0_0, L_0x20fdf20, C4<1>, C4<1>;
L_0x20fe070 .functor OR 1, L_0x20fde20, L_0x20fdfc0, C4<0>, C4<0>;
v0x20d5d60_0 .net *"_s0", 0 0, L_0x20fe350; 1 drivers
v0x20d5e20_0 .net *"_s2", 0 0, L_0x20fdd80; 1 drivers
v0x20d5ec0_0 .net *"_s3", 0 0, L_0x20fde20; 1 drivers
v0x20d5f60_0 .net *"_s5", 0 0, L_0x20fdf20; 1 drivers
v0x20d5fe0_0 .net *"_s6", 0 0, L_0x20fdfc0; 1 drivers
v0x20d6080_0 .net *"_s8", 0 0, L_0x20fe070; 1 drivers
L_0x20fdd80 .reduce/nor v0x20c60f0_0;
S_0x20d5460 .scope generate, "PTS[46]" "PTS[46]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d5558 .param/l "i" 5 18, +C4<0101110>;
S_0x20d55f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d5460;
 .timescale -9 -12;
L_0x20fe530 .functor AND 1, L_0x20fe3f0, L_0x20fe490, C4<1>, C4<1>;
L_0x20fe6d0 .functor AND 1, v0x20c60f0_0, L_0x20fe630, C4<1>, C4<1>;
L_0x20fe780 .functor OR 1, L_0x20fe530, L_0x20fe6d0, C4<0>, C4<0>;
v0x20d56e0_0 .net *"_s0", 0 0, L_0x20fe3f0; 1 drivers
v0x20d57a0_0 .net *"_s2", 0 0, L_0x20fe490; 1 drivers
v0x20d5840_0 .net *"_s3", 0 0, L_0x20fe530; 1 drivers
v0x20d58e0_0 .net *"_s5", 0 0, L_0x20fe630; 1 drivers
v0x20d5960_0 .net *"_s6", 0 0, L_0x20fe6d0; 1 drivers
v0x20d5a00_0 .net *"_s8", 0 0, L_0x20fe780; 1 drivers
L_0x20fe490 .reduce/nor v0x20c60f0_0;
S_0x20d4de0 .scope generate, "PTS[47]" "PTS[47]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d4ed8 .param/l "i" 5 18, +C4<0101111>;
S_0x20d4f70 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d4de0;
 .timescale -9 -12;
L_0x20fe980 .functor AND 1, L_0x20fee90, L_0x20fe8e0, C4<1>, C4<1>;
L_0x20feb20 .functor AND 1, v0x20c60f0_0, L_0x20fea80, C4<1>, C4<1>;
L_0x20febd0 .functor OR 1, L_0x20fe980, L_0x20feb20, C4<0>, C4<0>;
v0x20d5060_0 .net *"_s0", 0 0, L_0x20fee90; 1 drivers
v0x20d5120_0 .net *"_s2", 0 0, L_0x20fe8e0; 1 drivers
v0x20d51c0_0 .net *"_s3", 0 0, L_0x20fe980; 1 drivers
v0x20d5260_0 .net *"_s5", 0 0, L_0x20fea80; 1 drivers
v0x20d52e0_0 .net *"_s6", 0 0, L_0x20feb20; 1 drivers
v0x20d5380_0 .net *"_s8", 0 0, L_0x20febd0; 1 drivers
L_0x20fe8e0 .reduce/nor v0x20c60f0_0;
S_0x20d4760 .scope generate, "PTS[48]" "PTS[48]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d4858 .param/l "i" 5 18, +C4<0110000>;
S_0x20d48f0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d4760;
 .timescale -9 -12;
L_0x20ff070 .functor AND 1, L_0x20fef30, L_0x20fefd0, C4<1>, C4<1>;
L_0x20ff210 .functor AND 1, v0x20c60f0_0, L_0x20ff170, C4<1>, C4<1>;
L_0x20ff2c0 .functor OR 1, L_0x20ff070, L_0x20ff210, C4<0>, C4<0>;
v0x20d49e0_0 .net *"_s0", 0 0, L_0x20fef30; 1 drivers
v0x20d4aa0_0 .net *"_s2", 0 0, L_0x20fefd0; 1 drivers
v0x20d4b40_0 .net *"_s3", 0 0, L_0x20ff070; 1 drivers
v0x20d4be0_0 .net *"_s5", 0 0, L_0x20ff170; 1 drivers
v0x20d4c60_0 .net *"_s6", 0 0, L_0x20ff210; 1 drivers
v0x20d4d00_0 .net *"_s8", 0 0, L_0x20ff2c0; 1 drivers
L_0x20fefd0 .reduce/nor v0x20c60f0_0;
S_0x20d40e0 .scope generate, "PTS[49]" "PTS[49]" 5 18, 5 18, S_0x20d3f20;
 .timescale -9 -12;
P_0x20d41d8 .param/l "i" 5 18, +C4<0110001>;
S_0x20d4270 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20d40e0;
 .timescale -9 -12;
L_0x20ff4f0 .functor AND 1, L_0x20ffa30, L_0x20ff450, C4<1>, C4<1>;
L_0x20ff690 .functor AND 1, v0x20c60f0_0, L_0x20ff5f0, C4<1>, C4<1>;
L_0x20ff740 .functor OR 1, L_0x20ff4f0, L_0x20ff690, C4<0>, C4<0>;
v0x20d4360_0 .net *"_s0", 0 0, L_0x20ffa30; 1 drivers
v0x20d4420_0 .net *"_s2", 0 0, L_0x20ff450; 1 drivers
v0x20d44c0_0 .net *"_s3", 0 0, L_0x20ff4f0; 1 drivers
v0x20d4560_0 .net *"_s5", 0 0, L_0x20ff5f0; 1 drivers
v0x20d45e0_0 .net *"_s6", 0 0, L_0x20ff690; 1 drivers
v0x20d4680_0 .net *"_s8", 0 0, L_0x20ff740; 1 drivers
L_0x20ff450 .reduce/nor v0x20c60f0_0;
S_0x20d3b50 .scope module, "counter1" "UPCOUNTER_POSEDGE" 4 28, 7 1, S_0x20d3a60;
 .timescale -9 -12;
P_0x20d3858 .param/l "SIZE" 7 1, +C4<01000>;
v0x20d3c40_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20d3cc0_0 .net "Enable", 0 0, L_0x2100600; 1 drivers
v0x20d3d60_0 .alias "Initial", 7 0, v0x20ea260_0;
v0x20d3e00_0 .var "Q", 7 0;
v0x20d3e80_0 .net "Reset", 0 0, L_0x20ffe60; 1 drivers
S_0x20c7640 .scope module, "stpw_dat" "serialToParallelWrapper" 3 54, 8 4, S_0x20c5060;
 .timescale -9 -12;
P_0x20c7738 .param/l "FRAME_SIZE_WIDTH" 8 4, +C4<01000>;
P_0x20c7760 .param/l "WIDTH" 8 4, +C4<0110010>;
L_0x2106ab0 .functor AND 1, v0x20c6190_0, L_0x2107270, C4<1>, C4<1>;
L_0x2101230 .functor OR 1, v0x20c68e0_0, L_0x2107740, C4<0>, C4<0>;
L_0x20e9160 .functor AND 1, v0x20c6190_0, L_0x2107270, C4<1>, C4<1>;
L_0x2107550 .functor AND 1, L_0x20e9160, L_0x2107a10, C4<1>, C4<1>;
v0x20d2970_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20d29f0_0 .alias "Enable", 0 0, v0x20eaec0_0;
v0x20d2aa0_0 .alias "Reset", 0 0, v0x20eb9f0_0;
v0x20d2b20_0 .net *"_s10", 0 0, L_0x20e9160; 1 drivers
v0x20d2bd0_0 .net *"_s14", 0 0, L_0x2107650; 1 drivers
v0x20d2c50_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x20d2d10_0 .net *"_s18", 0 0, C4<1>; 1 drivers
v0x20d2d90_0 .net *"_s2", 0 0, C4<0>; 1 drivers
v0x20d2e80_0 .net *"_s22", 0 0, L_0x21078e0; 1 drivers
v0x20d2f20_0 .net *"_s24", 0 0, C4<1>; 1 drivers
v0x20d3020_0 .net *"_s26", 0 0, C4<0>; 1 drivers
v0x20d30c0_0 .net *"_s30", 0 0, C4<z>; 0 drivers
v0x20d3160_0 .net *"_s32", 0 0, L_0x2107bb0; 1 drivers
v0x20d3200_0 .net *"_s34", 0 0, C4<0>; 1 drivers
v0x20d3320_0 .net *"_s36", 0 0, C4<1>; 1 drivers
v0x20d33c0_0 .alias "complete", 0 0, v0x20eb880_0;
v0x20d3280_0 .net "countValue", 7 0, v0x20c7bd0_0; 1 drivers
v0x20d3500_0 .alias "framesize", 7 0, v0x20eb2e0_0;
v0x20d3440_0 .net "go", 0 0, L_0x2107270; 1 drivers
v0x20d3620_0 .net "initialValue", 7 0, C4<00000000>; 1 drivers
v0x20d3750_0 .alias "parallel", 49 0, v0x20eb170_0;
v0x20d37d0_0 .alias "serial", 0 0, v0x20eb720_0;
v0x20d36a0_0 .net "serialTemp", 0 0, L_0x2107310; 1 drivers
v0x20d3910_0 .net "validData", 0 0, L_0x2107a10; 1 drivers
L_0x2107310 .functor MUXZ 1, C4<0>, v0x20c7250_0, L_0x2107a10, C4<>;
L_0x2107650 .cmp/eq 8, L_0x20ecb30, v0x20c7bd0_0;
L_0x2107270 .functor MUXZ 1, C4<1>, C4<0>, L_0x2107650, C4<>;
L_0x21078e0 .cmp/eq 8, L_0x20ecb30, v0x20c7bd0_0;
L_0x2107740 .functor MUXZ 1, C4<0>, C4<1>, L_0x21078e0, C4<>;
L_0x2107bb0 .cmp/eeq 1, v0x20c7250_0, C4<z>;
L_0x2107a10 .functor MUXZ 1, C4<1>, C4<0>, L_0x2107bb0, C4<>;
S_0x20c7cf0 .scope module, "stp" "serialToParallel" 8 15, 9 3, S_0x20c7640;
 .timescale -9 -12;
P_0x20c7de8 .param/l "WIDTH" 9 3, +C4<0110010>;
v0x20d25d0_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20d2650_0 .net "Enable", 0 0, L_0x2106ab0; 1 drivers
v0x20d2700_0 .alias "Reset", 0 0, v0x20eb9f0_0;
v0x20d2780_0 .alias "parallel", 49 0, v0x20eb170_0;
v0x20d2830_0 .alias "serial", 0 0, v0x20d36a0_0;
RS_0x7f405157fd58/0/0 .resolv tri, L_0x21014d0, L_0x2101670, L_0x2101890, L_0x2101a60;
RS_0x7f405157fd58/0/4 .resolv tri, L_0x2101ba0, L_0x2101d80, L_0x2102030, L_0x2102280;
RS_0x7f405157fd58/0/8 .resolv tri, L_0x21023c0, L_0x21025e0, L_0x21027c0, L_0x2102960;
RS_0x7f405157fd58/0/12 .resolv tri, L_0x2102b10, L_0x2102cd0, L_0x2101f20, L_0x21032c0;
RS_0x7f405157fd58/0/16 .resolv tri, L_0x2103450, L_0x21035e0, L_0x21037a0, L_0x2103970;
RS_0x7f405157fd58/0/20 .resolv tri, L_0x2103b50, L_0x2103d40, L_0x2103c90, L_0x2104040;
RS_0x7f405157fd58/0/24 .resolv tri, L_0x2104260, L_0x2104490, L_0x21043f0, L_0x2104780;
RS_0x7f405157fd58/0/28 .resolv tri, L_0x2104620, L_0x2104a90, L_0x2104910, L_0x2104bd0;
RS_0x7f405157fd58/0/32 .resolv tri, L_0x21030a0, L_0x2102ea0, L_0x2105750, L_0x2105620;
RS_0x7f405157fd58/0/36 .resolv tri, L_0x2105ad0, L_0x21058e0, L_0x2105dd0, L_0x2105c60;
RS_0x7f405157fd58/0/40 .resolv tri, L_0x21060f0, L_0x2105f60, L_0x2106430, L_0x2106280;
RS_0x7f405157fd58/0/44 .resolv tri, L_0x2106790, L_0x21065c0, L_0x2106b10, L_0x2106920;
RS_0x7f405157fd58/0/48 .resolv tri, L_0x2106eb0, L_0x2106ca0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f405157fd58/1/0 .resolv tri, RS_0x7f405157fd58/0/0, RS_0x7f405157fd58/0/4, RS_0x7f405157fd58/0/8, RS_0x7f405157fd58/0/12;
RS_0x7f405157fd58/1/4 .resolv tri, RS_0x7f405157fd58/0/16, RS_0x7f405157fd58/0/20, RS_0x7f405157fd58/0/24, RS_0x7f405157fd58/0/28;
RS_0x7f405157fd58/1/8 .resolv tri, RS_0x7f405157fd58/0/32, RS_0x7f405157fd58/0/36, RS_0x7f405157fd58/0/40, RS_0x7f405157fd58/0/44;
RS_0x7f405157fd58/1/12 .resolv tri, RS_0x7f405157fd58/0/48, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f405157fd58 .resolv tri, RS_0x7f405157fd58/1/0, RS_0x7f405157fd58/1/4, RS_0x7f405157fd58/1/8, RS_0x7f405157fd58/1/12;
v0x20d28b0_0 .net8 "serialBus", 49 0, RS_0x7f405157fd58; 50 drivers
L_0x21014d0 .part/pv L_0x2101570, 0, 1, 50;
L_0x2101670 .part/pv L_0x2101710, 1, 1, 50;
L_0x2101710 .part v0x20d24a0_0, 0, 1;
L_0x2101890 .part/pv L_0x21019c0, 2, 1, 50;
L_0x21019c0 .part v0x20d24a0_0, 1, 1;
L_0x2101a60 .part/pv L_0x2101b00, 3, 1, 50;
L_0x2101b00 .part v0x20d24a0_0, 2, 1;
L_0x2101ba0 .part/pv L_0x2101c90, 4, 1, 50;
L_0x2101c90 .part v0x20d24a0_0, 3, 1;
L_0x2101d80 .part/pv L_0x2101e80, 5, 1, 50;
L_0x2101e80 .part v0x20d24a0_0, 4, 1;
L_0x2102030 .part/pv L_0x21021e0, 6, 1, 50;
L_0x21021e0 .part v0x20d24a0_0, 5, 1;
L_0x2102280 .part/pv L_0x2102320, 7, 1, 50;
L_0x2102320 .part v0x20d24a0_0, 6, 1;
L_0x21023c0 .part/pv L_0x21024f0, 8, 1, 50;
L_0x21024f0 .part v0x20d24a0_0, 7, 1;
L_0x21025e0 .part/pv L_0x2102720, 9, 1, 50;
L_0x2102720 .part v0x20d24a0_0, 8, 1;
L_0x21027c0 .part/pv L_0x2102680, 10, 1, 50;
L_0x2102680 .part v0x20d24a0_0, 9, 1;
L_0x2102960 .part/pv L_0x2102860, 11, 1, 50;
L_0x2102860 .part v0x20d24a0_0, 10, 1;
L_0x2102b10 .part/pv L_0x2102a00, 12, 1, 50;
L_0x2102a00 .part v0x20d24a0_0, 11, 1;
L_0x2102cd0 .part/pv L_0x2102bb0, 13, 1, 50;
L_0x2102bb0 .part v0x20d24a0_0, 12, 1;
L_0x2101f20 .part/pv L_0x2102d70, 14, 1, 50;
L_0x2102d70 .part v0x20d24a0_0, 13, 1;
L_0x21032c0 .part/pv L_0x2103360, 15, 1, 50;
L_0x2103360 .part v0x20d24a0_0, 14, 1;
L_0x2103450 .part/pv L_0x21034f0, 16, 1, 50;
L_0x21034f0 .part v0x20d24a0_0, 15, 1;
L_0x21035e0 .part/pv L_0x21020d0, 17, 1, 50;
L_0x21020d0 .part v0x20d24a0_0, 16, 1;
L_0x21037a0 .part/pv L_0x2103680, 18, 1, 50;
L_0x2103680 .part v0x20d24a0_0, 17, 1;
L_0x2103970 .part/pv L_0x2103840, 19, 1, 50;
L_0x2103840 .part v0x20d24a0_0, 18, 1;
L_0x2103b50 .part/pv L_0x2103a10, 20, 1, 50;
L_0x2103a10 .part v0x20d24a0_0, 19, 1;
L_0x2103d40 .part/pv L_0x2103bf0, 21, 1, 50;
L_0x2103bf0 .part v0x20d24a0_0, 20, 1;
L_0x2103c90 .part/pv L_0x2103f50, 22, 1, 50;
L_0x2103f50 .part v0x20d24a0_0, 21, 1;
L_0x2104040 .part/pv L_0x2103de0, 23, 1, 50;
L_0x2103de0 .part v0x20d24a0_0, 22, 1;
L_0x2104260 .part/pv L_0x21040e0, 24, 1, 50;
L_0x21040e0 .part v0x20d24a0_0, 23, 1;
L_0x2104490 .part/pv L_0x2104300, 25, 1, 50;
L_0x2104300 .part v0x20d24a0_0, 24, 1;
L_0x21043f0 .part/pv L_0x21046e0, 26, 1, 50;
L_0x21046e0 .part v0x20d24a0_0, 25, 1;
L_0x2104780 .part/pv L_0x2104530, 27, 1, 50;
L_0x2104530 .part v0x20d24a0_0, 26, 1;
L_0x2104620 .part/pv L_0x21049f0, 28, 1, 50;
L_0x21049f0 .part v0x20d24a0_0, 27, 1;
L_0x2104a90 .part/pv L_0x2104820, 29, 1, 50;
L_0x2104820 .part v0x20d24a0_0, 28, 1;
L_0x2104910 .part/pv L_0x2104b30, 30, 1, 50;
L_0x2104b30 .part v0x20d24a0_0, 29, 1;
L_0x2104bd0 .part/pv L_0x2104c70, 31, 1, 50;
L_0x2104c70 .part v0x20d24a0_0, 30, 1;
L_0x21030a0 .part/pv L_0x2103140, 32, 1, 50;
L_0x2103140 .part v0x20d24a0_0, 31, 1;
L_0x2102ea0 .part/pv L_0x2102f40, 33, 1, 50;
L_0x2102f40 .part v0x20d24a0_0, 32, 1;
L_0x2105750 .part/pv L_0x2105530, 34, 1, 50;
L_0x2105530 .part v0x20d24a0_0, 33, 1;
L_0x2105620 .part/pv L_0x2105a30, 35, 1, 50;
L_0x2105a30 .part v0x20d24a0_0, 34, 1;
L_0x2105ad0 .part/pv L_0x21057f0, 36, 1, 50;
L_0x21057f0 .part v0x20d24a0_0, 35, 1;
L_0x21058e0 .part/pv L_0x2105980, 37, 1, 50;
L_0x2105980 .part v0x20d24a0_0, 36, 1;
L_0x2105dd0 .part/pv L_0x2105b70, 38, 1, 50;
L_0x2105b70 .part v0x20d24a0_0, 37, 1;
L_0x2105c60 .part/pv L_0x2105d00, 39, 1, 50;
L_0x2105d00 .part v0x20d24a0_0, 38, 1;
L_0x21060f0 .part/pv L_0x2105e70, 40, 1, 50;
L_0x2105e70 .part v0x20d24a0_0, 39, 1;
L_0x2105f60 .part/pv L_0x2106000, 41, 1, 50;
L_0x2106000 .part v0x20d24a0_0, 40, 1;
L_0x2106430 .part/pv L_0x2106190, 42, 1, 50;
L_0x2106190 .part v0x20d24a0_0, 41, 1;
L_0x2106280 .part/pv L_0x2106320, 43, 1, 50;
L_0x2106320 .part v0x20d24a0_0, 42, 1;
L_0x2106790 .part/pv L_0x21064d0, 44, 1, 50;
L_0x21064d0 .part v0x20d24a0_0, 43, 1;
L_0x21065c0 .part/pv L_0x2106660, 45, 1, 50;
L_0x2106660 .part v0x20d24a0_0, 44, 1;
L_0x2106b10 .part/pv L_0x2106830, 46, 1, 50;
L_0x2106830 .part v0x20d24a0_0, 45, 1;
L_0x2106920 .part/pv L_0x21069c0, 47, 1, 50;
L_0x21069c0 .part v0x20d24a0_0, 46, 1;
L_0x2106eb0 .part/pv L_0x2106bb0, 48, 1, 50;
L_0x2106bb0 .part v0x20d24a0_0, 47, 1;
L_0x2106ca0 .part/pv L_0x2106d40, 49, 1, 50;
L_0x2106d40 .part v0x20d24a0_0, 48, 1;
S_0x20d2130 .scope module, "ffd" "FFD_POSEDGE_SYNCRONOUS_RESET" 9 12, 6 1, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d2228 .param/l "SIZE" 6 1, +C4<0110010>;
v0x20d22c0_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20d2360_0 .alias "D", 49 0, v0x20d28b0_0;
v0x20d2400_0 .alias "Enable", 0 0, v0x20d2650_0;
v0x20d24a0_0 .var "Q", 49 0;
v0x20d2520_0 .alias "Reset", 0 0, v0x20eb9f0_0;
S_0x20d1df0 .scope generate, "STP[0]" "STP[0]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d1ee8 .param/l "i" 9 15, +C4<00>;
S_0x20d1fa0 .scope generate, "genblk2" "genblk2" 9 17, 9 17, S_0x20d1df0;
 .timescale -9 -12;
L_0x2101570 .functor BUFZ 1, L_0x2107310, C4<0>, C4<0>, C4<0>;
v0x20d2090_0 .net *"_s1", 0 0, L_0x2101570; 1 drivers
S_0x20d1ab0 .scope generate, "STP[1]" "STP[1]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d1ba8 .param/l "i" 9 15, +C4<01>;
S_0x20d1c60 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20d1ab0;
 .timescale -9 -12;
v0x20d1d50_0 .net *"_s0", 0 0, L_0x2101710; 1 drivers
S_0x20d1770 .scope generate, "STP[2]" "STP[2]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d1868 .param/l "i" 9 15, +C4<010>;
S_0x20d1920 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20d1770;
 .timescale -9 -12;
v0x20d1a10_0 .net *"_s0", 0 0, L_0x21019c0; 1 drivers
S_0x20d1430 .scope generate, "STP[3]" "STP[3]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d1528 .param/l "i" 9 15, +C4<011>;
S_0x20d15e0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20d1430;
 .timescale -9 -12;
v0x20d16d0_0 .net *"_s0", 0 0, L_0x2101b00; 1 drivers
S_0x20d10f0 .scope generate, "STP[4]" "STP[4]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d11e8 .param/l "i" 9 15, +C4<0100>;
S_0x20d12a0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20d10f0;
 .timescale -9 -12;
v0x20d1390_0 .net *"_s0", 0 0, L_0x2101c90; 1 drivers
S_0x20d0db0 .scope generate, "STP[5]" "STP[5]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d0ea8 .param/l "i" 9 15, +C4<0101>;
S_0x20d0f60 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20d0db0;
 .timescale -9 -12;
v0x20d1050_0 .net *"_s0", 0 0, L_0x2101e80; 1 drivers
S_0x20d0a70 .scope generate, "STP[6]" "STP[6]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d0b68 .param/l "i" 9 15, +C4<0110>;
S_0x20d0c20 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20d0a70;
 .timescale -9 -12;
v0x20d0d10_0 .net *"_s0", 0 0, L_0x21021e0; 1 drivers
S_0x20d0730 .scope generate, "STP[7]" "STP[7]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d0828 .param/l "i" 9 15, +C4<0111>;
S_0x20d08e0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20d0730;
 .timescale -9 -12;
v0x20d09d0_0 .net *"_s0", 0 0, L_0x2102320; 1 drivers
S_0x20d03f0 .scope generate, "STP[8]" "STP[8]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d04e8 .param/l "i" 9 15, +C4<01000>;
S_0x20d05a0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20d03f0;
 .timescale -9 -12;
v0x20d0690_0 .net *"_s0", 0 0, L_0x21024f0; 1 drivers
S_0x20d00b0 .scope generate, "STP[9]" "STP[9]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20d01a8 .param/l "i" 9 15, +C4<01001>;
S_0x20d0260 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20d00b0;
 .timescale -9 -12;
v0x20d0350_0 .net *"_s0", 0 0, L_0x2102720; 1 drivers
S_0x20cfd70 .scope generate, "STP[10]" "STP[10]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cfe68 .param/l "i" 9 15, +C4<01010>;
S_0x20cff20 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cfd70;
 .timescale -9 -12;
v0x20d0010_0 .net *"_s0", 0 0, L_0x2102680; 1 drivers
S_0x20cfa30 .scope generate, "STP[11]" "STP[11]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cfb28 .param/l "i" 9 15, +C4<01011>;
S_0x20cfbe0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cfa30;
 .timescale -9 -12;
v0x20cfcd0_0 .net *"_s0", 0 0, L_0x2102860; 1 drivers
S_0x20cf6f0 .scope generate, "STP[12]" "STP[12]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cf7e8 .param/l "i" 9 15, +C4<01100>;
S_0x20cf8a0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cf6f0;
 .timescale -9 -12;
v0x20cf990_0 .net *"_s0", 0 0, L_0x2102a00; 1 drivers
S_0x20cf3b0 .scope generate, "STP[13]" "STP[13]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cf4a8 .param/l "i" 9 15, +C4<01101>;
S_0x20cf560 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cf3b0;
 .timescale -9 -12;
v0x20cf650_0 .net *"_s0", 0 0, L_0x2102bb0; 1 drivers
S_0x20cf070 .scope generate, "STP[14]" "STP[14]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cf168 .param/l "i" 9 15, +C4<01110>;
S_0x20cf220 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cf070;
 .timescale -9 -12;
v0x20cf310_0 .net *"_s0", 0 0, L_0x2102d70; 1 drivers
S_0x20ced30 .scope generate, "STP[15]" "STP[15]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cee28 .param/l "i" 9 15, +C4<01111>;
S_0x20ceee0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20ced30;
 .timescale -9 -12;
v0x20cefd0_0 .net *"_s0", 0 0, L_0x2103360; 1 drivers
S_0x20ce9f0 .scope generate, "STP[16]" "STP[16]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20ceae8 .param/l "i" 9 15, +C4<010000>;
S_0x20ceba0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20ce9f0;
 .timescale -9 -12;
v0x20cec90_0 .net *"_s0", 0 0, L_0x21034f0; 1 drivers
S_0x20ce6b0 .scope generate, "STP[17]" "STP[17]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20ce7a8 .param/l "i" 9 15, +C4<010001>;
S_0x20ce860 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20ce6b0;
 .timescale -9 -12;
v0x20ce950_0 .net *"_s0", 0 0, L_0x21020d0; 1 drivers
S_0x20ce370 .scope generate, "STP[18]" "STP[18]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20ce468 .param/l "i" 9 15, +C4<010010>;
S_0x20ce520 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20ce370;
 .timescale -9 -12;
v0x20ce610_0 .net *"_s0", 0 0, L_0x2103680; 1 drivers
S_0x20ce030 .scope generate, "STP[19]" "STP[19]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20ce128 .param/l "i" 9 15, +C4<010011>;
S_0x20ce1e0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20ce030;
 .timescale -9 -12;
v0x20ce2d0_0 .net *"_s0", 0 0, L_0x2103840; 1 drivers
S_0x20cdcf0 .scope generate, "STP[20]" "STP[20]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cdde8 .param/l "i" 9 15, +C4<010100>;
S_0x20cdea0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cdcf0;
 .timescale -9 -12;
v0x20cdf90_0 .net *"_s0", 0 0, L_0x2103a10; 1 drivers
S_0x20cd9b0 .scope generate, "STP[21]" "STP[21]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cdaa8 .param/l "i" 9 15, +C4<010101>;
S_0x20cdb60 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cd9b0;
 .timescale -9 -12;
v0x20cdc50_0 .net *"_s0", 0 0, L_0x2103bf0; 1 drivers
S_0x20cd670 .scope generate, "STP[22]" "STP[22]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cd768 .param/l "i" 9 15, +C4<010110>;
S_0x20cd820 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cd670;
 .timescale -9 -12;
v0x20cd910_0 .net *"_s0", 0 0, L_0x2103f50; 1 drivers
S_0x20cd330 .scope generate, "STP[23]" "STP[23]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cd428 .param/l "i" 9 15, +C4<010111>;
S_0x20cd4e0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cd330;
 .timescale -9 -12;
v0x20cd5d0_0 .net *"_s0", 0 0, L_0x2103de0; 1 drivers
S_0x20ccff0 .scope generate, "STP[24]" "STP[24]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cd0e8 .param/l "i" 9 15, +C4<011000>;
S_0x20cd1a0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20ccff0;
 .timescale -9 -12;
v0x20cd290_0 .net *"_s0", 0 0, L_0x21040e0; 1 drivers
S_0x20cccb0 .scope generate, "STP[25]" "STP[25]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20ccda8 .param/l "i" 9 15, +C4<011001>;
S_0x20cce60 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cccb0;
 .timescale -9 -12;
v0x20ccf50_0 .net *"_s0", 0 0, L_0x2104300; 1 drivers
S_0x20cc970 .scope generate, "STP[26]" "STP[26]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cca68 .param/l "i" 9 15, +C4<011010>;
S_0x20ccb20 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cc970;
 .timescale -9 -12;
v0x20ccc10_0 .net *"_s0", 0 0, L_0x21046e0; 1 drivers
S_0x20cc630 .scope generate, "STP[27]" "STP[27]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cc728 .param/l "i" 9 15, +C4<011011>;
S_0x20cc7e0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cc630;
 .timescale -9 -12;
v0x20cc8d0_0 .net *"_s0", 0 0, L_0x2104530; 1 drivers
S_0x20cc2f0 .scope generate, "STP[28]" "STP[28]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cc3e8 .param/l "i" 9 15, +C4<011100>;
S_0x20cc4a0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cc2f0;
 .timescale -9 -12;
v0x20cc590_0 .net *"_s0", 0 0, L_0x21049f0; 1 drivers
S_0x20cbfb0 .scope generate, "STP[29]" "STP[29]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cc0a8 .param/l "i" 9 15, +C4<011101>;
S_0x20cc160 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cbfb0;
 .timescale -9 -12;
v0x20cc250_0 .net *"_s0", 0 0, L_0x2104820; 1 drivers
S_0x20cbc70 .scope generate, "STP[30]" "STP[30]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cbd68 .param/l "i" 9 15, +C4<011110>;
S_0x20cbe20 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cbc70;
 .timescale -9 -12;
v0x20cbf10_0 .net *"_s0", 0 0, L_0x2104b30; 1 drivers
S_0x20cb930 .scope generate, "STP[31]" "STP[31]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cba28 .param/l "i" 9 15, +C4<011111>;
S_0x20cbae0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cb930;
 .timescale -9 -12;
v0x20cbbd0_0 .net *"_s0", 0 0, L_0x2104c70; 1 drivers
S_0x20cb5f0 .scope generate, "STP[32]" "STP[32]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cb6e8 .param/l "i" 9 15, +C4<0100000>;
S_0x20cb780 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cb5f0;
 .timescale -9 -12;
v0x20cb870_0 .net *"_s0", 0 0, L_0x2103140; 1 drivers
S_0x20cb2b0 .scope generate, "STP[33]" "STP[33]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cb3a8 .param/l "i" 9 15, +C4<0100001>;
S_0x20cb440 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cb2b0;
 .timescale -9 -12;
v0x20cb530_0 .net *"_s0", 0 0, L_0x2102f40; 1 drivers
S_0x20caf70 .scope generate, "STP[34]" "STP[34]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cb068 .param/l "i" 9 15, +C4<0100010>;
S_0x20cb100 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20caf70;
 .timescale -9 -12;
v0x20cb1f0_0 .net *"_s0", 0 0, L_0x2105530; 1 drivers
S_0x20cac30 .scope generate, "STP[35]" "STP[35]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20cad28 .param/l "i" 9 15, +C4<0100011>;
S_0x20cadc0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20cac30;
 .timescale -9 -12;
v0x20caeb0_0 .net *"_s0", 0 0, L_0x2105a30; 1 drivers
S_0x20ca8f0 .scope generate, "STP[36]" "STP[36]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20ca9e8 .param/l "i" 9 15, +C4<0100100>;
S_0x20caa80 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20ca8f0;
 .timescale -9 -12;
v0x20cab70_0 .net *"_s0", 0 0, L_0x21057f0; 1 drivers
S_0x20ca5b0 .scope generate, "STP[37]" "STP[37]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20ca6a8 .param/l "i" 9 15, +C4<0100101>;
S_0x20ca740 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20ca5b0;
 .timescale -9 -12;
v0x20ca830_0 .net *"_s0", 0 0, L_0x2105980; 1 drivers
S_0x20ca270 .scope generate, "STP[38]" "STP[38]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20ca368 .param/l "i" 9 15, +C4<0100110>;
S_0x20ca400 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20ca270;
 .timescale -9 -12;
v0x20ca4f0_0 .net *"_s0", 0 0, L_0x2105b70; 1 drivers
S_0x20c9f30 .scope generate, "STP[39]" "STP[39]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20ca028 .param/l "i" 9 15, +C4<0100111>;
S_0x20ca0c0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c9f30;
 .timescale -9 -12;
v0x20ca1b0_0 .net *"_s0", 0 0, L_0x2105d00; 1 drivers
S_0x20c9bf0 .scope generate, "STP[40]" "STP[40]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20c9ce8 .param/l "i" 9 15, +C4<0101000>;
S_0x20c9d80 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c9bf0;
 .timescale -9 -12;
v0x20c9e70_0 .net *"_s0", 0 0, L_0x2105e70; 1 drivers
S_0x20c98b0 .scope generate, "STP[41]" "STP[41]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20c99a8 .param/l "i" 9 15, +C4<0101001>;
S_0x20c9a40 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c98b0;
 .timescale -9 -12;
v0x20c9b30_0 .net *"_s0", 0 0, L_0x2106000; 1 drivers
S_0x20c9570 .scope generate, "STP[42]" "STP[42]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20c9668 .param/l "i" 9 15, +C4<0101010>;
S_0x20c9700 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c9570;
 .timescale -9 -12;
v0x20c97f0_0 .net *"_s0", 0 0, L_0x2106190; 1 drivers
S_0x20c9230 .scope generate, "STP[43]" "STP[43]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20c9328 .param/l "i" 9 15, +C4<0101011>;
S_0x20c93c0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c9230;
 .timescale -9 -12;
v0x20c94b0_0 .net *"_s0", 0 0, L_0x2106320; 1 drivers
S_0x20c8ef0 .scope generate, "STP[44]" "STP[44]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20c8fe8 .param/l "i" 9 15, +C4<0101100>;
S_0x20c9080 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c8ef0;
 .timescale -9 -12;
v0x20c9170_0 .net *"_s0", 0 0, L_0x21064d0; 1 drivers
S_0x20c8bb0 .scope generate, "STP[45]" "STP[45]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20c8ca8 .param/l "i" 9 15, +C4<0101101>;
S_0x20c8d40 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c8bb0;
 .timescale -9 -12;
v0x20c8e30_0 .net *"_s0", 0 0, L_0x2106660; 1 drivers
S_0x20c8870 .scope generate, "STP[46]" "STP[46]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20c8968 .param/l "i" 9 15, +C4<0101110>;
S_0x20c8a00 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c8870;
 .timescale -9 -12;
v0x20c8af0_0 .net *"_s0", 0 0, L_0x2106830; 1 drivers
S_0x20c8530 .scope generate, "STP[47]" "STP[47]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20c8628 .param/l "i" 9 15, +C4<0101111>;
S_0x20c86c0 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c8530;
 .timescale -9 -12;
v0x20c87b0_0 .net *"_s0", 0 0, L_0x21069c0; 1 drivers
S_0x20c81f0 .scope generate, "STP[48]" "STP[48]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20c82e8 .param/l "i" 9 15, +C4<0110000>;
S_0x20c8380 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c81f0;
 .timescale -9 -12;
v0x20c8470_0 .net *"_s0", 0 0, L_0x2106bb0; 1 drivers
S_0x20c7eb0 .scope generate, "STP[49]" "STP[49]" 9 15, 9 15, S_0x20c7cf0;
 .timescale -9 -12;
P_0x20c7fa8 .param/l "i" 9 15, +C4<0110001>;
S_0x20c8040 .scope generate, "genblk3" "genblk3" 9 17, 9 17, S_0x20c7eb0;
 .timescale -9 -12;
v0x20c8130_0 .net *"_s0", 0 0, L_0x2106d40; 1 drivers
S_0x20c77d0 .scope module, "counter1" "UPCOUNTER_POSEDGE" 8 27, 7 1, S_0x20c7640;
 .timescale -9 -12;
P_0x20c78c8 .param/l "SIZE" 7 1, +C4<01000>;
v0x20c7980_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20c4bc0_0 .net "Enable", 0 0, L_0x2107550; 1 drivers
v0x20c7b30_0 .alias "Initial", 7 0, v0x20d3620_0;
v0x20c7bd0_0 .var "Q", 7 0;
v0x20c7c50_0 .net "Reset", 0 0, L_0x2101230; 1 drivers
S_0x20c7060 .scope module, "dat_PAD" "PAD" 3 63, 10 2, S_0x20c5060;
 .timescale -9 -12;
v0x20c6e30_0 .net *"_s0", 0 0, C4<z>; 0 drivers
v0x20c7150_0 .alias "clock", 0 0, v0x20ec630_0;
v0x20c71d0_0 .var "control", 0 0;
v0x20c7250_0 .var "dataFROMCARD", 0 0;
v0x20c72d0_0 .var "dataToCARD", 0 0;
v0x20c7350_0 .alias "data_in", 0 0, v0x20c7a80_0;
v0x20c73d0_0 .alias "data_out", 0 0, v0x20eb720_0;
v0x20c7470_0 .alias "enable", 0 0, v0x20eb550_0;
v0x20c7540_0 .alias "io_port", 0 0, v0x20ec310_0;
v0x20c75c0_0 .alias "output_input", 0 0, v0x20eb6a0_0;
L_0x2107e50 .functor MUXZ 1, C4<z>, v0x20c72d0_0, v0x20c6650_0, C4<>;
S_0x20c5150 .scope module, "dat1" "dat_phys_controller" 3 71, 11 2, S_0x20c5060;
 .timescale -9 -12;
P_0x20c5248 .param/l "IDLE" 11 41, C4<0001>;
P_0x20c5270 .param/l "LOAD_WRITE" 11 42, C4<0010>;
P_0x20c5298 .param/l "READ" 11 45, C4<0101>;
P_0x20c52c0 .param/l "READ_FIFO_WRITE" 11 46, C4<0110>;
P_0x20c52e8 .param/l "READ_WRAPPER_RESET" 11 47, C4<0111>;
P_0x20c5310 .param/l "RESET" 11 40, C4<0000>;
P_0x20c5338 .param/l "SEND" 11 43, C4<0011>;
P_0x20c5360 .param/l "SIZE" 11 37, +C4<0100>;
P_0x20c5388 .param/l "WAIT_ACK" 11 48, C4<1000>;
P_0x20c53b0 .param/l "WAIT_RESPONSE" 11 44, C4<0100>;
v0x20c5780_0 .alias "DATA_TIMEOUT", 0 0, v0x20ea6e0_0;
v0x20c5840_0 .alias "TIMEOUT_REG", 15 0, v0x20ea760_0;
v0x20c58e0_0 .net *"_s0", 0 0, L_0x2107fe0; 1 drivers
v0x20c5980_0 .net *"_s2", 0 0, C4<1>; 1 drivers
v0x20c5a30_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v0x20c5ad0_0 .alias "ack_in", 0 0, v0x20eaae0_0;
v0x20c5bb0_0 .var "ack_out", 0 0;
v0x20c5c50_0 .var "blockCount", 3 0;
v0x20c5cf0_0 .alias "blocks", 3 0, v0x20eac10_0;
v0x20c5d90_0 .var "complete", 0 0;
v0x20c5e90_0 .net "dataRead", 31 0, L_0x21082a0; 1 drivers
v0x20c5f30_0 .var "dataReadTOFIFO", 31 0;
v0x20c5fd0_0 .var "dummy_count", 0 0;
v0x20c6070_0 .var "enable_pts_wrapper", 0 0;
v0x20c6190_0 .var "enable_stp_wrapper", 0 0;
v0x20c6230_0 .alias "idle_in", 0 0, v0x20eb1f0_0;
v0x20c60f0_0 .var "load_send", 0 0;
v0x20c6380_0 .var "loaded", 0 0;
v0x20c64a0_0 .alias "multiple", 0 0, v0x20eb360_0;
v0x20c6520_0 .var "next_state", 3 0;
v0x20c6400_0 .var "pad_enable", 0 0;
v0x20c6650_0 .var "pad_state", 0 0;
v0x20c65a0_0 .var "read_fifo_enable", 0 0;
v0x20c6790_0 .alias "reception_complete", 0 0, v0x20eb880_0;
v0x20c66f0_0 .alias "reset", 0 0, v0x20ec410_0;
v0x20c68e0_0 .var "reset_wrapper", 0 0;
v0x20c6810_0 .alias "sd_clock", 0 0, v0x20ec630_0;
v0x20c6a40_0 .var "serial_ready", 0 0;
v0x20c6960_0 .var "state", 3 0;
v0x20c6bb0_0 .alias "strobe_in", 0 0, v0x20ec6b0_0;
v0x20c6ac0_0 .var "timeout_count", 15 0;
v0x20c6d30_0 .alias "transmission_complete", 0 0, v0x20ebea0_0;
v0x20c6c30_0 .var "waiting_response", 0 0;
v0x20c6ec0_0 .alias "writeRead", 0 0, v0x20ec050_0;
v0x20c6db0_0 .var "write_fifo_enable", 0 0;
E_0x20c3fe0 .event edge, v0x20c6960_0, v0x20c5c50_0, v0x20c5e90_0, v0x20c5ad0_0;
E_0x20c5750/0 .event edge, v0x20c6960_0, v0x20c44e0_0, v0x20c6ec0_0, v0x20c6380_0;
E_0x20c5750/1 .event edge, v0x20c6d30_0, v0x20c6790_0, v0x20c64a0_0, v0x20c5c50_0;
E_0x20c5750/2 .event edge, v0x20c5cf0_0, v0x20c5ad0_0;
E_0x20c5750 .event/or E_0x20c5750/0, E_0x20c5750/1, E_0x20c5750/2;
L_0x2107fe0 .cmp/eq 16, v0x20c6ac0_0, C4<0000000001100100>;
L_0x2107ce0 .functor MUXZ 1, C4<0>, C4<1>, L_0x2107fe0, C4<>;
S_0x20c4190 .scope module, "gencmd" "generatorCMDcontroller" 2 32, 12 2, S_0x206e5d0;
 .timescale -9 -12;
v0x20c4c50_0 .net "ack_in", 0 0, v0x20c4370_0; 1 drivers
v0x20c4d20_0 .alias "clock", 0 0, v0x20ec630_0;
v0x20c4da0_0 .net "newCMD", 0 0, v0x20c47c0_0; 1 drivers
v0x20c4e50_0 .alias "reset", 0 0, v0x20ec410_0;
v0x20c4f30_0 .net "serial_ready", 0 0, v0x20c4650_0; 1 drivers
v0x20c4fe0_0 .alias "strobe_in", 0 0, v0x20ec6b0_0;
S_0x20c4a30 .scope module, "clk1" "clock_gen" 12 13, 12 24, S_0x20c4190;
 .timescale -9 -12;
v0x20c4b20_0 .var "clock", 0 0;
S_0x20c4880 .scope module, "r1" "reset_gen" 12 14, 12 39, S_0x20c4190;
 .timescale -9 -12;
v0x20c4970_0 .var "reset", 0 0;
S_0x20c46d0 .scope module, "nDG" "newCMD_gen" 12 15, 12 51, S_0x20c4190;
 .timescale -9 -12;
v0x20c47c0_0 .var "newCMD", 0 0;
S_0x20c4560 .scope module, "sRg" "serialReady_gen" 12 16, 12 66, S_0x20c4190;
 .timescale -9 -12;
v0x20c4650_0 .var "serialReady", 0 0;
S_0x20c43f0 .scope module, "cg" "strobe_in_gen" 12 17, 12 76, S_0x20c4190;
 .timescale -9 -12;
v0x20c44e0_0 .var "strobe_in", 0 0;
S_0x20c4280 .scope module, "aig" "ack_in_gen" 12 18, 12 88, S_0x20c4190;
 .timescale -9 -12;
v0x20c4370_0 .var "ack_in", 0 0;
S_0x2087690 .scope module, "sd" "paralleltoserialWrappersd" 2 45, 13 4, S_0x206e5d0;
 .timescale -9 -12;
P_0x206e528 .param/l "FRAME_SIZE_WIDTH" 13 4, +C4<01000>;
P_0x206e550 .param/l "WIDTH" 13 4, +C4<0100>;
L_0x2109d90 .functor AND 1, v0x20ebfa0_0, L_0x210ab70, C4<1>, C4<1>;
L_0x2108710 .functor AND 1, v0x20ebfa0_0, L_0x210ab70, C4<1>, C4<1>;
L_0x21087c0 .functor AND 1, L_0x2108710, v0x20ec390_0, C4<1>, C4<1>;
L_0x210a470 .functor XNOR 1, L_0x210af30, C4<1>, C4<0>, C4<0>;
L_0x210a6a0 .functor XNOR 1, v0x20ec390_0, C4<0>, C4<0>, C4<0>;
L_0x210a900 .functor OR 1, L_0x210a470, L_0x210a6a0, C4<0>, C4<0>;
v0x20c2bf0_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20c2c70_0 .net "Enable", 0 0, v0x20ebfa0_0; 1 drivers
v0x20c2d10_0 .net "Reset", 0 0, v0x20ec520_0; 1 drivers
v0x20c2d90_0 .net *"_s12", 0 0, C4<1>; 1 drivers
v0x20c2e10_0 .net *"_s14", 0 0, L_0x210a470; 1 drivers
v0x20c2eb0_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x20c2f50_0 .net *"_s18", 0 0, L_0x210a6a0; 1 drivers
v0x20c2ff0_0 .net *"_s20", 0 0, L_0x210a900; 1 drivers
v0x20c30e0_0 .net *"_s22", 0 0, C4<z>; 0 drivers
v0x20c3180_0 .net *"_s26", 7 0, C4<00000001>; 1 drivers
v0x20c3280_0 .net *"_s28", 7 0, L_0x210a760; 1 drivers
v0x20c3320_0 .net *"_s30", 0 0, L_0x210ad70; 1 drivers
v0x20c3430_0 .net *"_s32", 0 0, C4<0>; 1 drivers
v0x20c34d0_0 .net *"_s34", 0 0, C4<1>; 1 drivers
v0x20c35f0_0 .net *"_s38", 7 0, C4<00000001>; 1 drivers
v0x20c3690_0 .net *"_s4", 0 0, L_0x2108710; 1 drivers
v0x20c3550_0 .net *"_s40", 7 0, L_0x210b0f0; 1 drivers
v0x20c37e0_0 .net *"_s42", 0 0, L_0x210b220; 1 drivers
v0x20c3900_0 .net *"_s44", 0 0, C4<1>; 1 drivers
v0x20c3980_0 .net *"_s46", 0 0, C4<0>; 1 drivers
v0x20c3860_0 .net *"_s8", 7 0, C4<00000001>; 1 drivers
v0x20c3ab0_0 .alias "complete", 0 0, v0x20ec290_0;
v0x20c3a00_0 .net "countValue", 7 0, v0x20c04a0_0; 1 drivers
v0x20c3bf0_0 .net "framesize", 7 0, C4<00000100>; 1 drivers
v0x20c3b30_0 .net "go", 0 0, L_0x210ab70; 1 drivers
v0x20c3d40_0 .net "initialValue", 7 0, C4<00000000>; 1 drivers
v0x20c3c70_0 .net "kk", 7 0, L_0x210a600; 1 drivers
v0x20c3ea0_0 .net "load_send", 0 0, v0x20ec390_0; 1 drivers
v0x20c3dc0_0 .net "parallel", 3 0, C4<1010>; 1 drivers
v0x20c4010_0 .alias "serial", 0 0, v0x20ec310_0;
v0x20c3f20_0 .net "serialTemp", 0 0, L_0x210a220; 1 drivers
L_0x210a600 .arith/sub 8, C4<00000100>, C4<00000001>;
L_0x210aa40 .functor MUXZ 1, L_0x210a220, C4<z>, L_0x210a900, C4<>;
L_0x210a760 .arith/sub 8, C4<00000100>, C4<00000001>;
L_0x210ad70 .cmp/gt 8, v0x20c04a0_0, L_0x210a760;
L_0x210ab70 .functor MUXZ 1, C4<1>, C4<0>, L_0x210ad70, C4<>;
L_0x210b0f0 .arith/sub 8, C4<00000100>, C4<00000001>;
L_0x210b220 .cmp/gt 8, v0x20c04a0_0, L_0x210b0f0;
L_0x210af30 .functor MUXZ 1, C4<0>, C4<1>, L_0x210b220, C4<>;
S_0x20c05f0 .scope module, "pts" "Paralleltoserial" 13 16, 5 2, S_0x2087690;
 .timescale -9 -12;
P_0x20c06e8 .param/l "WIDTH" 5 2, +C4<0100>;
v0x20c2660_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20c2730_0 .net "Enable", 0 0, L_0x2109d90; 1 drivers
v0x20c27b0_0 .alias "Reset", 0 0, v0x20c2d10_0;
RS_0x7f405157e588 .resolv tri, L_0x2108930, L_0x2108f30, L_0x2109500, L_0x2109c50;
v0x20c2880_0 .net8 "ffdinputBus", 3 0, RS_0x7f405157e588; 4 drivers
v0x20c2930_0 .net "ffdqBus", 3 0, v0x20c2500_0; 1 drivers
v0x20c29e0_0 .alias "load_send", 0 0, v0x20c3ea0_0;
v0x20c2aa0_0 .alias "parallel", 3 0, v0x20c3dc0_0;
v0x20c2b20_0 .alias "serial", 0 0, v0x20c3f20_0;
L_0x2108930 .part/pv L_0x2108de0, 0, 1, 4;
L_0x2108a20 .part C4<1010>, 0, 1;
L_0x2108f30 .part/pv L_0x21093b0, 1, 1, 4;
L_0x2108fd0 .part C4<1010>, 1, 1;
L_0x2109210 .part v0x20c2500_0, 0, 1;
L_0x2109500 .part/pv L_0x2109b00, 2, 1, 4;
L_0x2109670 .part C4<1010>, 2, 1;
L_0x21098a0 .part v0x20c2500_0, 1, 1;
L_0x2109c50 .part/pv L_0x210a0d0, 3, 1, 4;
L_0x2109cf0 .part C4<1010>, 3, 1;
L_0x2109f40 .part v0x20c2500_0, 2, 1;
L_0x210a220 .part v0x20c2500_0, 3, 1;
S_0x20c21b0 .scope module, "ffd" "FFD_POSEDGE_SYNCRONOUS_RESET" 5 14, 6 1, S_0x20c05f0;
 .timescale -9 -12;
P_0x20c22a8 .param/l "SIZE" 6 1, +C4<0100>;
v0x20c2360_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20c23e0_0 .alias "D", 3 0, v0x20c2880_0;
v0x20c2460_0 .alias "Enable", 0 0, v0x20c2730_0;
v0x20c2500_0 .var "Q", 3 0;
v0x20c25b0_0 .alias "Reset", 0 0, v0x20c2d10_0;
S_0x20c1b30 .scope generate, "PTS[0]" "PTS[0]" 5 18, 5 18, S_0x20c05f0;
 .timescale -9 -12;
P_0x20c1c28 .param/l "i" 5 18, +C4<00>;
S_0x20c1ce0 .scope generate, "genblk2" "genblk2" 5 20, 5 20, S_0x20c1b30;
 .timescale -9 -12;
L_0x2108bb0 .functor AND 1, L_0x2108a20, L_0x2108b10, C4<1>, C4<1>;
L_0x2108cf0 .functor AND 1, v0x20ec390_0, C4<1>, C4<1>, C4<1>;
L_0x2108de0 .functor OR 1, L_0x2108bb0, L_0x2108cf0, C4<0>, C4<0>;
v0x20c1dd0_0 .net *"_s0", 0 0, L_0x2108a20; 1 drivers
v0x20c1e70_0 .net *"_s2", 0 0, L_0x2108b10; 1 drivers
v0x20c1f10_0 .net *"_s3", 0 0, L_0x2108bb0; 1 drivers
v0x20c1fb0_0 .net *"_s5", 0 0, C4<1>; 1 drivers
v0x20c2030_0 .net *"_s7", 0 0, L_0x2108cf0; 1 drivers
v0x20c20d0_0 .net *"_s9", 0 0, L_0x2108de0; 1 drivers
L_0x2108b10 .reduce/nor v0x20ec390_0;
S_0x20c14b0 .scope generate, "PTS[1]" "PTS[1]" 5 18, 5 18, S_0x20c05f0;
 .timescale -9 -12;
P_0x20c15a8 .param/l "i" 5 18, +C4<01>;
S_0x20c1660 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20c14b0;
 .timescale -9 -12;
L_0x2109110 .functor AND 1, L_0x2108fd0, L_0x2109070, C4<1>, C4<1>;
L_0x2109300 .functor AND 1, v0x20ec390_0, L_0x2109210, C4<1>, C4<1>;
L_0x21093b0 .functor OR 1, L_0x2109110, L_0x2109300, C4<0>, C4<0>;
v0x20c1750_0 .net *"_s0", 0 0, L_0x2108fd0; 1 drivers
v0x20c17f0_0 .net *"_s2", 0 0, L_0x2109070; 1 drivers
v0x20c1890_0 .net *"_s3", 0 0, L_0x2109110; 1 drivers
v0x20c1930_0 .net *"_s5", 0 0, L_0x2109210; 1 drivers
v0x20c19b0_0 .net *"_s6", 0 0, L_0x2109300; 1 drivers
v0x20c1a50_0 .net *"_s8", 0 0, L_0x21093b0; 1 drivers
L_0x2109070 .reduce/nor v0x20ec390_0;
S_0x20c0e30 .scope generate, "PTS[2]" "PTS[2]" 5 18, 5 18, S_0x20c05f0;
 .timescale -9 -12;
P_0x20c0f28 .param/l "i" 5 18, +C4<010>;
S_0x20c0fe0 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20c0e30;
 .timescale -9 -12;
L_0x2109840 .functor AND 1, L_0x2109670, L_0x21097a0, C4<1>, C4<1>;
L_0x2109990 .functor AND 1, v0x20ec390_0, L_0x21098a0, C4<1>, C4<1>;
L_0x2109b00 .functor OR 1, L_0x2109840, L_0x2109990, C4<0>, C4<0>;
v0x20c10d0_0 .net *"_s0", 0 0, L_0x2109670; 1 drivers
v0x20c1170_0 .net *"_s2", 0 0, L_0x21097a0; 1 drivers
v0x20c1210_0 .net *"_s3", 0 0, L_0x2109840; 1 drivers
v0x20c12b0_0 .net *"_s5", 0 0, L_0x21098a0; 1 drivers
v0x20c1330_0 .net *"_s6", 0 0, L_0x2109990; 1 drivers
v0x20c13d0_0 .net *"_s8", 0 0, L_0x2109b00; 1 drivers
L_0x21097a0 .reduce/nor v0x20ec390_0;
S_0x20c07a0 .scope generate, "PTS[3]" "PTS[3]" 5 18, 5 18, S_0x20c05f0;
 .timescale -9 -12;
P_0x20c0898 .param/l "i" 5 18, +C4<011>;
S_0x20c0930 .scope generate, "genblk3" "genblk3" 5 20, 5 20, S_0x20c07a0;
 .timescale -9 -12;
L_0x2109e90 .functor AND 1, L_0x2109cf0, L_0x2109df0, C4<1>, C4<1>;
L_0x210a070 .functor AND 1, v0x20ec390_0, L_0x2109f40, C4<1>, C4<1>;
L_0x210a0d0 .functor OR 1, L_0x2109e90, L_0x210a070, C4<0>, C4<0>;
v0x20c0a20_0 .net *"_s0", 0 0, L_0x2109cf0; 1 drivers
v0x20c0ac0_0 .net *"_s2", 0 0, L_0x2109df0; 1 drivers
v0x20c0b60_0 .net *"_s3", 0 0, L_0x2109e90; 1 drivers
v0x20c0c00_0 .net *"_s5", 0 0, L_0x2109f40; 1 drivers
v0x20c0cb0_0 .net *"_s6", 0 0, L_0x210a070; 1 drivers
v0x20c0d50_0 .net *"_s8", 0 0, L_0x210a0d0; 1 drivers
L_0x2109df0 .reduce/nor v0x20ec390_0;
S_0x20a7ca0 .scope module, "counter1" "UPCOUNTER_POSEDGE" 13 28, 7 1, S_0x2087690;
 .timescale -9 -12;
P_0x2009e88 .param/l "SIZE" 7 1, +C4<01000>;
v0x1fd90b0_0 .alias "Clock", 0 0, v0x20ec630_0;
v0x20c0360_0 .net "Enable", 0 0, L_0x21087c0; 1 drivers
v0x20c0400_0 .alias "Initial", 7 0, v0x20c3d40_0;
v0x20c04a0_0 .var "Q", 7 0;
v0x20c0550_0 .alias "Reset", 0 0, v0x20c2d10_0;
E_0x206f460 .event posedge, v0x1fd90b0_0;
    .scope S_0x20e8580;
T_0 ;
    %wait E_0x206f460;
    %load/v 8, v0x20e8970_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0x20e88f0_0, 0, 50;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x20e8850_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x20e87b0_0, 50;
    %ix/load 0, 50, 0;
    %assign/v0 v0x20e88f0_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x20d3b50;
T_1 ;
    %wait E_0x206f460;
    %load/v 8, v0x20d3e80_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x20d3d60_0, 8;
    %set/v v0x20d3e00_0, 8, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x20d3cc0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x20d3e00_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x20d3e00_0, 8, 8;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x20d2130;
T_2 ;
    %wait E_0x206f460;
    %load/v 8, v0x20d2520_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v0x20d24a0_0, 0, 50;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x20d2400_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x20d2360_0, 50;
    %ix/load 0, 50, 0;
    %assign/v0 v0x20d24a0_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x20c77d0;
T_3 ;
    %wait E_0x206f460;
    %load/v 8, v0x20c7c50_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x20c7b30_0, 8;
    %set/v v0x20c7bd0_0, 8, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x20c4bc0_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x20c7bd0_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x20c7bd0_0, 8, 8;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x20c7060;
T_4 ;
    %set/v v0x20c71d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x20c7060;
T_5 ;
    %wait E_0x206f460;
    %load/v 8, v0x20c7470_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x20c7540_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7250_0, 0, 8;
    %load/v 8, v0x20c71d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c71d0_0, 0, 1;
T_5.2 ;
    %load/v 8, v0x20c71d0_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0x20c7350_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c72d0_0, 0, 8;
    %load/v 8, v0x20c71d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c71d0_0, 0, 8;
T_5.4 ;
    %jmp T_5.1;
T_5.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7250_0, 0, 3;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c72d0_0, 0, 3;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c71d0_0, 0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x20c5150;
T_6 ;
    %wait E_0x20c5750;
    %load/v 8, v0x20c6960_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_6.8, 6;
    %set/v v0x20c6520_0, 0, 4;
    %jmp T_6.10;
T_6.0 ;
    %movi 8, 1, 4;
    %set/v v0x20c6520_0, 8, 4;
    %jmp T_6.10;
T_6.1 ;
    %load/v 8, v0x20c6bb0_0, 1;
    %jmp/0xz  T_6.11, 8;
    %load/v 8, v0x20c6ec0_0, 1;
    %jmp/0xz  T_6.13, 8;
    %movi 8, 2, 4;
    %set/v v0x20c6520_0, 8, 4;
    %jmp T_6.14;
T_6.13 ;
    %movi 8, 5, 4;
    %set/v v0x20c6520_0, 8, 4;
T_6.14 ;
    %jmp T_6.12;
T_6.11 ;
    %movi 8, 1, 4;
    %set/v v0x20c6520_0, 8, 4;
T_6.12 ;
    %jmp T_6.10;
T_6.2 ;
    %load/v 8, v0x20c6380_0, 1;
    %jmp/0xz  T_6.15, 8;
    %movi 8, 3, 4;
    %set/v v0x20c6520_0, 8, 4;
    %jmp T_6.16;
T_6.15 ;
    %movi 8, 2, 4;
    %set/v v0x20c6520_0, 8, 4;
T_6.16 ;
    %jmp T_6.10;
T_6.3 ;
    %load/v 8, v0x20c6d30_0, 1;
    %jmp/0xz  T_6.17, 8;
    %movi 8, 4, 4;
    %set/v v0x20c6520_0, 8, 4;
    %jmp T_6.18;
T_6.17 ;
    %movi 8, 3, 4;
    %set/v v0x20c6520_0, 8, 4;
T_6.18 ;
    %jmp T_6.10;
T_6.4 ;
    %load/v 8, v0x20c6790_0, 1;
    %jmp/0xz  T_6.19, 8;
    %load/v 8, v0x20c64a0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x20c5c50_0, 4;
    %load/v 13, v0x20c5cf0_0, 4;
    %cmp/u 9, 13, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_6.21, 8;
    %movi 8, 8, 4;
    %set/v v0x20c6520_0, 8, 4;
    %jmp T_6.22;
T_6.21 ;
    %movi 8, 2, 4;
    %set/v v0x20c6520_0, 8, 4;
T_6.22 ;
    %jmp T_6.20;
T_6.19 ;
    %movi 8, 4, 4;
    %set/v v0x20c6520_0, 8, 4;
T_6.20 ;
    %jmp T_6.10;
T_6.5 ;
    %load/v 8, v0x20c6790_0, 1;
    %jmp/0xz  T_6.23, 8;
    %movi 8, 6, 4;
    %set/v v0x20c6520_0, 8, 4;
    %jmp T_6.24;
T_6.23 ;
    %movi 8, 5, 4;
    %set/v v0x20c6520_0, 8, 4;
T_6.24 ;
    %jmp T_6.10;
T_6.6 ;
    %load/v 8, v0x20c64a0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x20c5c50_0, 4;
    %load/v 13, v0x20c5cf0_0, 4;
    %cmp/u 9, 13, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_6.25, 8;
    %movi 8, 8, 4;
    %set/v v0x20c6520_0, 8, 4;
    %jmp T_6.26;
T_6.25 ;
    %movi 8, 7, 4;
    %set/v v0x20c6520_0, 8, 4;
T_6.26 ;
    %jmp T_6.10;
T_6.7 ;
    %movi 8, 5, 4;
    %set/v v0x20c6520_0, 8, 4;
    %jmp T_6.10;
T_6.8 ;
    %load/v 8, v0x20c5ad0_0, 1;
    %jmp/0xz  T_6.27, 8;
    %movi 8, 1, 4;
    %set/v v0x20c6520_0, 8, 4;
    %jmp T_6.28;
T_6.27 ;
    %movi 8, 8, 4;
    %set/v v0x20c6520_0, 8, 4;
T_6.28 ;
    %jmp T_6.10;
T_6.10 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x20c5150;
T_7 ;
    %wait E_0x20c3fe0;
    %load/v 8, v0x20c6960_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_7.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_7.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_7.8, 6;
    %jmp T_7.10;
T_7.0 ;
    %set/v v0x20c6a40_0, 0, 1;
    %set/v v0x20c5d90_0, 0, 1;
    %set/v v0x20c5bb0_0, 0, 1;
    %set/v v0x20c68e0_0, 1, 1;
    %set/v v0x20c60f0_0, 0, 1;
    %set/v v0x20c6070_0, 0, 1;
    %set/v v0x20c6190_0, 0, 1;
    %set/v v0x20c6c30_0, 0, 1;
    %set/v v0x20c6650_0, 0, 1;
    %set/v v0x20c6400_0, 0, 1;
    %set/v v0x20c6db0_0, 0, 1;
    %set/v v0x20c65a0_0, 0, 1;
    %set/v v0x20c5f30_0, 0, 32;
    %set/v v0x20c6380_0, 0, 1;
    %set/v v0x20c5c50_0, 0, 4;
    %jmp T_7.10;
T_7.1 ;
    %set/v v0x20c6a40_0, 1, 1;
    %set/v v0x20c5d90_0, 0, 1;
    %set/v v0x20c5bb0_0, 0, 1;
    %set/v v0x20c68e0_0, 1, 1;
    %set/v v0x20c60f0_0, 0, 1;
    %set/v v0x20c6070_0, 0, 1;
    %set/v v0x20c6190_0, 0, 1;
    %set/v v0x20c6c30_0, 0, 1;
    %set/v v0x20c6650_0, 0, 1;
    %set/v v0x20c6400_0, 0, 1;
    %set/v v0x20c6db0_0, 0, 1;
    %set/v v0x20c65a0_0, 0, 1;
    %set/v v0x20c5f30_0, 0, 32;
    %set/v v0x20c6380_0, 0, 1;
    %set/v v0x20c5c50_0, 0, 4;
    %jmp T_7.10;
T_7.2 ;
    %set/v v0x20c6a40_0, 0, 1;
    %set/v v0x20c5d90_0, 0, 1;
    %set/v v0x20c5bb0_0, 0, 1;
    %set/v v0x20c68e0_0, 0, 1;
    %set/v v0x20c60f0_0, 0, 1;
    %set/v v0x20c6070_0, 1, 1;
    %set/v v0x20c6190_0, 0, 1;
    %set/v v0x20c6c30_0, 0, 1;
    %set/v v0x20c6650_0, 1, 1;
    %set/v v0x20c6400_0, 1, 1;
    %set/v v0x20c6db0_0, 1, 1;
    %set/v v0x20c65a0_0, 0, 1;
    %set/v v0x20c5f30_0, 0, 32;
    %set/v v0x20c6380_0, 1, 1;
    %load/v 8, v0x20c5c50_0, 4;
    %set/v v0x20c5c50_0, 8, 4;
    %jmp T_7.10;
T_7.3 ;
    %set/v v0x20c6a40_0, 0, 1;
    %set/v v0x20c5d90_0, 0, 1;
    %set/v v0x20c5bb0_0, 0, 1;
    %set/v v0x20c68e0_0, 0, 1;
    %set/v v0x20c60f0_0, 1, 1;
    %set/v v0x20c6070_0, 1, 1;
    %set/v v0x20c6190_0, 0, 1;
    %set/v v0x20c6c30_0, 0, 1;
    %set/v v0x20c6650_0, 1, 1;
    %set/v v0x20c6400_0, 1, 1;
    %set/v v0x20c6db0_0, 0, 1;
    %set/v v0x20c65a0_0, 0, 1;
    %set/v v0x20c5f30_0, 0, 32;
    %set/v v0x20c6380_0, 0, 1;
    %jmp T_7.10;
T_7.4 ;
    %set/v v0x20c6a40_0, 0, 1;
    %set/v v0x20c5d90_0, 0, 1;
    %set/v v0x20c5bb0_0, 0, 1;
    %set/v v0x20c68e0_0, 0, 1;
    %set/v v0x20c60f0_0, 0, 1;
    %set/v v0x20c6070_0, 0, 1;
    %set/v v0x20c6190_0, 1, 1;
    %set/v v0x20c6c30_0, 1, 1;
    %set/v v0x20c6650_0, 0, 1;
    %set/v v0x20c6400_0, 1, 1;
    %set/v v0x20c6db0_0, 0, 1;
    %set/v v0x20c65a0_0, 0, 1;
    %set/v v0x20c5f30_0, 0, 32;
    %set/v v0x20c6380_0, 0, 1;
    %jmp T_7.10;
T_7.5 ;
    %set/v v0x20c6a40_0, 0, 1;
    %set/v v0x20c5d90_0, 0, 1;
    %set/v v0x20c5bb0_0, 0, 1;
    %set/v v0x20c68e0_0, 0, 1;
    %set/v v0x20c60f0_0, 0, 1;
    %set/v v0x20c6070_0, 0, 1;
    %set/v v0x20c6190_0, 1, 1;
    %set/v v0x20c6c30_0, 0, 1;
    %set/v v0x20c6650_0, 0, 1;
    %set/v v0x20c6400_0, 1, 1;
    %set/v v0x20c6db0_0, 0, 1;
    %set/v v0x20c65a0_0, 0, 1;
    %set/v v0x20c5f30_0, 0, 32;
    %set/v v0x20c6380_0, 0, 1;
    %load/v 8, v0x20c5c50_0, 4;
    %set/v v0x20c5c50_0, 8, 4;
    %jmp T_7.10;
T_7.6 ;
    %set/v v0x20c6a40_0, 0, 1;
    %set/v v0x20c5d90_0, 0, 1;
    %set/v v0x20c5bb0_0, 0, 1;
    %set/v v0x20c68e0_0, 0, 1;
    %set/v v0x20c60f0_0, 0, 1;
    %set/v v0x20c6070_0, 0, 1;
    %set/v v0x20c6190_0, 0, 1;
    %set/v v0x20c6c30_0, 0, 1;
    %set/v v0x20c6650_0, 0, 1;
    %set/v v0x20c6400_0, 0, 1;
    %set/v v0x20c6db0_0, 0, 1;
    %set/v v0x20c65a0_0, 1, 1;
    %load/v 8, v0x20c5e90_0, 32;
    %set/v v0x20c5f30_0, 8, 32;
    %set/v v0x20c6380_0, 0, 1;
    %load/v 8, v0x20c5c50_0, 4;
    %set/v v0x20c5c50_0, 8, 4;
    %jmp T_7.10;
T_7.7 ;
    %set/v v0x20c6a40_0, 0, 1;
    %set/v v0x20c5d90_0, 0, 1;
    %set/v v0x20c5bb0_0, 0, 1;
    %set/v v0x20c68e0_0, 1, 1;
    %set/v v0x20c60f0_0, 0, 1;
    %set/v v0x20c6070_0, 0, 1;
    %set/v v0x20c6190_0, 0, 1;
    %set/v v0x20c6c30_0, 0, 1;
    %set/v v0x20c6650_0, 0, 1;
    %set/v v0x20c6400_0, 0, 1;
    %set/v v0x20c6db0_0, 0, 1;
    %set/v v0x20c65a0_0, 0, 1;
    %set/v v0x20c5f30_0, 0, 32;
    %set/v v0x20c6380_0, 0, 1;
    %load/v 8, v0x20c5c50_0, 4;
    %set/v v0x20c5c50_0, 8, 4;
    %jmp T_7.10;
T_7.8 ;
    %set/v v0x20c5c50_0, 0, 4;
    %set/v v0x20c6a40_0, 0, 1;
    %set/v v0x20c5d90_0, 1, 1;
    %set/v v0x20c5bb0_0, 0, 1;
    %set/v v0x20c68e0_0, 1, 1;
    %set/v v0x20c60f0_0, 0, 1;
    %set/v v0x20c6070_0, 0, 1;
    %set/v v0x20c6190_0, 0, 1;
    %set/v v0x20c6c30_0, 0, 1;
    %set/v v0x20c6650_0, 0, 1;
    %set/v v0x20c6400_0, 0, 1;
    %set/v v0x20c6db0_0, 0, 1;
    %set/v v0x20c65a0_0, 0, 1;
    %set/v v0x20c5f30_0, 0, 32;
    %load/v 8, v0x20c5ad0_0, 1;
    %jmp/0xz  T_7.11, 8;
    %set/v v0x20c5bb0_0, 1, 1;
    %jmp T_7.12;
T_7.11 ;
    %set/v v0x20c5bb0_0, 0, 1;
T_7.12 ;
    %set/v v0x20c6380_0, 0, 1;
    %jmp T_7.10;
T_7.10 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x20c5150;
T_8 ;
    %wait E_0x206f460;
    %load/v 8, v0x20c66f0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x20c6960_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x20c6230_0, 1;
    %jmp/0xz  T_8.2, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x20c6960_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x20c6520_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x20c6960_0, 0, 8;
T_8.3 ;
T_8.1 ;
    %load/v 8, v0x20c6790_0, 1;
    %load/v 9, v0x20c6960_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 3, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x20c5c50_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x20c5c50_0, 0, 8;
T_8.4 ;
    %load/v 8, v0x20c6790_0, 1;
    %load/v 9, v0x20c6960_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 5, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.6, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x20c5c50_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x20c5c50_0, 0, 8;
T_8.6 ;
    %load/v 8, v0x20c6960_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_8.8, 4;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x20c5fd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c5fd0_0, 0, 8;
    %load/v 8, v0x20c5fd0_0, 1;
    %jmp/0xz  T_8.10, 8;
    %load/v 8, v0x20c5fd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c5fd0_0, 0, 8;
T_8.10 ;
    %load/v 8, v0x20c5780_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_8.12, 4;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x20c6ac0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x20c6ac0_0, 0, 8;
T_8.12 ;
    %load/v 8, v0x20c5780_0, 1;
    %jmp/0xz  T_8.14, 8;
    %load/v 8, v0x20c6ac0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x20c6ac0_0, 0, 8;
T_8.14 ;
    %jmp T_8.9;
T_8.8 ;
    %load/v 8, v0x20c6960_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 5, 5;
    %jmp/0xz  T_8.16, 4;
    %load/v 8, v0x20c5780_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_8.18, 4;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x20c6ac0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x20c6ac0_0, 0, 8;
T_8.18 ;
    %load/v 8, v0x20c5780_0, 1;
    %jmp/0xz  T_8.20, 8;
    %load/v 8, v0x20c6ac0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x20c6ac0_0, 0, 8;
T_8.20 ;
    %jmp T_8.17;
T_8.16 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x20c6ac0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c5fd0_0, 0, 0;
T_8.17 ;
T_8.9 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x20c4a30;
T_9 ;
    %set/v v0x20c4b20_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x20c4a30;
T_10 ;
    %delay 20000, 0;
    %set/v v0x20c4b20_0, 1, 1;
    %delay 20000, 0;
    %set/v v0x20c4b20_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x20c4880;
T_11 ;
    %set/v v0x20c4970_0, 0, 1;
    %delay 100000, 0;
    %set/v v0x20c4970_0, 1, 1;
    %delay 250000, 0;
    %set/v v0x20c4970_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x20c46d0;
T_12 ;
    %set/v v0x20c47c0_0, 0, 1;
    %delay 1000000, 0;
    %set/v v0x20c47c0_0, 1, 1;
    %delay 1000000, 0;
    %set/v v0x20c47c0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x20c4560;
T_13 ;
    %set/v v0x20c4650_0, 0, 1;
    %delay 1300000, 0;
    %set/v v0x20c4650_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_0x20c43f0;
T_14 ;
    %set/v v0x20c44e0_0, 0, 1;
    %delay 2000000, 0;
    %set/v v0x20c44e0_0, 1, 1;
    %delay 2000000, 0;
    %set/v v0x20c44e0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x20c4280;
T_15 ;
    %set/v v0x20c4370_0, 0, 1;
    %delay 2300000, 0;
    %delay 12000000, 0;
    %set/v v0x20c4370_0, 1, 1;
    %end;
    .thread T_15;
    .scope S_0x20c21b0;
T_16 ;
    %wait E_0x206f460;
    %load/v 8, v0x20c25b0_0, 1;
    %jmp/0xz  T_16.0, 8;
    %set/v v0x20c2500_0, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x20c2460_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x20c23e0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x20c2500_0, 0, 8;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x20a7ca0;
T_17 ;
    %wait E_0x206f460;
    %load/v 8, v0x20c0550_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x20c0400_0, 8;
    %set/v v0x20c04a0_0, 8, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x20c0360_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x20c04a0_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x20c04a0_0, 8, 8;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x206e5d0;
T_18 ;
    %vpi_call 2 58 "$dumpfile", "dat_phys_send.vcd";
    %vpi_call 2 59 "$dumpvars";
    %set/v v0x20ebfa0_0, 0, 1;
    %set/v v0x20ec520_0, 0, 1;
    %set/v v0x20ec390_0, 0, 1;
    %delay 50000, 0;
    %set/v v0x20ec520_0, 1, 1;
    %delay 100000, 0;
    %delay 200000, 0;
    %set/v v0x20ec520_0, 0, 1;
    %delay 200000, 0;
    %set/v v0x20ebfa0_0, 0, 1;
    %set/v v0x20ec390_0, 0, 1;
    %delay 4500000, 0;
    %set/v v0x20ebfa0_0, 1, 1;
    %set/v v0x20ec390_0, 0, 1;
    %delay 5000000, 0;
    %set/v v0x20ec390_0, 1, 1;
    %vpi_call 2 78 "$display", "hola";
    %delay 19000000, 0;
    %set/v v0x20ec390_0, 0, 1;
    %delay 400000, 0;
    %set/v v0x20ec520_0, 0, 1;
    %delay 50000, 0;
    %set/v v0x20ec520_0, 1, 1;
    %delay 1000000, 0;
    %delay 200000, 0;
    %set/v v0x20ec520_0, 0, 1;
    %delay 200000, 0;
    %delay 2000000, 0;
    %set/v v0x20ec390_0, 1, 1;
    %delay 10000000, 0;
    %vpi_call 2 92 "$display", "test finished";
    %vpi_call 2 93 "$finish";
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "datphystbsend.v";
    "./../code/dat_phys.v";
    "./../code/paralleltoserialwrapper.v";
    "./../code/parallelToSerial.v";
    "./../code/ffd.v";
    "./../code/counter.v";
    "./../code/serialtoparallelwrapper.v";
    "./../code/serialToParallel.v";
    "./../code/pad.v";
    "./../code/dat_phys_controller.v";
    "./generator_cmdcontroller.v";
    "./../code/paralleltoserialwrapper_Sd.v";
