
*** Running vivado
    with args -log TEST_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TEST_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TEST_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/_Data_transference/SDDR_ST_AXI'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/{D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.cache/ip} 
Command: link_design -top TEST_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_processing_system7_0_0/TEST_processing_system7_0_0.xdc] for cell 'TEST_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_processing_system7_0_0/TEST_processing_system7_0_0.xdc] for cell 'TEST_i/processing_system7_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0_board.xdc] for cell 'TEST_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0_board.xdc] for cell 'TEST_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.xdc] for cell 'TEST_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1267.570 ; gain = 553.488
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.xdc] for cell 'TEST_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_rst_ps7_0_100M_0/TEST_rst_ps7_0_100M_0_board.xdc] for cell 'TEST_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_rst_ps7_0_100M_0/TEST_rst_ps7_0_100M_0_board.xdc] for cell 'TEST_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_rst_ps7_0_100M_0/TEST_rst_ps7_0_100M_0.xdc] for cell 'TEST_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_rst_ps7_0_100M_0/TEST_rst_ps7_0_100M_0.xdc] for cell 'TEST_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_0/SDDR_AXI_ST_axi_gpio_0_0_board.xdc] for cell 'TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_0/SDDR_AXI_ST_axi_gpio_0_0_board.xdc] for cell 'TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_0/SDDR_AXI_ST_axi_gpio_0_0.xdc] for cell 'TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_0/SDDR_AXI_ST_axi_gpio_0_0.xdc] for cell 'TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_1/SDDR_AXI_ST_axi_gpio_0_1_board.xdc] for cell 'TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_1/SDDR_AXI_ST_axi_gpio_0_1_board.xdc] for cell 'TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_1/SDDR_AXI_ST_axi_gpio_0_1.xdc] for cell 'TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_1/SDDR_AXI_ST_axi_gpio_0_1.xdc] for cell 'TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_fifo_generator_0_0/SDDR_AXI_ST_fifo_generator_0_0.xdc] for cell 'TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/fifo_generator_0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_fifo_generator_0_0/SDDR_AXI_ST_fifo_generator_0_0.xdc] for cell 'TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/fifo_generator_0/U0'
Parsing XDC File [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc]
Finished Parsing XDC File [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1267.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1267.570 ; gain = 950.730
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.828 . Memory (MB): peak = 1267.570 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 28f626139

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1278.648 ; gain = 11.078

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16e9b990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1420.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Retarget, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16e9b990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1420.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14240b48c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.696 . Memory (MB): peak = 1420.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 306 cells
INFO: [Opt 31-1021] In phase Sweep, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14240b48c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1420.648 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14240b48c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.808 . Memory (MB): peak = 1420.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14240b48c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 1420.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              59  |                                              6  |
|  Constant propagation         |               0  |               0  |                                              6  |
|  Sweep                        |               0  |             306  |                                             10  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              8  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1420.648 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e5a8e365

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1420.648 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-9.196 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1e5a8e365

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1545.914 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e5a8e365

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1545.914 ; gain = 125.266

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e5a8e365

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1545.914 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.914 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e5a8e365

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.914 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.914 ; gain = 278.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 1545.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/TEST_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TEST_wrapper_drc_opted.rpt -pb TEST_wrapper_drc_opted.pb -rpx TEST_wrapper_drc_opted.rpx
Command: report_drc -file TEST_wrapper_drc_opted.rpt -pb TEST_wrapper_drc_opted.pb -rpx TEST_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/TEST_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c1ced569

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1545.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 148e9326c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13c17adc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13c17adc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1545.914 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13c17adc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b65c6194

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.914 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16ba1e105

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.914 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 14d430820

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.914 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14d430820

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ddb35d97

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f664d893

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 185a50156

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c7e725bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: c0245148

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1068388f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 107478236

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b34478e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.914 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b34478e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11153c0ed

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11153c0ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.914 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.338. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 168351b86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.914 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 168351b86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 168351b86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 168351b86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.914 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.914 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 12c2dd6d6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.914 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12c2dd6d6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.914 ; gain = 0.000
Ending Placer Task | Checksum: 11c522549

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.914 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1545.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1545.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/TEST_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TEST_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1545.914 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TEST_wrapper_utilization_placed.rpt -pb TEST_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TEST_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1545.914 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f1413abc ConstDB: 0 ShapeSum: 2b10ea8d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 99c8d379

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1545.914 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9872e64d NumContArr: 155ed2c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 99c8d379

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1556.855 ; gain = 10.941

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 99c8d379

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1564.336 ; gain = 18.422

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 99c8d379

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1564.336 ; gain = 18.422
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fa4ed9e1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1590.324 ; gain = 44.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.515  | TNS=0.000  | WHS=-0.239 | THS=-41.867|

Phase 2 Router Initialization | Checksum: 1f06b4f4a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1590.324 ; gain = 44.410

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2159
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2159
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1170d29b2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1590.324 ; gain = 44.410

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.350  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cf0ae315

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1590.324 ; gain = 44.410

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.350  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 164074585

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1590.324 ; gain = 44.410
Phase 4 Rip-up And Reroute | Checksum: 164074585

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1590.324 ; gain = 44.410

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 162169c66

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1590.324 ; gain = 44.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.350  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 162169c66

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1590.324 ; gain = 44.410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 162169c66

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1590.324 ; gain = 44.410
Phase 5 Delay and Skew Optimization | Checksum: 162169c66

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1590.324 ; gain = 44.410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16bcfc7d7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1590.324 ; gain = 44.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.350  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fa4bda9c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1590.324 ; gain = 44.410
Phase 6 Post Hold Fix | Checksum: fa4bda9c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1590.324 ; gain = 44.410

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.295796 %
  Global Horizontal Routing Utilization  = 0.388354 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10bdb7f90

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1590.324 ; gain = 44.410

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10bdb7f90

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1591.891 ; gain = 45.977

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a3d78877

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1591.891 ; gain = 45.977

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.350  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a3d78877

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1591.891 ; gain = 45.977
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1591.891 ; gain = 45.977

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1591.891 ; gain = 45.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1591.891 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1610.895 ; gain = 19.004
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/TEST_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TEST_wrapper_drc_routed.rpt -pb TEST_wrapper_drc_routed.pb -rpx TEST_wrapper_drc_routed.rpx
Command: report_drc -file TEST_wrapper_drc_routed.rpt -pb TEST_wrapper_drc_routed.pb -rpx TEST_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/TEST_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TEST_wrapper_methodology_drc_routed.rpt -pb TEST_wrapper_methodology_drc_routed.pb -rpx TEST_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TEST_wrapper_methodology_drc_routed.rpt -pb TEST_wrapper_methodology_drc_routed.pb -rpx TEST_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/TEST_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TEST_wrapper_power_routed.rpt -pb TEST_wrapper_power_summary_routed.pb -rpx TEST_wrapper_power_routed.rpx
Command: report_power -file TEST_wrapper_power_routed.rpt -pb TEST_wrapper_power_summary_routed.pb -rpx TEST_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TEST_wrapper_route_status.rpt -pb TEST_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TEST_wrapper_timing_summary_routed.rpt -pb TEST_wrapper_timing_summary_routed.pb -rpx TEST_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TEST_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TEST_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TEST_wrapper_bus_skew_routed.rpt -pb TEST_wrapper_bus_skew_routed.pb -rpx TEST_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force TEST_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: TEST_i/ISERDES_B_0/U0/inst/pins[0].iserdese2_master: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC RTSTAT-10] No routable loads: 2 net(s) have no routable loads. The problem bus(es) and/or net(s) are TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, and TEST_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TEST_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.535 ; gain = 418.781
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 16:30:21 2020...
