// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "05/18/2021 08:23:41"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ex03 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	P_UPCO,
	P_RO,
	P_RAMO,
	PCO,
	R2O,
	R6O,
	R7O,
	G,
	OPEN,
	CLK_CONTINUOUS,
	CLK_SINGLESTEP);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	P_UPCO;
output 	P_RO;
output 	P_RAMO;
output 	[15:0] PCO;
output 	[15:0] R2O;
output 	[15:0] R6O;
output 	[15:0] R7O;
input 	G;
input 	OPEN;
input 	CLK_CONTINUOUS;
input 	CLK_SINGLESTEP;

// Design Ports Information
// P_UPCO	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P_RO	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P_RAMO	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[0]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[1]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[2]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[3]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[4]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[5]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[6]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[7]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[8]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[9]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[10]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[11]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[12]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[13]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[14]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCO[15]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[0]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[1]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[2]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[3]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[4]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[5]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[7]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[8]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[9]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[10]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[11]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[12]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[13]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[14]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2O[15]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[0]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[1]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[2]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[3]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[4]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[5]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[6]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[7]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[8]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[9]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[10]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[11]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[12]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[13]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[14]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[15]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[0]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[1]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[2]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[3]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[4]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[5]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[6]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[7]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[8]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[9]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[10]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[11]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[12]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[13]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[14]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7O[15]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPEN	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_SINGLESTEP	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_CONTINUOUS	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ex03_v.sdo");
// synopsys translate_on

wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \G~input_o ;
wire \CLK_CONTINUOUS~input_o ;
wire \CLK_SINGLESTEP~input_o ;
wire \CLK~0_combout ;
wire \cpu|make_clock3|i[1]~clkctrl_outclk ;
wire \cpu|next_micro|Add0~1 ;
wire \cpu|next_micro|Add0~2_combout ;
wire \cpu|next_micro|Add0~3 ;
wire \cpu|next_micro|Add0~4_combout ;
wire \cpu|next_micro|Add0~5 ;
wire \cpu|next_micro|Add0~6_combout ;
wire \cpu|CPPC~combout ;
wire \cpu|CPPC~clkctrl_outclk ;
wire \cpu|comb_947|Mux11~7_combout ;
wire \cpu|select_A|Q[0]~41_combout ;
wire \OPEN~input_o ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_A|Q[1]~53_combout ;
wire \cpu|wren_RAM~combout ;
wire \cpu|rden_RAM~combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \cpu|make_clock3|i[0]~2_combout ;
wire \cpu|make_clock3|i[0]~clkctrl_outclk ;
wire \cpu|CPMAR~combout ;
wire \cpu|CPMAR~clkctrl_outclk ;
wire \cpu|select_B|three_two_translator|15~2_combout ;
wire \cpu|select_A|three_two_translator|15~0_combout ;
wire \cpu|select_A|three_two_translator|15~1_combout ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[8]~22_combout ;
wire \cpu|select_control_RA[3]~21_combout ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_A|Q[3]~44_combout ;
wire \cpu|comb_947|WideOr1~0_combout ;
wire \cpu|comb_947|shift_direction~0_combout ;
wire \cpu|comb_947|shift_direction~1_combout ;
wire \cpu|comb_947|shift_direction~combout ;
wire \cpu|comb_947|Mux11~2_combout ;
wire \cpu|comb_947|Mux11~0_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_B|three_two_translator|15~8_combout ;
wire \cpu|comb_947|Mux16~11_combout ;
wire \cpu|comb_947|Mux11~4_combout ;
wire \cpu|select_B|three_two_translator|15~0_combout ;
wire \cpu|select_B|three_two_translator|15~7_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_B|Q[5]~33_combout ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_A|three_two_translator|15~3_combout ;
wire \cpu|select_control_RA[3]~20_combout ;
wire \cpu|select_control_RA[1]~7_combout ;
wire \cpu|select_control_RA[5]~26_combout ;
wire \cpu|CPR_PO~combout ;
wire \cpu|CPR[5]~11_combout ;
wire \cpu|select_control_RB[2]~14_combout ;
wire \cpu|CPR[3]~10_combout ;
wire \cpu|CPR[3]~20_combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_control_RA[1]~0_combout ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|CPR[7]~13_combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|CPR[6]~8_combout ;
wire \cpu|CPR[3]~21_combout ;
wire \cpu|CPR[3]~clkctrl_outclk ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RA[4]~3_combout ;
wire \cpu|select_control_RA[4]~4_combout ;
wire \cpu|select_control_RA[4]~16_combout ;
wire \cpu|select_control_RA[4]~17_combout ;
wire \cpu|select_control_RA[4]~18_combout ;
wire \cpu|select_control_RA[4]~19_combout ;
wire \cpu|CPR[4]~25_combout ;
wire \cpu|CPR[4]~23_combout ;
wire \cpu|CPR[4]~24_combout ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RA[3]~23_combout ;
wire \cpu|select_control_RA[3]~24_combout ;
wire \cpu|select_control_RA[3]~22_combout ;
wire \cpu|select_control_RA[3]~25_combout ;
wire \cpu|select_RA|Q[10]~21_combout ;
wire \cpu|select_control_RA[2]~2_combout ;
wire \cpu|select_control_RA[2]~1_combout ;
wire \cpu|CPR[2]~4_combout ;
wire \cpu|CPR[2]~2_combout ;
wire \cpu|CPR[2]~3_combout ;
wire \cpu|CPR[2]~clkctrl_outclk ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|CPR[1]~16_combout ;
wire \cpu|CPR[1]~17_combout ;
wire \cpu|select_control_RB[1]~3_combout ;
wire \cpu|CPR[1]~18_combout ;
wire \cpu|CPR[1]~clkctrl_outclk ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RA[2]~13_combout ;
wire \cpu|select_control_RA[2]~14_combout ;
wire \cpu|select_control_RA[2]~12_combout ;
wire \cpu|select_control_RA[2]~15_combout ;
wire \cpu|select_RA|Q[10]~20_combout ;
wire \cpu|select_RA|Q[10]~22_combout ;
wire \cpu|select_control_RA[6]~35_combout ;
wire \cpu|select_control_RA[6]~34_combout ;
wire \cpu|select_control_RA[6]~5_combout ;
wire \cpu|select_control_RA[6]~33_combout ;
wire \cpu|select_control_RA[6]~36_combout ;
wire \cpu|CPR[6]~6_combout ;
wire \cpu|CPR[6]~7_combout ;
wire \cpu|CPR[6]~32_combout ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|CPR[7]~12_combout ;
wire \cpu|CPR[7]~14_combout ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[10]~23_combout ;
wire \cpu|CPR[5]~27_combout ;
wire \cpu|CPR[5]~28_combout ;
wire \cpu|CPR[5]~29_combout ;
wire \cpu|CPR[5]~30_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_A|three_two_translator|15~4_combout ;
wire \cpu|select_A|three_two_translator|15~2_combout ;
wire \cpu|comb_947|jumpTag~0_combout ;
wire \cpu|comb_947|Mux4~3_combout ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_B|three_two_translator|15~1_combout ;
wire \cpu|select_B|Q[12]~9_combout ;
wire \cpu|select_B|three_two_translator|15~3_combout ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[12]~15_combout ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[12]~13_combout ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q~14_combout ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[12]~12_combout ;
wire \cpu|select_B|three_two_translator|15~4_combout ;
wire \cpu|select_control_RB[5]~32_combout ;
wire \cpu|select_control_RB[5]~33_combout ;
wire \cpu|select_RB|Q~14_combout ;
wire \cpu|select_control_RB[3]~15_combout ;
wire \cpu|select_control_RB[3]~16_combout ;
wire \cpu|select_control_RB[3]~17_combout ;
wire \cpu|select_control_RB[3]~18_combout ;
wire \cpu|select_control_RB[3]~19_combout ;
wire \cpu|select_control_RB[3]~20_combout ;
wire \cpu|select_control_RB[4]~10_combout ;
wire \cpu|select_control_RB[4]~11_combout ;
wire \cpu|select_control_RB[4]~12_combout ;
wire \cpu|select_control_RB[4]~13_combout ;
wire \cpu|select_RB|Q[12]~13_combout ;
wire \cpu|select_control_RB[7]~24_combout ;
wire \cpu|select_control_RB[7]~23_combout ;
wire \cpu|select_control_RB[7]~22_combout ;
wire \cpu|select_control_RB[7]~25_combout ;
wire \cpu|select_control_RB[6]~26_combout ;
wire \cpu|select_control_RB[6]~28_combout ;
wire \cpu|select_control_RB[6]~27_combout ;
wire \cpu|select_control_RB[6]~29_combout ;
wire \cpu|select_RB|Q[12]~15_combout ;
wire \cpu|select_control_RB[2]~8_combout ;
wire \cpu|select_control_RB[2]~6_combout ;
wire \cpu|select_control_RB[2]~7_combout ;
wire \cpu|select_control_RB[2]~9_combout ;
wire \cpu|select_control_RB[1]~4_combout ;
wire \cpu|select_control_RB[5]~1_combout ;
wire \cpu|select_control_RB[1]~2_combout ;
wire \cpu|select_control_RB[1]~5_combout ;
wire \cpu|select_RB|Q[12]~12_combout ;
wire \cpu|select_B|Q[12]~10_combout ;
wire \cpu|select_B|Q[12]~11_combout ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_B|Q[11]~12_combout ;
wire \cpu|comb_947|Mux0~0_combout ;
wire \cpu|comb_947|Mux0~0clkctrl_outclk ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[13]~11_combout ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[13]~9_combout ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[13]~8_combout ;
wire \cpu|select_RB|Q[13]~10_combout ;
wire \cpu|select_control_RB[5]~34_combout ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_A|Q[13]~7_combout ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[14]~4_combout ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[14]~6_combout ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[14]~7_combout ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[14]~5_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \cpu|select_A|Q~3_combout ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_A|Q[14]~4_combout ;
wire \cpu|select_A|Q[14]~5_combout ;
wire \cpu|select_RB|Q[14]~7_combout ;
wire \cpu|select_RB|Q[14]~5_combout ;
wire \cpu|select_RB|Q[14]~4_combout ;
wire \cpu|select_RB|Q[14]~6_combout ;
wire \cpu|select_B|Q[14]~3_combout ;
wire \cpu|select_B|Q[14]~4_combout ;
wire \cpu|select_B|Q[14]~5_combout ;
wire \cpu|comb_947|Mux1~1_combout ;
wire \cpu|comb_947|Mux11~6_combout ;
wire \cpu|comb_947|Mux2~0_combout ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[6]~39_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[6]~37_combout ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RA|Q[6]~36_combout ;
wire \cpu|select_RA|Q[6]~38_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_A|three_two_translator|15~7_combout ;
wire \cpu|select_A|Q[6]~29_combout ;
wire \cpu|select_A|three_two_translator|15~6_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \cpu|select_A|Q[6]~28_combout ;
wire \cpu|select_A|Q[6]~30_combout ;
wire \cpu|select_RB|Q[6]~36_combout ;
wire \cpu|select_RB|Q[6]~37_combout ;
wire \cpu|select_RB|Q[6]~38_combout ;
wire \cpu|select_RB|Q[6]~39_combout ;
wire \cpu|select_A|Q[6]~31_combout ;
wire \cpu|comb_947|Mux11~5_combout ;
wire \cpu|comb_947|Mux2~1_combout ;
wire \cpu|comb_947|Mux2~2_combout ;
wire \cpu|comb_947|Mux4~0_combout ;
wire \cpu|comb_947|Mux4~1_combout ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_A|Q[15]~0_combout ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[15]~3_combout ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[15]~1_combout ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[15]~0_combout ;
wire \cpu|select_RB|Q[15]~2_combout ;
wire \cpu|select_RA|Q[15]~0_combout ;
wire \cpu|select_RA|Q~2_combout ;
wire \cpu|select_RA|Q[15]~1_combout ;
wire \cpu|select_RA|Q[15]~3_combout ;
wire \cpu|select_A|Q[15]~1_combout ;
wire \cpu|select_A|Q[15]~2_combout ;
wire \cpu|select_B|Q[13]~6_combout ;
wire \cpu|select_RA|Q[13]~11_combout ;
wire \cpu|select_RA|Q[13]~9_combout ;
wire \cpu|select_RA|Q[13]~8_combout ;
wire \cpu|select_RA|Q[13]~10_combout ;
wire \cpu|select_B|Q[13]~7_combout ;
wire \cpu|select_B|Q[13]~8_combout ;
wire \cpu|comb_947|Mux11~1_combout ;
wire \cpu|comb_947|Mux2~4_combout ;
wire \cpu|comb_947|Mux2~5_combout ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[0]~59_combout ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[0]~58_combout ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[0]~63_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q~62_combout ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[0]~61_combout ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[0]~60_combout ;
wire \cpu|select_A|Q[0]~38_combout ;
wire \cpu|select_A|Q[0]~60_combout ;
wire \cpu|select_RB|Q[0]~60_combout ;
wire \cpu|select_RB|Q[0]~61_combout ;
wire \cpu|select_RB|Q~62_combout ;
wire \cpu|select_RB|Q[0]~63_combout ;
wire \cpu|select_A|Q[0]~61_combout ;
wire \cpu|select_A|Q[0]~62_combout ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[9]~25_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q~26_combout ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[9]~24_combout ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[9]~27_combout ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_B|Q[9]~19_combout ;
wire \cpu|select_B|three_two_translator|15~5_combout ;
wire \cpu|select_B|Q[9]~18_combout ;
wire \cpu|select_B|Q[9]~20_combout ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[4]~47_combout ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[4]~45_combout ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[4]~44_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q~46_combout ;
wire \cpu|select_A|Q[4]~39_combout ;
wire \cpu|select_A|Q[4]~40_combout ;
wire \cpu|select_A|Q[4]~36_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[4]~37_combout ;
wire \cpu|select_A|Q[4]~42_combout ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[7]~34_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[7]~35_combout ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[7]~33_combout ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[7]~32_combout ;
wire \cpu|select_A|Q[7]~24_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_A|Q[7]~25_combout ;
wire \cpu|select_A|Q[7]~26_combout ;
wire \cpu|select_A|Q[7]~27_combout ;
wire \cpu|select_B|Q[0]~36_combout ;
wire \cpu|select_B|Q[4]~41_combout ;
wire \cpu|select_B|Q[0]~37_combout ;
wire \cpu|select_B|three_two_translator|15~6_combout ;
wire \cpu|select_B|Q[3]~42_combout ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[3]~48_combout ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[3]~51_combout ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[3]~49_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q~50_combout ;
wire \cpu|select_RB|Q[3]~49_combout ;
wire \cpu|select_RB|Q[3]~51_combout ;
wire \cpu|select_RB|Q~50_combout ;
wire \cpu|select_RB|Q[3]~48_combout ;
wire \cpu|select_B|Q[3]~43_combout ;
wire \cpu|select_B|Q[3]~44_combout ;
wire \cpu|select_B|Q[3]~45_combout ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_B|Q[2]~47_combout ;
wire \cpu|select_B|Q[2]~46_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[2]~53_combout ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[2]~52_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q~54_combout ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[2]~55_combout ;
wire \cpu|select_B|Q[2]~48_combout ;
wire \cpu|select_RA|Q[2]~53_combout ;
wire \cpu|select_RA|Q[2]~52_combout ;
wire \cpu|select_RA|Q[2]~55_combout ;
wire \cpu|select_RA|Q~54_combout ;
wire \cpu|select_B|Q[2]~49_combout ;
wire \cpu|select_B|Q[2]~50_combout ;
wire \cpu|select_B|Q[2]~51_combout ;
wire \cpu|select_B|Q[0]~59_combout ;
wire \cpu|select_B|Q[0]~60_combout ;
wire \cpu|select_B|Q[0]~57_combout ;
wire \cpu|select_B|Q[0]~58_combout ;
wire \cpu|select_B|Q[0]~61_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0_combout ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[5]~41_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q~42_combout ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[5]~40_combout ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[5]~43_combout ;
wire \cpu|select_A|Q[5]~32_combout ;
wire \cpu|select_A|Q[5]~33_combout ;
wire \cpu|select_RA|Q[5]~41_combout ;
wire \cpu|select_RA|Q~42_combout ;
wire \cpu|select_RA|Q[5]~43_combout ;
wire \cpu|select_RA|Q[5]~40_combout ;
wire \cpu|select_A|Q[5]~34_combout ;
wire \cpu|select_A|Q[5]~35_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0_combout ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[8]~29_combout ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[8]~31_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q~30_combout ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[8]~28_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0_combout ;
wire \cpu|select_RB|Q[10]~23_combout ;
wire \cpu|select_RB|Q[10]~21_combout ;
wire \cpu|select_RB|Q~20_combout ;
wire \cpu|select_RB|Q[10]~22_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0_combout ;
wire \cpu|select_A|Q[11]~12_combout ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[11]~16_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q~18_combout ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[11]~19_combout ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[11]~17_combout ;
wire \cpu|select_RA|Q[11]~19_combout ;
wire \cpu|select_RA|Q[11]~17_combout ;
wire \cpu|select_RA|Q[11]~16_combout ;
wire \cpu|select_RA|Q[11]~18_combout ;
wire \cpu|select_A|Q[11]~13_combout ;
wire \cpu|select_A|Q[11]~14_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S~combout ;
wire \cpu|select_B|Q[6]~29_combout ;
wire \cpu|select_B|Q[6]~28_combout ;
wire \cpu|select_B|Q[6]~30_combout ;
wire \cpu|select_B|Q[6]~31_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S~combout ;
wire \cpu|select_B|Q[7]~25_combout ;
wire \cpu|select_B|Q[7]~24_combout ;
wire \cpu|select_B|Q[7]~26_combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S~combout ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_B|Q[10]~16_combout ;
wire \cpu|select_B|Q[10]~15_combout ;
wire \cpu|select_B|Q[10]~17_combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2_combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|S~combout ;
wire \cpu|comb_947|comb_22|union[14].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|Mux2~6_combout ;
wire \cpu|comb_947|Mux2~7_combout ;
wire \cpu|comb_947|Mux4~2_combout ;
wire \cpu|comb_947|Add6~25 ;
wire \cpu|comb_947|Add6~27 ;
wire \cpu|comb_947|Add6~28_combout ;
wire \cpu|comb_947|Add0~11_combout ;
wire \cpu|comb_947|Add0~93_combout ;
wire \cpu|comb_947|Add0~94_combout ;
wire \cpu|comb_947|Add0~92_combout ;
wire \cpu|comb_947|Add0~87_combout ;
wire \cpu|comb_947|Add0~88_combout ;
wire \cpu|comb_947|Add0~89_combout ;
wire \cpu|comb_947|Add0~83_combout ;
wire \cpu|comb_947|Add0~84_combout ;
wire \cpu|comb_947|Add0~82_combout ;
wire \cpu|comb_947|Add0~77_combout ;
wire \cpu|comb_947|Add0~78_combout ;
wire \cpu|comb_947|Add6~1 ;
wire \cpu|comb_947|Add6~3 ;
wire \cpu|comb_947|Add6~5 ;
wire \cpu|comb_947|Add6~7 ;
wire \cpu|comb_947|Add6~9 ;
wire \cpu|comb_947|Add6~11 ;
wire \cpu|comb_947|Add6~13 ;
wire \cpu|comb_947|Add6~15 ;
wire \cpu|comb_947|Add6~17 ;
wire \cpu|comb_947|Add6~19 ;
wire \cpu|comb_947|Add6~21 ;
wire \cpu|comb_947|Add6~22_combout ;
wire \cpu|comb_947|Add0~79_combout ;
wire \cpu|comb_947|Add0~72_combout ;
wire \cpu|comb_947|Add6~20_combout ;
wire \cpu|comb_947|Add0~73_combout ;
wire \cpu|comb_947|Add0~74_combout ;
wire \cpu|comb_947|Add0~67_combout ;
wire \cpu|comb_947|Add0~68_combout ;
wire \cpu|comb_947|Add6~18_combout ;
wire \cpu|comb_947|Add0~69_combout ;
wire \cpu|comb_947|Add6~16_combout ;
wire \cpu|comb_947|Add0~63_combout ;
wire \cpu|comb_947|Add0~64_combout ;
wire \cpu|comb_947|Add0~62_combout ;
wire \cpu|comb_947|Add6~14_combout ;
wire \cpu|comb_947|Add0~58_combout ;
wire \cpu|comb_947|Add0~59_combout ;
wire \cpu|comb_947|Add0~57_combout ;
wire \cpu|comb_947|Add0~52_combout ;
wire \cpu|comb_947|Add6~12_combout ;
wire \cpu|comb_947|Add0~53_combout ;
wire \cpu|comb_947|Add0~54_combout ;
wire \cpu|comb_947|Add6~10_combout ;
wire \cpu|comb_947|Add0~48_combout ;
wire \cpu|comb_947|Add0~49_combout ;
wire \cpu|comb_947|Add0~47_combout ;
wire \cpu|comb_947|Add0~40_combout ;
wire \cpu|comb_947|Add6~8_combout ;
wire \cpu|comb_947|Add0~41_combout ;
wire \cpu|comb_947|Add0~13_combout ;
wire \cpu|select_A|Q[0]~63_combout ;
wire \cpu|comb_947|Add0~108_combout ;
wire \cpu|comb_947|Add0~42_combout ;
wire \cpu|comb_947|Add0~43_combout ;
wire \cpu|comb_947|Add0~44_combout ;
wire \cpu|comb_947|Add0~35_combout ;
wire \cpu|comb_947|Add0~36_combout ;
wire \cpu|comb_947|Add0~34_combout ;
wire \cpu|comb_947|Add0~37_combout ;
wire \cpu|comb_947|Add0~33_combout ;
wire \cpu|comb_947|Add6~4_combout ;
wire \cpu|comb_947|Add0~110_combout ;
wire \cpu|comb_947|Add0~28_combout ;
wire \cpu|comb_947|Add0~29_combout ;
wire \cpu|comb_947|Add0~30_combout ;
wire \cpu|comb_947|Add0~27_combout ;
wire \cpu|comb_947|Add0~20_combout ;
wire \cpu|comb_947|Add0~21_combout ;
wire \cpu|select_B|Q[1]~54_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q~58_combout ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[1]~56_combout ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[1]~59_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[1]~57_combout ;
wire \cpu|select_RA|Q~58_combout ;
wire \cpu|select_RA|Q[1]~56_combout ;
wire \cpu|select_RA|Q[1]~57_combout ;
wire \cpu|select_RA|Q[1]~59_combout ;
wire \cpu|select_B|Q[1]~55_combout ;
wire \cpu|comb_947|Add0~22_combout ;
wire \cpu|comb_947|Add0~23_combout ;
wire \cpu|comb_947|Add6~2_combout ;
wire \cpu|comb_947|Add0~24_combout ;
wire \cpu|comb_947|Add0~10_combout ;
wire \cpu|comb_947|Add6~0_combout ;
wire \cpu|comb_947|Add0~109_combout ;
wire \cpu|comb_947|Add0~14_combout ;
wire \cpu|comb_947|Add0~12_combout ;
wire \cpu|comb_947|Add0~15_combout ;
wire \cpu|comb_947|Add0~17_cout ;
wire \cpu|comb_947|Add0~19 ;
wire \cpu|comb_947|Add0~26 ;
wire \cpu|comb_947|Add0~32 ;
wire \cpu|comb_947|Add0~39 ;
wire \cpu|comb_947|Add0~46 ;
wire \cpu|comb_947|Add0~51 ;
wire \cpu|comb_947|Add0~56 ;
wire \cpu|comb_947|Add0~61 ;
wire \cpu|comb_947|Add0~66 ;
wire \cpu|comb_947|Add0~71 ;
wire \cpu|comb_947|Add0~76 ;
wire \cpu|comb_947|Add0~81 ;
wire \cpu|comb_947|Add0~86 ;
wire \cpu|comb_947|Add0~91 ;
wire \cpu|comb_947|Add0~95_combout ;
wire \cpu|comb_947|Mux2~3_combout ;
wire \cpu|comb_947|Mux2~8_combout ;
wire \cpu|comb_947|Mux2~9_combout ;
wire \cpu|comb_947|Mux2~10_combout ;
wire \cpu|select_A|Q~6_combout ;
wire \cpu|select_A|Q[13]~8_combout ;
wire \cpu|comb_947|Add6~26_combout ;
wire \cpu|comb_947|Add0~90_combout ;
wire \cpu|comb_947|Mux3~0_combout ;
wire \cpu|comb_947|Mux3~1_combout ;
wire \cpu|comb_947|Mux3~2_combout ;
wire \cpu|comb_947|Mux3~3_combout ;
wire \cpu|comb_947|comb_22|union[13].row|union[0].unit|add|S~2_combout ;
wire \cpu|comb_947|Mux3~6_combout ;
wire \cpu|comb_947|Mux3~4_combout ;
wire \cpu|comb_947|Mux3~5_combout ;
wire \cpu|comb_947|Mux3~7_combout ;
wire \cpu|comb_947|Mux3~8_combout ;
wire \cpu|comb_947|Mux3~9_combout ;
wire \cpu|comb_947|Mux3~10_combout ;
wire \cpu|select_B|Q[11]~13_combout ;
wire \cpu|select_B|Q[11]~14_combout ;
wire \cpu|comb_947|Add6~23 ;
wire \cpu|comb_947|Add6~24_combout ;
wire \cpu|comb_947|Mux4~8_combout ;
wire \cpu|comb_947|Mux4~9_combout ;
wire \cpu|comb_947|comb_22|union[12].row|union[0].unit|add|S~2_combout ;
wire \cpu|comb_947|Mux4~10_combout ;
wire \cpu|comb_947|Mux4~11_combout ;
wire \cpu|comb_947|Add0~85_combout ;
wire \cpu|comb_947|Mux4~7_combout ;
wire \cpu|comb_947|Mux4~4_combout ;
wire \cpu|comb_947|Mux4~5_combout ;
wire \cpu|comb_947|Mux4~6_combout ;
wire \cpu|comb_947|Mux4~12_combout ;
wire \cpu|comb_947|Mux4~13_combout ;
wire \cpu|comb_947|Mux4~14_combout ;
wire \cpu|select_A|Q[12]~9_combout ;
wire \cpu|select_A|Q[12]~10_combout ;
wire \cpu|select_A|Q[12]~11_combout ;
wire \cpu|comb_947|comb_22|union[11].row|union[0].unit|add|S~2_combout ;
wire \cpu|comb_947|Mux5~6_combout ;
wire \cpu|comb_947|Mux5~4_combout ;
wire \cpu|comb_947|Mux5~5_combout ;
wire \cpu|comb_947|Mux5~7_combout ;
wire \cpu|comb_947|Mux5~0_combout ;
wire \cpu|comb_947|Mux5~1_combout ;
wire \cpu|comb_947|Mux5~2_combout ;
wire \cpu|comb_947|Add0~80_combout ;
wire \cpu|comb_947|Mux5~3_combout ;
wire \cpu|comb_947|Mux5~8_combout ;
wire \cpu|comb_947|Mux5~9_combout ;
wire \cpu|comb_947|Mux5~10_combout ;
wire \cpu|select_A|three_two_translator|15~5_combout ;
wire \cpu|select_A|Q[10]~15_combout ;
wire \cpu|select_A|Q[10]~16_combout ;
wire \cpu|select_A|Q[10]~17_combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|Mux6~4_combout ;
wire \cpu|comb_947|Mux6~5_combout ;
wire \cpu|comb_947|Mux6~6_combout ;
wire \cpu|comb_947|Mux6~7_combout ;
wire \cpu|comb_947|Mux6~0_combout ;
wire \cpu|comb_947|Mux6~1_combout ;
wire \cpu|comb_947|Mux6~2_combout ;
wire \cpu|comb_947|Add0~75_combout ;
wire \cpu|comb_947|Mux6~3_combout ;
wire \cpu|comb_947|Mux6~8_combout ;
wire \cpu|comb_947|Mux6~9_combout ;
wire \cpu|comb_947|Mux6~10_combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RA[5]~6_combout ;
wire \cpu|select_control_RA[5]~27_combout ;
wire \cpu|select_control_RA[5]~28_combout ;
wire \cpu|select_control_RA[5]~37_combout ;
wire \cpu|select_RA|Q[9]~24_combout ;
wire \cpu|select_RA|Q[9]~25_combout ;
wire \cpu|select_RA|Q[9]~26_combout ;
wire \cpu|select_RA|Q[9]~27_combout ;
wire \cpu|select_A|Q[9]~19_combout ;
wire \cpu|select_A|Q[9]~18_combout ;
wire \cpu|select_A|Q[9]~20_combout ;
wire \cpu|comb_947|Add0~70_combout ;
wire \cpu|comb_947|Mux7~0_combout ;
wire \cpu|comb_947|Mux7~1_combout ;
wire \cpu|comb_947|Mux7~2_combout ;
wire \cpu|comb_947|Mux7~3_combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|Mux7~6_combout ;
wire \cpu|comb_947|Mux7~4_combout ;
wire \cpu|comb_947|Mux7~5_combout ;
wire \cpu|comb_947|Mux7~7_combout ;
wire \cpu|comb_947|Mux7~8_combout ;
wire \cpu|comb_947|Mux7~9_combout ;
wire \cpu|comb_947|Mux7~10_combout ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_B|Q[5]~32_combout ;
wire \cpu|select_B|Q[5]~34_combout ;
wire \cpu|select_B|Q[5]~35_combout ;
wire \cpu|comb_947|Mux11~3_combout ;
wire \cpu|comb_947|Mux11~13_combout ;
wire \cpu|comb_947|Mux11~14_combout ;
wire \cpu|comb_947|Mux11~15_combout ;
wire \cpu|comb_947|Mux11~16_combout ;
wire \cpu|comb_947|Add0~50_combout ;
wire \cpu|comb_947|Mux11~9_combout ;
wire \cpu|comb_947|Mux11~10_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|Mux11~11_combout ;
wire \cpu|comb_947|Mux11~12_combout ;
wire \cpu|comb_947|Mux11~17_combout ;
wire \cpu|comb_947|Mux11~8_combout ;
wire \cpu|comb_947|Mux11~18_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_control_RB[1]~0_combout ;
wire \cpu|select_control_RA[1]~8_combout ;
wire \cpu|select_control_RA[1]~10_combout ;
wire \cpu|select_control_RA[1]~9_combout ;
wire \cpu|select_control_RA[1]~11_combout ;
wire \cpu|select_RA|Q[4]~44_combout ;
wire \cpu|select_RA|Q[4]~45_combout ;
wire \cpu|select_RA|Q[4]~47_combout ;
wire \cpu|select_RA|Q~46_combout ;
wire \cpu|select_B|Q[4]~38_combout ;
wire \cpu|select_B|Q[4]~39_combout ;
wire \cpu|select_B|Q[4]~40_combout ;
wire \cpu|comb_947|Mux12~1_combout ;
wire \cpu|comb_947|Mux12~2_combout ;
wire \cpu|comb_947|Mux12~3_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|Mux12~4_combout ;
wire \cpu|comb_947|Mux12~5_combout ;
wire \cpu|comb_947|Mux12~6_combout ;
wire \cpu|comb_947|Mux12~7_combout ;
wire \cpu|comb_947|Mux12~8_combout ;
wire \cpu|comb_947|Mux12~9_combout ;
wire \cpu|comb_947|Add0~45_combout ;
wire \cpu|comb_947|Mux12~10_combout ;
wire \cpu|comb_947|Mux12~0_combout ;
wire \cpu|comb_947|Mux12~11_combout ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[3]~45_combout ;
wire \cpu|select_A|Q[3]~46_combout ;
wire \cpu|select_A|Q[3]~43_combout ;
wire \cpu|select_A|Q[3]~47_combout ;
wire \cpu|comb_947|Add6~6_combout ;
wire \cpu|comb_947|Mux13~0_combout ;
wire \cpu|comb_947|Mux13~6_combout ;
wire \cpu|comb_947|Mux13~7_combout ;
wire \cpu|comb_947|Mux13~8_combout ;
wire \cpu|comb_947|Mux13~9_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|Mux13~4_combout ;
wire \cpu|comb_947|Mux13~1_combout ;
wire \cpu|comb_947|Mux13~2_combout ;
wire \cpu|comb_947|Mux13~3_combout ;
wire \cpu|comb_947|Mux13~5_combout ;
wire \cpu|comb_947|Add0~38_combout ;
wire \cpu|comb_947|Mux13~10_combout ;
wire \cpu|comb_947|Mux13~11_combout ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_A|Q[2]~50_combout ;
wire \cpu|select_A|Q[2]~51_combout ;
wire \cpu|select_A|Q[2]~48_combout ;
wire \cpu|select_A|Q[2]~49_combout ;
wire \cpu|select_A|Q[2]~52_combout ;
wire \cpu|comb_947|Mux14~0_combout ;
wire \cpu|comb_947|Add0~31_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[0].unit|add|S~2_combout ;
wire \cpu|comb_947|Mux14~1_combout ;
wire \cpu|comb_947|Mux14~2_combout ;
wire \cpu|comb_947|Mux14~3_combout ;
wire \cpu|comb_947|Mux14~4_combout ;
wire \cpu|comb_947|Mux14~5_combout ;
wire \cpu|comb_947|Mux14~6_combout ;
wire \cpu|comb_947|Mux14~7_combout ;
wire \cpu|comb_947|Mux14~8_combout ;
wire \cpu|comb_947|Mux14~9_combout ;
wire \cpu|comb_947|Mux14~10_combout ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_B|Q[15]~1_combout ;
wire \cpu|select_B|Q[15]~0_combout ;
wire \cpu|select_B|Q[15]~2_combout ;
wire \cpu|comb_947|LessThan3~1_cout ;
wire \cpu|comb_947|LessThan3~3_cout ;
wire \cpu|comb_947|LessThan3~5_cout ;
wire \cpu|comb_947|LessThan3~7_cout ;
wire \cpu|comb_947|LessThan3~9_cout ;
wire \cpu|comb_947|LessThan3~11_cout ;
wire \cpu|comb_947|LessThan3~13_cout ;
wire \cpu|comb_947|LessThan3~15_cout ;
wire \cpu|comb_947|LessThan3~17_cout ;
wire \cpu|comb_947|LessThan3~19_cout ;
wire \cpu|comb_947|LessThan3~21_cout ;
wire \cpu|comb_947|LessThan3~23_cout ;
wire \cpu|comb_947|LessThan3~25_cout ;
wire \cpu|comb_947|LessThan3~27_cout ;
wire \cpu|comb_947|LessThan3~29_cout ;
wire \cpu|comb_947|LessThan3~30_combout ;
wire \cpu|comb_947|Equal1~1_combout ;
wire \cpu|comb_947|Equal1~0_combout ;
wire \cpu|comb_947|Equal1~2_combout ;
wire \cpu|comb_947|Equal1~4_combout ;
wire \cpu|comb_947|Equal1~3_combout ;
wire \cpu|comb_947|Equal1~7_combout ;
wire \cpu|comb_947|Equal1~6_combout ;
wire \cpu|comb_947|Equal1~8_combout ;
wire \cpu|comb_947|Equal1~5_combout ;
wire \cpu|comb_947|Equal1~9_combout ;
wire \cpu|comb_947|Equal1~10_combout ;
wire \cpu|comb_947|jumpTag~1_combout ;
wire \cpu|comb_947|LessThan2~1_cout ;
wire \cpu|comb_947|LessThan2~3_cout ;
wire \cpu|comb_947|LessThan2~5_cout ;
wire \cpu|comb_947|LessThan2~7_cout ;
wire \cpu|comb_947|LessThan2~9_cout ;
wire \cpu|comb_947|LessThan2~11_cout ;
wire \cpu|comb_947|LessThan2~13_cout ;
wire \cpu|comb_947|LessThan2~15_cout ;
wire \cpu|comb_947|LessThan2~17_cout ;
wire \cpu|comb_947|LessThan2~19_cout ;
wire \cpu|comb_947|LessThan2~21_cout ;
wire \cpu|comb_947|LessThan2~23_cout ;
wire \cpu|comb_947|LessThan2~25_cout ;
wire \cpu|comb_947|LessThan2~27_cout ;
wire \cpu|comb_947|LessThan2~29_cout ;
wire \cpu|comb_947|LessThan2~30_combout ;
wire \cpu|comb_947|jumpTag~2_combout ;
wire \cpu|comb_947|jumpTag~3_combout ;
wire \cpu|comb_947|jumpTag~q ;
wire \cpu|comb_947|Mux1~0_combout ;
wire \cpu|comb_947|Mux10~0_combout ;
wire \cpu|comb_947|Mux10~5_combout ;
wire \cpu|comb_947|Mux10~6_combout ;
wire \cpu|comb_947|Mux10~7_combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|Mux10~1_combout ;
wire \cpu|comb_947|Mux10~2_combout ;
wire \cpu|comb_947|Mux10~3_combout ;
wire \cpu|comb_947|Mux10~4_combout ;
wire \cpu|comb_947|Mux10~8_combout ;
wire \cpu|comb_947|Add0~55_combout ;
wire \cpu|comb_947|Mux10~9_combout ;
wire \cpu|comb_947|Mux10~10_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RB[4]~30_combout ;
wire \cpu|select_control_RB[5]~31_combout ;
wire \cpu|select_RB|Q~34_combout ;
wire \cpu|select_RB|Q[7]~33_combout ;
wire \cpu|select_RB|Q[7]~35_combout ;
wire \cpu|select_RB|Q[7]~32_combout ;
wire \cpu|select_B|Q[7]~27_combout ;
wire \cpu|comb_947|Mux9~5_combout ;
wire \cpu|comb_947|Mux9~6_combout ;
wire \cpu|comb_947|Mux9~7_combout ;
wire \cpu|comb_947|Mux9~8_combout ;
wire \cpu|comb_947|Add0~60_combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|Mux9~3_combout ;
wire \cpu|comb_947|Mux9~1_combout ;
wire \cpu|comb_947|Mux9~2_combout ;
wire \cpu|comb_947|Mux9~4_combout ;
wire \cpu|comb_947|Mux9~9_combout ;
wire \cpu|comb_947|Mux9~0_combout ;
wire \cpu|comb_947|Mux9~10_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_control_RB[6]~21_combout ;
wire \cpu|select_control_RA[7]~29_combout ;
wire \cpu|select_control_RA[7]~31_combout ;
wire \cpu|select_control_RA[7]~30_combout ;
wire \cpu|select_control_RA[7]~32_combout ;
wire \cpu|select_RA|Q[8]~31_combout ;
wire \cpu|select_RA|Q[8]~29_combout ;
wire \cpu|select_RA|Q[8]~28_combout ;
wire \cpu|select_RA|Q~30_combout ;
wire \cpu|select_A|Q[8]~21_combout ;
wire \cpu|select_A|Q[8]~23_combout ;
wire \cpu|comb_947|Mux8~4_combout ;
wire \cpu|comb_947|Mux8~5_combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|Mux8~6_combout ;
wire \cpu|comb_947|Mux8~7_combout ;
wire \cpu|comb_947|Mux8~0_combout ;
wire \cpu|comb_947|Mux8~1_combout ;
wire \cpu|comb_947|Mux8~2_combout ;
wire \cpu|comb_947|Add0~65_combout ;
wire \cpu|comb_947|Mux8~3_combout ;
wire \cpu|comb_947|Mux8~8_combout ;
wire \cpu|comb_947|Mux8~9_combout ;
wire \cpu|comb_947|Mux8~10_combout ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_B|Q[8]~22_combout ;
wire \cpu|select_B|Q[8]~21_combout ;
wire \cpu|select_B|Q[8]~23_combout ;
wire \cpu|comb_947|Add0~9_combout ;
wire \cpu|comb_947|Add0~8_combout ;
wire \cpu|comb_947|Add0~7_combout ;
wire \cpu|comb_947|Mux16~0_combout ;
wire \cpu|comb_947|Add0~6_combout ;
wire \cpu|comb_947|Mux16~1_combout ;
wire \cpu|comb_947|Mux16~12_combout ;
wire \cpu|comb_947|Mux16~13_combout ;
wire \cpu|comb_947|Add0~18_combout ;
wire \cpu|comb_947|Mux16~7_combout ;
wire \cpu|comb_947|Mux16~8_combout ;
wire \cpu|comb_947|Mux16~9_combout ;
wire \cpu|comb_947|Mux16~4_combout ;
wire \cpu|comb_947|Mux16~3_combout ;
wire \cpu|comb_947|Mux16~5_combout ;
wire \cpu|comb_947|Mux16~2_combout ;
wire \cpu|comb_947|Mux16~6_combout ;
wire \cpu|comb_947|Mux16~10_combout ;
wire \cpu|comb_947|Mux16~14_combout ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \cpu|select_A|Q[1]~55_combout ;
wire \cpu|select_A|Q[1]~56_combout ;
wire \cpu|select_A|Q[1]~54_combout ;
wire \cpu|select_A|Q[1]~57_combout ;
wire \cpu|comb_947|Mux15~0_combout ;
wire \cpu|comb_947|Mux15~5_combout ;
wire \cpu|comb_947|Mux15~6_combout ;
wire \cpu|comb_947|Mux15~7_combout ;
wire \cpu|comb_947|Mux15~8_combout ;
wire \cpu|comb_947|Add0~25_combout ;
wire \cpu|comb_947|F~0_combout ;
wire \cpu|comb_947|Mux15~1_combout ;
wire \cpu|comb_947|Mux15~2_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|Mux15~3_combout ;
wire \cpu|comb_947|Mux15~4_combout ;
wire \cpu|comb_947|Mux15~9_combout ;
wire \cpu|comb_947|Mux15~10_combout ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_B|Q[1]~53_combout ;
wire \cpu|select_B|Q[1]~52_combout ;
wire \cpu|select_B|Q[1]~56_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~5_combout ;
wire \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~4_combout ;
wire \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[10].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~3_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~6_combout ;
wire \cpu|comb_947|comb_22|union[0].row|union[15].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[1].row|union[14].unit|comb~0_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~2_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~7_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~1_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~11_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~9_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~8_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~10_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~12_combout ;
wire \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~13_combout ;
wire \cpu|comb_947|Add0~97_combout ;
wire \cpu|comb_947|comb_22|union[14].row|union[0].unit|add|C4~0_combout ;
wire \cpu|comb_947|Add0~98_combout ;
wire \cpu|comb_947|Add0~99_combout ;
wire \cpu|comb_947|Add0~100_combout ;
wire \cpu|comb_947|Add6~29 ;
wire \cpu|comb_947|Add6~30_combout ;
wire \cpu|comb_947|Add0~102_combout ;
wire \cpu|comb_947|Add0~103_combout ;
wire \cpu|comb_947|Add0~101_combout ;
wire \cpu|comb_947|Add0~96 ;
wire \cpu|comb_947|Add0~104_combout ;
wire \cpu|comb_947|Add0~106_combout ;
wire \cpu|comb_947|Mux1~4_combout ;
wire \cpu|comb_947|Add0~107_combout ;
wire \cpu|comb_947|Mux1~5_combout ;
wire \cpu|comb_947|Mux1~6_combout ;
wire \cpu|comb_947|Mux1~7_combout ;
wire \cpu|comb_947|Mux1~8_combout ;
wire \cpu|comb_947|Mux1~9_combout ;
wire \cpu|comb_947|Mux1~10_combout ;
wire \cpu|comb_947|Mux1~2_combout ;
wire \cpu|comb_947|Mux1~3_combout ;
wire \cpu|comb_947|Mux1~11_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|next_micro|next_address[8]~4_combout ;
wire \cpu|next_micro|Add0~7 ;
wire \cpu|next_micro|Add0~9 ;
wire \cpu|next_micro|Add0~11 ;
wire \cpu|next_micro|Add0~13 ;
wire \cpu|next_micro|Add0~15 ;
wire \cpu|next_micro|Add0~16_combout ;
wire \cpu|next_micro|next_address[3]~6_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|next_micro|next_address[7]~3_combout ;
wire \cpu|next_micro|Add0~14_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|next_micro|next_address[6]~2_combout ;
wire \cpu|next_micro|Add0~12_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|next_micro|next_address[5]~1_combout ;
wire \cpu|next_micro|Add0~10_combout ;
wire \cpu|CPIR~combout ;
wire \cpu|CPIR~clkctrl_outclk ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|next_micro|next_address[4]~0_combout ;
wire \cpu|next_micro|Add0~8_combout ;
wire \cpu|next_micro|next_address~9_combout ;
wire \cpu|next_micro|always0~1_combout ;
wire \cpu|next_micro|next_address~8_combout ;
wire \cpu|next_micro|always0~0_combout ;
wire \cpu|next_micro|next_address~7_combout ;
wire \cpu|next_micro|Add0~0_combout ;
wire \cpu|next_micro|next_address~5_combout ;
wire \CLK~combout ;
wire \cpu|make_clock3|i[1]~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [15:0] \cpu|select_RB|Q ;
wire [15:0] \cpu|select_B|Q ;
wire [7:0] \cpu|CPR ;
wire [2:0] \cpu|make_clock3|i ;
wire [15:0] \cpu|select_RA|Q ;
wire [15:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [9:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \cpu|select_A|Q ;
wire [15:0] \cpu|comb_947|F ;
wire [8:0] \cpu|next_micro|next_address ;
wire [63:0] \cpu|ROM1|altsyncram_component|auto_generated|q_a ;

wire [8:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [8:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [17:0] \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [8:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [8:0] \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [17:0] \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [17:0] \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];

assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];

assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [3] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [6] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [7] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [8] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [9] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [10] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [11] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [12] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [13] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [14] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [15] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [10];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [16] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [11];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [17] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [12];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [18] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [13];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [19] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [14];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [20] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [15];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [21] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [16];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [31] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [17];

assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [1];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [2];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [3];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [4];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [5];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [6];

assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [1];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [2];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [3];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [4];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [5];
assign \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [6];

assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [1] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [2] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [4] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [5] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [22] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [23] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [24] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [25] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [26] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [29] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [9];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [30] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [10];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [33] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [11];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [34] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [12];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [35] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [13];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [36] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [14];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [37] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [15];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [38] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [16];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [39] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [17];

assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [0] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [28] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [32] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [40] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [41] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [42] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [43] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [44] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [45] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [46] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [47] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \P_UPCO~output (
	.i(\cpu|make_clock3|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(P_UPCO),
	.obar());
// synopsys translate_off
defparam \P_UPCO~output .bus_hold = "false";
defparam \P_UPCO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \P_RO~output (
	.i(!\cpu|make_clock3|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(P_RO),
	.obar());
// synopsys translate_off
defparam \P_RO~output .bus_hold = "false";
defparam \P_RO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \P_RAMO~output (
	.i(!\cpu|make_clock3|i [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(P_RAMO),
	.obar());
// synopsys translate_off
defparam \P_RAMO~output .bus_hold = "false";
defparam \P_RAMO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \PCO[0]~output (
	.i(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[0]),
	.obar());
// synopsys translate_off
defparam \PCO[0]~output .bus_hold = "false";
defparam \PCO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \PCO[1]~output (
	.i(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[1]),
	.obar());
// synopsys translate_off
defparam \PCO[1]~output .bus_hold = "false";
defparam \PCO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \PCO[2]~output (
	.i(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[2]),
	.obar());
// synopsys translate_off
defparam \PCO[2]~output .bus_hold = "false";
defparam \PCO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \PCO[3]~output (
	.i(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[3]),
	.obar());
// synopsys translate_off
defparam \PCO[3]~output .bus_hold = "false";
defparam \PCO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \PCO[4]~output (
	.i(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[4]),
	.obar());
// synopsys translate_off
defparam \PCO[4]~output .bus_hold = "false";
defparam \PCO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \PCO[5]~output (
	.i(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[5]),
	.obar());
// synopsys translate_off
defparam \PCO[5]~output .bus_hold = "false";
defparam \PCO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \PCO[6]~output (
	.i(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[6]),
	.obar());
// synopsys translate_off
defparam \PCO[6]~output .bus_hold = "false";
defparam \PCO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \PCO[7]~output (
	.i(\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[7]),
	.obar());
// synopsys translate_off
defparam \PCO[7]~output .bus_hold = "false";
defparam \PCO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \PCO[8]~output (
	.i(\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[8]),
	.obar());
// synopsys translate_off
defparam \PCO[8]~output .bus_hold = "false";
defparam \PCO[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \PCO[9]~output (
	.i(\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[9]),
	.obar());
// synopsys translate_off
defparam \PCO[9]~output .bus_hold = "false";
defparam \PCO[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \PCO[10]~output (
	.i(\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[10]),
	.obar());
// synopsys translate_off
defparam \PCO[10]~output .bus_hold = "false";
defparam \PCO[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \PCO[11]~output (
	.i(\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[11]),
	.obar());
// synopsys translate_off
defparam \PCO[11]~output .bus_hold = "false";
defparam \PCO[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \PCO[12]~output (
	.i(\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[12]),
	.obar());
// synopsys translate_off
defparam \PCO[12]~output .bus_hold = "false";
defparam \PCO[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \PCO[13]~output (
	.i(\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[13]),
	.obar());
// synopsys translate_off
defparam \PCO[13]~output .bus_hold = "false";
defparam \PCO[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \PCO[14]~output (
	.i(\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[14]),
	.obar());
// synopsys translate_off
defparam \PCO[14]~output .bus_hold = "false";
defparam \PCO[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \PCO[15]~output (
	.i(\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCO[15]),
	.obar());
// synopsys translate_off
defparam \PCO[15]~output .bus_hold = "false";
defparam \PCO[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \R2O[0]~output (
	.i(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[0]),
	.obar());
// synopsys translate_off
defparam \R2O[0]~output .bus_hold = "false";
defparam \R2O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \R2O[1]~output (
	.i(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[1]),
	.obar());
// synopsys translate_off
defparam \R2O[1]~output .bus_hold = "false";
defparam \R2O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \R2O[2]~output (
	.i(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[2]),
	.obar());
// synopsys translate_off
defparam \R2O[2]~output .bus_hold = "false";
defparam \R2O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \R2O[3]~output (
	.i(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[3]),
	.obar());
// synopsys translate_off
defparam \R2O[3]~output .bus_hold = "false";
defparam \R2O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \R2O[4]~output (
	.i(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[4]),
	.obar());
// synopsys translate_off
defparam \R2O[4]~output .bus_hold = "false";
defparam \R2O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \R2O[5]~output (
	.i(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[5]),
	.obar());
// synopsys translate_off
defparam \R2O[5]~output .bus_hold = "false";
defparam \R2O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \R2O[6]~output (
	.i(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[6]),
	.obar());
// synopsys translate_off
defparam \R2O[6]~output .bus_hold = "false";
defparam \R2O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \R2O[7]~output (
	.i(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[7]),
	.obar());
// synopsys translate_off
defparam \R2O[7]~output .bus_hold = "false";
defparam \R2O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \R2O[8]~output (
	.i(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[8]),
	.obar());
// synopsys translate_off
defparam \R2O[8]~output .bus_hold = "false";
defparam \R2O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \R2O[9]~output (
	.i(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[9]),
	.obar());
// synopsys translate_off
defparam \R2O[9]~output .bus_hold = "false";
defparam \R2O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \R2O[10]~output (
	.i(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[10]),
	.obar());
// synopsys translate_off
defparam \R2O[10]~output .bus_hold = "false";
defparam \R2O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \R2O[11]~output (
	.i(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[11]),
	.obar());
// synopsys translate_off
defparam \R2O[11]~output .bus_hold = "false";
defparam \R2O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \R2O[12]~output (
	.i(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[12]),
	.obar());
// synopsys translate_off
defparam \R2O[12]~output .bus_hold = "false";
defparam \R2O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \R2O[13]~output (
	.i(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[13]),
	.obar());
// synopsys translate_off
defparam \R2O[13]~output .bus_hold = "false";
defparam \R2O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \R2O[14]~output (
	.i(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[14]),
	.obar());
// synopsys translate_off
defparam \R2O[14]~output .bus_hold = "false";
defparam \R2O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \R2O[15]~output (
	.i(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2O[15]),
	.obar());
// synopsys translate_off
defparam \R2O[15]~output .bus_hold = "false";
defparam \R2O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \R6O[0]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[0]),
	.obar());
// synopsys translate_off
defparam \R6O[0]~output .bus_hold = "false";
defparam \R6O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \R6O[1]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[1]),
	.obar());
// synopsys translate_off
defparam \R6O[1]~output .bus_hold = "false";
defparam \R6O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \R6O[2]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[2]),
	.obar());
// synopsys translate_off
defparam \R6O[2]~output .bus_hold = "false";
defparam \R6O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \R6O[3]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[3]),
	.obar());
// synopsys translate_off
defparam \R6O[3]~output .bus_hold = "false";
defparam \R6O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \R6O[4]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[4]),
	.obar());
// synopsys translate_off
defparam \R6O[4]~output .bus_hold = "false";
defparam \R6O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \R6O[5]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[5]),
	.obar());
// synopsys translate_off
defparam \R6O[5]~output .bus_hold = "false";
defparam \R6O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \R6O[6]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[6]),
	.obar());
// synopsys translate_off
defparam \R6O[6]~output .bus_hold = "false";
defparam \R6O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \R6O[7]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[7]),
	.obar());
// synopsys translate_off
defparam \R6O[7]~output .bus_hold = "false";
defparam \R6O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \R6O[8]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[8]),
	.obar());
// synopsys translate_off
defparam \R6O[8]~output .bus_hold = "false";
defparam \R6O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \R6O[9]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[9]),
	.obar());
// synopsys translate_off
defparam \R6O[9]~output .bus_hold = "false";
defparam \R6O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \R6O[10]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[10]),
	.obar());
// synopsys translate_off
defparam \R6O[10]~output .bus_hold = "false";
defparam \R6O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \R6O[11]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[11]),
	.obar());
// synopsys translate_off
defparam \R6O[11]~output .bus_hold = "false";
defparam \R6O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \R6O[12]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[12]),
	.obar());
// synopsys translate_off
defparam \R6O[12]~output .bus_hold = "false";
defparam \R6O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \R6O[13]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[13]),
	.obar());
// synopsys translate_off
defparam \R6O[13]~output .bus_hold = "false";
defparam \R6O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \R6O[14]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[14]),
	.obar());
// synopsys translate_off
defparam \R6O[14]~output .bus_hold = "false";
defparam \R6O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \R6O[15]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R6O[15]),
	.obar());
// synopsys translate_off
defparam \R6O[15]~output .bus_hold = "false";
defparam \R6O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \R7O[0]~output (
	.i(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[0]),
	.obar());
// synopsys translate_off
defparam \R7O[0]~output .bus_hold = "false";
defparam \R7O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \R7O[1]~output (
	.i(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[1]),
	.obar());
// synopsys translate_off
defparam \R7O[1]~output .bus_hold = "false";
defparam \R7O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \R7O[2]~output (
	.i(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[2]),
	.obar());
// synopsys translate_off
defparam \R7O[2]~output .bus_hold = "false";
defparam \R7O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \R7O[3]~output (
	.i(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[3]),
	.obar());
// synopsys translate_off
defparam \R7O[3]~output .bus_hold = "false";
defparam \R7O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \R7O[4]~output (
	.i(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[4]),
	.obar());
// synopsys translate_off
defparam \R7O[4]~output .bus_hold = "false";
defparam \R7O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \R7O[5]~output (
	.i(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[5]),
	.obar());
// synopsys translate_off
defparam \R7O[5]~output .bus_hold = "false";
defparam \R7O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \R7O[6]~output (
	.i(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[6]),
	.obar());
// synopsys translate_off
defparam \R7O[6]~output .bus_hold = "false";
defparam \R7O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \R7O[7]~output (
	.i(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[7]),
	.obar());
// synopsys translate_off
defparam \R7O[7]~output .bus_hold = "false";
defparam \R7O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \R7O[8]~output (
	.i(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[8]),
	.obar());
// synopsys translate_off
defparam \R7O[8]~output .bus_hold = "false";
defparam \R7O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \R7O[9]~output (
	.i(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[9]),
	.obar());
// synopsys translate_off
defparam \R7O[9]~output .bus_hold = "false";
defparam \R7O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \R7O[10]~output (
	.i(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[10]),
	.obar());
// synopsys translate_off
defparam \R7O[10]~output .bus_hold = "false";
defparam \R7O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \R7O[11]~output (
	.i(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[11]),
	.obar());
// synopsys translate_off
defparam \R7O[11]~output .bus_hold = "false";
defparam \R7O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \R7O[12]~output (
	.i(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[12]),
	.obar());
// synopsys translate_off
defparam \R7O[12]~output .bus_hold = "false";
defparam \R7O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \R7O[13]~output (
	.i(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[13]),
	.obar());
// synopsys translate_off
defparam \R7O[13]~output .bus_hold = "false";
defparam \R7O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \R7O[14]~output (
	.i(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[14]),
	.obar());
// synopsys translate_off
defparam \R7O[14]~output .bus_hold = "false";
defparam \R7O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \R7O[15]~output (
	.i(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R7O[15]),
	.obar());
// synopsys translate_off
defparam \R7O[15]~output .bus_hold = "false";
defparam \R7O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \G~input (
	.i(G),
	.ibar(gnd),
	.o(\G~input_o ));
// synopsys translate_off
defparam \G~input .bus_hold = "false";
defparam \G~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \CLK_CONTINUOUS~input (
	.i(CLK_CONTINUOUS),
	.ibar(gnd),
	.o(\CLK_CONTINUOUS~input_o ));
// synopsys translate_off
defparam \CLK_CONTINUOUS~input .bus_hold = "false";
defparam \CLK_CONTINUOUS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \CLK_SINGLESTEP~input (
	.i(CLK_SINGLESTEP),
	.ibar(gnd),
	.o(\CLK_SINGLESTEP~input_o ));
// synopsys translate_off
defparam \CLK_SINGLESTEP~input .bus_hold = "false";
defparam \CLK_SINGLESTEP~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \CLK~0 (
// Equation(s):
// \CLK~0_combout  = (\G~input_o  & (\CLK_CONTINUOUS~input_o )) # (!\G~input_o  & ((\CLK_SINGLESTEP~input_o )))

	.dataa(gnd),
	.datab(\G~input_o ),
	.datac(\CLK_CONTINUOUS~input_o ),
	.datad(\CLK_SINGLESTEP~input_o ),
	.cin(gnd),
	.combout(\CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK~0 .lut_mask = 16'hF3C0;
defparam \CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \cpu|make_clock3|i[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|make_clock3|i [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|make_clock3|i[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|make_clock3|i[1]~clkctrl .clock_type = "global clock";
defparam \cpu|make_clock3|i[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \cpu|next_micro|Add0~0 (
// Equation(s):
// \cpu|next_micro|Add0~0_combout  = \cpu|next_micro|next_address [0] $ (VCC)
// \cpu|next_micro|Add0~1  = CARRY(\cpu|next_micro|next_address [0])

	.dataa(gnd),
	.datab(\cpu|next_micro|next_address [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|next_micro|Add0~0_combout ),
	.cout(\cpu|next_micro|Add0~1 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~0 .lut_mask = 16'h33CC;
defparam \cpu|next_micro|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \cpu|next_micro|Add0~2 (
// Equation(s):
// \cpu|next_micro|Add0~2_combout  = (\cpu|next_micro|next_address [1] & (!\cpu|next_micro|Add0~1 )) # (!\cpu|next_micro|next_address [1] & ((\cpu|next_micro|Add0~1 ) # (GND)))
// \cpu|next_micro|Add0~3  = CARRY((!\cpu|next_micro|Add0~1 ) # (!\cpu|next_micro|next_address [1]))

	.dataa(\cpu|next_micro|next_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~1 ),
	.combout(\cpu|next_micro|Add0~2_combout ),
	.cout(\cpu|next_micro|Add0~3 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~2 .lut_mask = 16'h5A5F;
defparam \cpu|next_micro|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \cpu|next_micro|Add0~4 (
// Equation(s):
// \cpu|next_micro|Add0~4_combout  = (\cpu|next_micro|next_address [2] & (\cpu|next_micro|Add0~3  $ (GND))) # (!\cpu|next_micro|next_address [2] & (!\cpu|next_micro|Add0~3  & VCC))
// \cpu|next_micro|Add0~5  = CARRY((\cpu|next_micro|next_address [2] & !\cpu|next_micro|Add0~3 ))

	.dataa(\cpu|next_micro|next_address [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~3 ),
	.combout(\cpu|next_micro|Add0~4_combout ),
	.cout(\cpu|next_micro|Add0~5 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~4 .lut_mask = 16'hA50A;
defparam \cpu|next_micro|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \cpu|next_micro|Add0~6 (
// Equation(s):
// \cpu|next_micro|Add0~6_combout  = (\cpu|next_micro|next_address [3] & (!\cpu|next_micro|Add0~5 )) # (!\cpu|next_micro|next_address [3] & ((\cpu|next_micro|Add0~5 ) # (GND)))
// \cpu|next_micro|Add0~7  = CARRY((!\cpu|next_micro|Add0~5 ) # (!\cpu|next_micro|next_address [3]))

	.dataa(gnd),
	.datab(\cpu|next_micro|next_address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~5 ),
	.combout(\cpu|next_micro|Add0~6_combout ),
	.cout(\cpu|next_micro|Add0~7 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~6 .lut_mask = 16'h3C3F;
defparam \cpu|next_micro|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\cpu|next_micro|next_address [8],\cpu|next_micro|next_address [7],\cpu|next_micro|next_address [6],\cpu|next_micro|next_address [5],\cpu|next_micro|next_address [4],\cpu|next_micro|next_address [3],\cpu|next_micro|next_address [2],\cpu|next_micro|next_address [1],
\cpu|next_micro|next_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "rom.mif";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ALTSYNCRAM";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 511;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 512;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 64;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = 1024'h00000000000000000000000000000000000000000000000000000000000000000000C20000000000000000000000000000000000000000000000000000C20130800C60830801FA4000000000000000000000000000000000000000000000030804C20031880C2047E940C2000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h0000030804C20031800C2047E940C20000000000000000000000000000000000000000000000000000000000000C20130801FA0000000000000000000000000000000000000000000000000000C20130801020830801FA4000000000000000000000000000000000000000000000000000C20130800C2047E940C20000000000000000000000000000000000000000000000000000000000000C20130801423000000000000000000000000000000000000000000000000000000000000C20130801422000000000000000000000000000000000000000000000000000000000000000030804C200000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000030804C20031F00C3B000000000000000000000000000000000000000000000000000000030804C20031F00C3A000000000000000000000000000000000000000000000000000000030804C20031F00C39000000000000000000000000000000000000000000000000000000030804C20031880C60000000000000000000000000000000000000000000000000000000000000C20130800C62000000000000000000000000000000000000000000000000000000000000C20130801829000000000000000000000000000000000000000000000000000000000000C2013080142B000000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h000C2013080142A000000000000000000000000000000000000000000000000000000000000C20130801431000000000000000000000000000000000000000000000000000000000000C20130801830000000000000000000000000000000000000000000000000000000000000C2013080182F000000000000000000000000000000000000000000000000000000000000C2013080182E000000000000000000000000000000000000000000000000000000030804C20030810C22000000000000000000000000000000000000000000000000000000030804C20060820C22000000000000000000000000000000000000000000000000000000030804C2003;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0810C22000000000000000000000000000000000000000000000000000000030804C20050820C22000000000000000000000000000000000000000000000000000000000000C20130801823000000000000000000000000000000000000000000000000000000000000C20130801420000000000000000000000000000000000000000000000000000000000000C20130801038000000000000000000000000000000000000000000000000000000000000C20130801037000000000000000000000000000000000000000000000000000000000000C20130801822000000000000000000000000000000000000000000000000000000000000C20131900C208;
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \cpu|CPPC (
// Equation(s):
// \cpu|CPPC~combout  = LCELL((!\cpu|make_clock3|i [1] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [30]))

	.dataa(gnd),
	.datab(\cpu|make_clock3|i [1]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\cpu|CPPC~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPPC .lut_mask = 16'h3300;
defparam \cpu|CPPC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \cpu|CPPC~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPPC~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPPC~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPPC~clkctrl .clock_type = "global clock";
defparam \cpu|CPPC~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \cpu|comb_947|Mux11~7 (
// Equation(s):
// \cpu|comb_947|Mux11~7_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [24])))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~7 .lut_mask = 16'hA001;
defparam \cpu|comb_947|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\cpu|next_micro|next_address [8],\cpu|next_micro|next_address [7],\cpu|next_micro|next_address [6],\cpu|next_micro|next_address [5],\cpu|next_micro|next_address [4],\cpu|next_micro|next_address [3],\cpu|next_micro|next_address [2],\cpu|next_micro|next_address [1],
\cpu|next_micro|next_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "rom.mif";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ALTSYNCRAM";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 511;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 512;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 64;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = 1024'h00000000000000000000000000000000000000000000000000000000000000000002001F00000000000000000000000000000000000000000000000002001E8E07A501E903FA40FE0000000000000000000000000000000000000000000008007A381EDE07A781E903FA40FE0000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h000008007A381E90062781E903FA40FE00000000000000000000000000000000000000000000000000000000002001E8E07A401800000000000000000000000000000000000000000000000002001E8E07A501E903FA40FE00000000000000000000000000000000000000000000000002001E8E07A4018903FA40FE00000000000000000000000000000000000000000000000000000000002001E8E07AC01800000000000000000000000000000000000000000000000000000000002001E8E07AC0180000000000000000000000000000000000000000000000000000000000000008007A381E000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h0000008007A381EBE07A40080000000000000000000000000000000000000000000000000000008007A381EBE07A40080000000000000000000000000000000000000000000000000000008007A381EBE07A40080000000000000000000000000000000000000000000000000000008007A381ECE07A401800000000000000000000000000000000000000000000000000000000002001E8E07B781E00000000000000000000000000000000000000000000000000000000002001E8E07A400800000000000000000000000000000000000000000000000000000000002001E8E07A401800000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h002001E8E07A401800000000000000000000000000000000000000000000000000000000002001E8E07A401800000000000000000000000000000000000000000000000000000000002001E8E07A400800000000000000000000000000000000000000000000000000000000002001E8E07A400800000000000000000000000000000000000000000000000000000000002001E8E07A40080000000000000000000000000000000000000000000000000000008007A381E9007240080000000000000000000000000000000000000000000000000000008007A381E9017A40080000000000000000000000000000000000000000000000000000008007A381E9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h006AC0180000000000000000000000000000000000000000000000000000008007A381E9407AC01800000000000000000000000000000000000000000000000000000000002001E8E07A400800000000000000000000000000000000000000000000000000000000002001E8E07A400800000000000000000000000000000000000000000000000000000000002001E8E07B001800000000000000000000000000000000000000000000000000000000002001E8E07A600600000000000000000000000000000000000000000000000000000000002001E8E07A400800000000000000000000000000000000000000000000000000000000002001E8E07A101E;
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \cpu|select_A|Q[0]~41 (
// Equation(s):
// \cpu|select_A|Q[0]~41_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [16])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & 
// ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18])))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~41 .lut_mask = 16'h330F;
defparam \cpu|select_A|Q[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \OPEN~input (
	.i(OPEN),
	.ibar(gnd),
	.o(\OPEN~input_o ));
// synopsys translate_off
defparam \OPEN~input .bus_hold = "false";
defparam \OPEN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \cpu|select_A|Q[1]~53 (
// Equation(s):
// \cpu|select_A|Q[1]~53_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] 
// & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~53 .lut_mask = 16'h6020;
defparam \cpu|select_A|Q[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \cpu|wren_RAM (
// Equation(s):
// \cpu|wren_RAM~combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [5] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\cpu|wren_RAM~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wren_RAM .lut_mask = 16'h3300;
defparam \cpu|wren_RAM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \cpu|rden_RAM (
// Equation(s):
// \cpu|rden_RAM~combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [5] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\cpu|rden_RAM~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rden_RAM .lut_mask = 16'h00CC;
defparam \cpu|rden_RAM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X10_Y8_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'h8888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hC8C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hFC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCC88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h5A5A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 .lut_mask = 16'hFF04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .lut_mask = 16'hC000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 .lut_mask = 16'hA000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'h33CC;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h7204;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'hD2F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h22F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hFC20;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hE2AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h002A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hDC10;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h2000;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h5500;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hA800;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h003F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hF444;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h4C50;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hC0FF;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hD5C0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hF444;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC3C3;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hC0EA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12 .lut_mask = 16'hFF80;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13 .lut_mask = 16'hFF20;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .lut_mask = 16'hC30C;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .lut_mask = 16'hA50A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .lut_mask = 16'hA50A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .lut_mask = 16'h5A5F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .lut_mask = 16'hA50A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .lut_mask = 16'h5A5A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .lut_mask = 16'hF0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h0C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .lut_mask = 16'h50D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hC0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFAA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hF0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hDCDC;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'h0564;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'hFA26;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'hC9C9;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h5540;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'hCCCD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'hFF30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'hF2E8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h310F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'h8044;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'hAF04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hF0F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'h88F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hFF01;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h000E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0E0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .lut_mask = 16'hFAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hAEAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hF044;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h50F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'hC001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hF2F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hFC0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .lut_mask = 16'hFFFB;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hC3C3;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .lut_mask = 16'hBF40;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N15
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'hDC50;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N7
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y7_N9
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h0005;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hF800;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h3C3C;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h0C0E;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h0080;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h4540;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 .lut_mask = 16'h37C8;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h80C0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0202;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'hFFEC;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h00AC;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h5444;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'h8A14;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .lut_mask = 16'hC2A8;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h00AC;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \cpu|make_clock3|i[0]~2 (
// Equation(s):
// \cpu|make_clock3|i[0]~2_combout  = !\cpu|make_clock3|i [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|make_clock3|i [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|make_clock3|i[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock3|i[0]~2 .lut_mask = 16'h0F0F;
defparam \cpu|make_clock3|i[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \cpu|make_clock3|i[0] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock3|i[0]~2_combout ),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock3|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock3|i[0] .is_wysiwyg = "true";
defparam \cpu|make_clock3|i[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \cpu|make_clock3|i[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|make_clock3|i [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|make_clock3|i[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|make_clock3|i[0]~clkctrl .clock_type = "global clock";
defparam \cpu|make_clock3|i[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\cpu|next_micro|next_address [8],\cpu|next_micro|next_address [7],\cpu|next_micro|next_address [6],\cpu|next_micro|next_address [5],\cpu|next_micro|next_address [4],\cpu|next_micro|next_address [3],\cpu|next_micro|next_address [2],\cpu|next_micro|next_address [1],
\cpu|next_micro|next_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rom.mif";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ALTSYNCRAM";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000C00010000C00010000000000000000000000000000000000000000000000000000030000400010000400030000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000000030000400010000400030000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000C00010000C00010000000000000000000000000000000000000000000000000000000000C00010000400030000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000000000C0001000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000030000400010000000000000000000000000000000000000000000000000000000000000030000400010000000000000000000000000000000000000000000000000000000000000030000400010000000000000000000000000000000000000000000000000000000000000030000400010000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000000000C000100000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000C00010000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000030000400030000000000000000000000000000000000000000000000000000000000000030000400030000000000000000000000000000000000000000000000000000000000000030;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000400030000000000000000000000000000000000000000000000000000000000000030000400030000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000000000C00010000000000000000000000000000000000000000000000000000000000000000000C0001000000000000000000000000000000000000000000000000000000000000001000040005;
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \cpu|CPMAR (
// Equation(s):
// \cpu|CPMAR~combout  = LCELL((!\cpu|make_clock3|i [1] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [28]))

	.dataa(gnd),
	.datab(\cpu|make_clock3|i [1]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\cpu|CPMAR~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPMAR .lut_mask = 16'h3300;
defparam \cpu|CPMAR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \cpu|CPMAR~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPMAR~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPMAR~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPMAR~clkctrl .clock_type = "global clock";
defparam \cpu|CPMAR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~2 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~2_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~2 .lut_mask = 16'h0030;
defparam \cpu|select_B|three_two_translator|15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~0 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~0_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~0 .lut_mask = 16'h3000;
defparam \cpu|select_A|three_two_translator|15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~1 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~1 .lut_mask = 16'hC000;
defparam \cpu|select_A|three_two_translator|15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [8]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \cpu|select_A|Q[8]~22 (
// Equation(s):
// \cpu|select_A|Q[8]~22_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_A|three_two_translator|15~1_combout  & \cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8]~22 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \cpu|select_control_RA[3]~21 (
// Equation(s):
// \cpu|select_control_RA[3]~21_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~21 .lut_mask = 16'hA000;
defparam \cpu|select_control_RA[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_947|F [1]),
	.asdata(vcc),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [3]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \cpu|select_A|Q[3]~44 (
// Equation(s):
// \cpu|select_A|Q[3]~44_combout  = (\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~44 .lut_mask = 16'h8000;
defparam \cpu|select_A|Q[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \cpu|comb_947|WideOr1~0 (
// Equation(s):
// \cpu|comb_947|WideOr1~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] $ 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_947|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|WideOr1~0 .lut_mask = 16'h0048;
defparam \cpu|comb_947|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \cpu|comb_947|shift_direction~0 (
// Equation(s):
// \cpu|comb_947|shift_direction~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] $ 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_947|shift_direction~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|shift_direction~0 .lut_mask = 16'h0048;
defparam \cpu|comb_947|shift_direction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \cpu|comb_947|shift_direction~1 (
// Equation(s):
// \cpu|comb_947|shift_direction~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]) # (!\cpu|comb_947|shift_direction~0_combout )

	.dataa(gnd),
	.datab(\cpu|comb_947|shift_direction~0_combout ),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_947|shift_direction~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|shift_direction~1 .lut_mask = 16'hFF33;
defparam \cpu|comb_947|shift_direction~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \cpu|comb_947|shift_direction (
// Equation(s):
// \cpu|comb_947|shift_direction~combout  = (\cpu|comb_947|WideOr1~0_combout  & ((\cpu|comb_947|shift_direction~1_combout ))) # (!\cpu|comb_947|WideOr1~0_combout  & (\cpu|comb_947|shift_direction~combout ))

	.dataa(gnd),
	.datab(\cpu|comb_947|WideOr1~0_combout ),
	.datac(\cpu|comb_947|shift_direction~combout ),
	.datad(\cpu|comb_947|shift_direction~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|shift_direction~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|shift_direction .lut_mask = 16'hFC30;
defparam \cpu|comb_947|shift_direction .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \cpu|comb_947|Mux11~2 (
// Equation(s):
// \cpu|comb_947|Mux11~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & \cpu|comb_947|shift_direction~combout ))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|comb_947|shift_direction~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~2 .lut_mask = 16'hFCF0;
defparam \cpu|comb_947|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \cpu|comb_947|Mux11~0 (
// Equation(s):
// \cpu|comb_947|Mux11~0_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~0 .lut_mask = 16'h3300;
defparam \cpu|comb_947|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~8 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~8_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~8 .lut_mask = 16'hF000;
defparam \cpu|select_B|three_two_translator|15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \cpu|comb_947|Mux16~11 (
// Equation(s):
// \cpu|comb_947|Mux16~11_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~11 .lut_mask = 16'h0055;
defparam \cpu|comb_947|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \cpu|comb_947|Mux11~4 (
// Equation(s):
// \cpu|comb_947|Mux11~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & \cpu|comb_947|Mux16~11_combout )))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|comb_947|Mux16~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~4 .lut_mask = 16'hA7A5;
defparam \cpu|comb_947|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~0 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~0 .lut_mask = 16'hC000;
defparam \cpu|select_B|three_two_translator|15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~7 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~7_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~7 .lut_mask = 16'h3030;
defparam \cpu|select_B|three_two_translator|15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [5]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \cpu|select_B|Q[5]~33 (
// Equation(s):
// \cpu|select_B|Q[5]~33_combout  = (\cpu|select_B|three_two_translator|15~0_combout  & ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_B|three_two_translator|15~7_combout  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|select_B|three_two_translator|15~7_combout  & ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_B|three_two_translator|15~0_combout ),
	.datab(\cpu|select_B|three_two_translator|15~7_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[5]~33 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [5]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [6]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [7]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~3 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~3_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~3 .lut_mask = 16'h0044;
defparam \cpu|select_A|three_two_translator|15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \cpu|select_control_RA[3]~20 (
// Equation(s):
// \cpu|select_control_RA[3]~20_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~20 .lut_mask = 16'h00F0;
defparam \cpu|select_control_RA[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \cpu|select_control_RA[1]~7 (
// Equation(s):
// \cpu|select_control_RA[1]~7_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~7 .lut_mask = 16'h5000;
defparam \cpu|select_control_RA[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \cpu|select_control_RA[5]~26 (
// Equation(s):
// \cpu|select_control_RA[5]~26_combout  = (\cpu|select_control_RB[4]~30_combout  & ((\cpu|select_control_RA[3]~20_combout ) # ((\cpu|select_control_RA[1]~7_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [12])))) # 
// (!\cpu|select_control_RB[4]~30_combout  & (((\cpu|select_control_RA[1]~7_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\cpu|select_control_RB[4]~30_combout ),
	.datab(\cpu|select_control_RA[3]~20_combout ),
	.datac(\cpu|select_control_RA[1]~7_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~26 .lut_mask = 16'hF888;
defparam \cpu|select_control_RA[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \cpu|CPR_PO (
// Equation(s):
// \cpu|CPR_PO~combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [38] & !\cpu|make_clock3|i [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [38]),
	.datad(\cpu|make_clock3|i [1]),
	.cin(gnd),
	.combout(\cpu|CPR_PO~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR_PO .lut_mask = 16'h00F0;
defparam \cpu|CPR_PO .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \cpu|CPR[5]~11 (
// Equation(s):
// \cpu|CPR[5]~11_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|CPR[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~11 .lut_mask = 16'h0F00;
defparam \cpu|CPR[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \cpu|select_control_RB[2]~14 (
// Equation(s):
// \cpu|select_control_RB[2]~14_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~14 .lut_mask = 16'h5500;
defparam \cpu|select_control_RB[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \cpu|CPR[3]~10 (
// Equation(s):
// \cpu|CPR[3]~10_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [34] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [33] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [37]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|CPR[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~10 .lut_mask = 16'h8080;
defparam \cpu|CPR[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \cpu|CPR[3]~20 (
// Equation(s):
// \cpu|CPR[3]~20_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & (\cpu|CPR[5]~11_combout  & (\cpu|select_control_RB[2]~14_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & ((\cpu|CPR[3]~10_combout ) # 
// ((\cpu|CPR[5]~11_combout  & \cpu|select_control_RB[2]~14_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datab(\cpu|CPR[5]~11_combout ),
	.datac(\cpu|select_control_RB[2]~14_combout ),
	.datad(\cpu|CPR[3]~10_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~20 .lut_mask = 16'hD5C0;
defparam \cpu|CPR[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \cpu|select_control_RA[1]~0 (
// Equation(s):
// \cpu|select_control_RA[1]~0_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~0 .lut_mask = 16'h3030;
defparam \cpu|select_control_RA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \cpu|CPR[7]~13 (
// Equation(s):
// \cpu|CPR[7]~13_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [37]))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(gnd),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~13 .lut_mask = 16'hA000;
defparam \cpu|CPR[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \cpu|CPR[6]~8 (
// Equation(s):
// \cpu|CPR[6]~8_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [37])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6]~8 .lut_mask = 16'h00F0;
defparam \cpu|CPR[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \cpu|CPR[3]~21 (
// Equation(s):
// \cpu|CPR[3]~21_combout  = (\cpu|select_control_RA[1]~0_combout  & ((\cpu|CPR[6]~8_combout ) # ((!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|CPR[7]~13_combout )))) # (!\cpu|select_control_RA[1]~0_combout  & 
// (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|CPR[7]~13_combout )))

	.dataa(\cpu|select_control_RA[1]~0_combout ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|CPR[7]~13_combout ),
	.datad(\cpu|CPR[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~21 .lut_mask = 16'hBA30;
defparam \cpu|CPR[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \cpu|CPR[3] (
// Equation(s):
// \cpu|CPR [3] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[3]~20_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[3]~21_combout ))))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[3]~20_combout ),
	.datac(\cpu|CPR[3]~21_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR [3]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3] .lut_mask = 16'h88A0;
defparam \cpu|CPR[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \cpu|CPR[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[3]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \cpu|select_control_RA[4]~3 (
// Equation(s):
// \cpu|select_control_RA[4]~3_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~3 .lut_mask = 16'h0022;
defparam \cpu|select_control_RA[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \cpu|select_control_RA[4]~4 (
// Equation(s):
// \cpu|select_control_RA[4]~4_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~4 .lut_mask = 16'h0C0C;
defparam \cpu|select_control_RA[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \cpu|select_control_RA[4]~16 (
// Equation(s):
// \cpu|select_control_RA[4]~16_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (\cpu|select_control_RA[4]~3_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (((!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & 
// \cpu|select_control_RA[4]~4_combout ))))

	.dataa(\cpu|select_control_RA[4]~3_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[4]~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~16 .lut_mask = 16'h8B88;
defparam \cpu|select_control_RA[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \cpu|select_control_RA[4]~17 (
// Equation(s):
// \cpu|select_control_RA[4]~17_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~17 .lut_mask = 16'h0004;
defparam \cpu|select_control_RA[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \cpu|select_control_RA[4]~18 (
// Equation(s):
// \cpu|select_control_RA[4]~18_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [10] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~18 .lut_mask = 16'h1000;
defparam \cpu|select_control_RA[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \cpu|select_control_RA[4]~19 (
// Equation(s):
// \cpu|select_control_RA[4]~19_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (((\cpu|select_control_RA[4]~17_combout ) # (\cpu|select_control_RA[4]~18_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// (\cpu|select_control_RA[4]~16_combout ))

	.dataa(\cpu|select_control_RA[4]~16_combout ),
	.datab(\cpu|select_control_RA[4]~17_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\cpu|select_control_RA[4]~18_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~19 .lut_mask = 16'hFACA;
defparam \cpu|select_control_RA[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \cpu|CPR[4]~25 (
// Equation(s):
// \cpu|CPR[4]~25_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|select_control_RA[4]~3_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (((\cpu|select_control_RA[4]~4_combout  & 
// !\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[4]~3_combout ),
	.datab(\cpu|select_control_RA[4]~4_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4]~25 .lut_mask = 16'hAA0C;
defparam \cpu|CPR[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \cpu|CPR[4]~23 (
// Equation(s):
// \cpu|CPR[4]~23_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [33] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [34])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\cpu|CPR[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4]~23 .lut_mask = 16'h0020;
defparam \cpu|CPR[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \cpu|CPR[4]~24 (
// Equation(s):
// \cpu|CPR[4]~24_combout  = (\cpu|CPR[4]~23_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[4]~30_combout )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datab(\cpu|CPR[4]~23_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[4]~30_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4]~24 .lut_mask = 16'hCDCC;
defparam \cpu|CPR[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \cpu|CPR[4] (
// Equation(s):
// \cpu|CPR [4] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[4]~24_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[4]~25_combout )))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[4]~25_combout ),
	.datac(\cpu|CPR[4]~24_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR [4]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4] .lut_mask = 16'hA088;
defparam \cpu|CPR[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \cpu|select_control_RA[3]~23 (
// Equation(s):
// \cpu|select_control_RA[3]~23_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~23 .lut_mask = 16'h0020;
defparam \cpu|select_control_RA[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \cpu|select_control_RA[3]~24 (
// Equation(s):
// \cpu|select_control_RA[3]~24_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~24 .lut_mask = 16'h0800;
defparam \cpu|select_control_RA[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \cpu|select_control_RA[3]~22 (
// Equation(s):
// \cpu|select_control_RA[3]~22_combout  = (\cpu|select_control_RA[3]~21_combout  & (((\cpu|select_control_RA[3]~20_combout  & \cpu|select_control_RB[2]~14_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]))) # 
// (!\cpu|select_control_RA[3]~21_combout  & (\cpu|select_control_RA[3]~20_combout  & (\cpu|select_control_RB[2]~14_combout )))

	.dataa(\cpu|select_control_RA[3]~21_combout ),
	.datab(\cpu|select_control_RA[3]~20_combout ),
	.datac(\cpu|select_control_RB[2]~14_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~22 .lut_mask = 16'hC0EA;
defparam \cpu|select_control_RA[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \cpu|select_control_RA[3]~25 (
// Equation(s):
// \cpu|select_control_RA[3]~25_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (((\cpu|select_control_RA[3]~22_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & ((\cpu|select_control_RA[3]~23_combout ) # 
// ((\cpu|select_control_RA[3]~24_combout ))))

	.dataa(\cpu|select_control_RA[3]~23_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|select_control_RA[3]~24_combout ),
	.datad(\cpu|select_control_RA[3]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~25 .lut_mask = 16'hFE32;
defparam \cpu|select_control_RA[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \cpu|select_RA|Q[10]~21 (
// Equation(s):
// \cpu|select_RA|Q[10]~21_combout  = (\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[3]~25_combout ) # ((\cpu|select_control_RA[4]~19_combout  & \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RA[4]~19_combout  & (\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[4]~19_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[3]~25_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~21 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \cpu|select_control_RA[2]~2 (
// Equation(s):
// \cpu|select_control_RA[2]~2_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~2 .lut_mask = 16'h00CC;
defparam \cpu|select_control_RA[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \cpu|select_control_RA[2]~1 (
// Equation(s):
// \cpu|select_control_RA[2]~1_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~1 .lut_mask = 16'h0300;
defparam \cpu|select_control_RA[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \cpu|CPR[2]~4 (
// Equation(s):
// \cpu|CPR[2]~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|select_control_RA[2]~2_combout  & ((!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & 
// (((\cpu|select_control_RA[2]~1_combout ))))

	.dataa(\cpu|select_control_RA[2]~2_combout ),
	.datab(\cpu|select_control_RA[2]~1_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|CPR[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[2]~4 .lut_mask = 16'h0CAC;
defparam \cpu|CPR[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \cpu|CPR[2]~2 (
// Equation(s):
// \cpu|CPR[2]~2_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [33] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & \cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [34])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\cpu|CPR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[2]~2 .lut_mask = 16'h1000;
defparam \cpu|CPR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \cpu|CPR[2]~3 (
// Equation(s):
// \cpu|CPR[2]~3_combout  = (\cpu|CPR[2]~2_combout ) # ((\cpu|select_control_RB[2]~14_combout  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|CPR[2]~2_combout ),
	.datab(\cpu|select_control_RB[2]~14_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|CPR[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[2]~3 .lut_mask = 16'hAAAE;
defparam \cpu|CPR[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \cpu|CPR[2] (
// Equation(s):
// \cpu|CPR [2] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[2]~3_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[2]~4_combout )))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[2]~4_combout ),
	.datac(\cpu|CPR[2]~3_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR [2]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[2] .lut_mask = 16'hA088;
defparam \cpu|CPR[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \cpu|CPR[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[2]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \cpu|CPR[1]~16 (
// Equation(s):
// \cpu|CPR[1]~16_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [33] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [34])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\cpu|CPR[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1]~16 .lut_mask = 16'h0040;
defparam \cpu|CPR[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \cpu|CPR[1]~17 (
// Equation(s):
// \cpu|CPR[1]~17_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[1]~16_combout ) # ((\cpu|select_control_RB[1]~0_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]))))

	.dataa(\cpu|select_control_RB[1]~0_combout ),
	.datab(\cpu|CPR[1]~16_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1]~17 .lut_mask = 16'hCE00;
defparam \cpu|CPR[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \cpu|select_control_RB[1]~3 (
// Equation(s):
// \cpu|select_control_RB[1]~3_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~3 .lut_mask = 16'h0022;
defparam \cpu|select_control_RB[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \cpu|CPR[1]~18 (
// Equation(s):
// \cpu|CPR[1]~18_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (((\cpu|select_control_RB[1]~3_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & 
// ((\cpu|select_control_RA[1]~0_combout ))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[1]~3_combout ),
	.datac(\cpu|select_control_RA[1]~0_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1]~18 .lut_mask = 16'hCC50;
defparam \cpu|CPR[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \cpu|CPR[1] (
// Equation(s):
// \cpu|CPR [1] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|CPR[1]~17_combout ) # ((\cpu|CPR[1]~18_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [36])))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[1]~17_combout ),
	.datac(\cpu|CPR[1]~18_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR [1]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1] .lut_mask = 16'h88A8;
defparam \cpu|CPR[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \cpu|CPR[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[1]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \cpu|select_control_RA[2]~13 (
// Equation(s):
// \cpu|select_control_RA[2]~13_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~13 .lut_mask = 16'h0002;
defparam \cpu|select_control_RA[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \cpu|select_control_RA[2]~14 (
// Equation(s):
// \cpu|select_control_RA[2]~14_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [10] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~14 .lut_mask = 16'h0020;
defparam \cpu|select_control_RA[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \cpu|select_control_RA[2]~12 (
// Equation(s):
// \cpu|select_control_RA[2]~12_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[2]~2_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & 
// (((\cpu|select_control_RA[2]~1_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\cpu|select_control_RA[2]~1_combout ),
	.datad(\cpu|select_control_RA[2]~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~12 .lut_mask = 16'h7430;
defparam \cpu|select_control_RA[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \cpu|select_control_RA[2]~15 (
// Equation(s):
// \cpu|select_control_RA[2]~15_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & ((\cpu|select_control_RA[2]~13_combout ) # ((\cpu|select_control_RA[2]~14_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// (((\cpu|select_control_RA[2]~12_combout ))))

	.dataa(\cpu|select_control_RA[2]~13_combout ),
	.datab(\cpu|select_control_RA[2]~14_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\cpu|select_control_RA[2]~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~15 .lut_mask = 16'hEFE0;
defparam \cpu|select_control_RA[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \cpu|select_RA|Q[10]~20 (
// Equation(s):
// \cpu|select_RA|Q[10]~20_combout  = (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|select_control_RA[1]~11_combout  & (\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|select_control_RA[1]~11_combout ),
	.datab(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~20 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \cpu|select_RA|Q[10]~22 (
// Equation(s):
// \cpu|select_RA|Q[10]~22_combout  = (\cpu|select_RA|Q[10]~21_combout ) # (\cpu|select_RA|Q[10]~20_combout )

	.dataa(\cpu|select_RA|Q[10]~21_combout ),
	.datab(gnd),
	.datac(\cpu|select_RA|Q[10]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~22 .lut_mask = 16'hFAFA;
defparam \cpu|select_RA|Q[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \cpu|select_control_RA[6]~35 (
// Equation(s):
// \cpu|select_control_RA[6]~35_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [10] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~35 .lut_mask = 16'h2000;
defparam \cpu|select_control_RA[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \cpu|select_control_RA[6]~34 (
// Equation(s):
// \cpu|select_control_RA[6]~34_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~34 .lut_mask = 16'h0008;
defparam \cpu|select_control_RA[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \cpu|select_control_RA[6]~5 (
// Equation(s):
// \cpu|select_control_RA[6]~5_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~5 .lut_mask = 16'h0088;
defparam \cpu|select_control_RA[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \cpu|select_control_RA[6]~33 (
// Equation(s):
// \cpu|select_control_RA[6]~33_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (\cpu|select_control_RA[6]~5_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (((\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & 
// \cpu|select_control_RA[4]~4_combout ))))

	.dataa(\cpu|select_control_RA[6]~5_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[4]~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~33 .lut_mask = 16'hB888;
defparam \cpu|select_control_RA[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \cpu|select_control_RA[6]~36 (
// Equation(s):
// \cpu|select_control_RA[6]~36_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & ((\cpu|select_control_RA[6]~35_combout ) # ((\cpu|select_control_RA[6]~34_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// (((\cpu|select_control_RA[6]~33_combout ))))

	.dataa(\cpu|select_control_RA[6]~35_combout ),
	.datab(\cpu|select_control_RA[6]~34_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\cpu|select_control_RA[6]~33_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~36 .lut_mask = 16'hEFE0;
defparam \cpu|select_control_RA[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \cpu|CPR[6]~6 (
// Equation(s):
// \cpu|CPR[6]~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [33] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & \cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [34])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\cpu|CPR[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6]~6 .lut_mask = 16'h2000;
defparam \cpu|CPR[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \cpu|CPR[6]~7 (
// Equation(s):
// \cpu|CPR[6]~7_combout  = (\cpu|CPR[6]~6_combout ) # ((\cpu|select_control_RB[6]~21_combout  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|CPR[6]~6_combout ),
	.datab(\cpu|select_control_RB[6]~21_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|CPR[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6]~7 .lut_mask = 16'hAAAE;
defparam \cpu|CPR[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \cpu|CPR[6]~32 (
// Equation(s):
// \cpu|CPR[6]~32_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|select_control_RA[6]~5_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (((\cpu|select_control_RA[4]~4_combout  & 
// \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[6]~5_combout ),
	.datab(\cpu|select_control_RA[4]~4_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6]~32 .lut_mask = 16'hAAC0;
defparam \cpu|CPR[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \cpu|CPR[6] (
// Equation(s):
// \cpu|CPR [6] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[6]~7_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[6]~32_combout ))))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[6]~7_combout ),
	.datac(\cpu|CPR[6]~32_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR [6]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6] .lut_mask = 16'h88A0;
defparam \cpu|CPR[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \cpu|CPR[7]~12 (
// Equation(s):
// \cpu|CPR[7]~12_combout  = (\cpu|select_control_RB[6]~21_combout  & ((\cpu|CPR[5]~11_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & \cpu|CPR[3]~10_combout )))) # (!\cpu|select_control_RB[6]~21_combout  & 
// (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & \cpu|CPR[3]~10_combout ))))

	.dataa(\cpu|select_control_RB[6]~21_combout ),
	.datab(\cpu|CPR[5]~11_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datad(\cpu|CPR[3]~10_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~12 .lut_mask = 16'hF888;
defparam \cpu|CPR[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \cpu|CPR[7]~14 (
// Equation(s):
// \cpu|CPR[7]~14_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|CPR[7]~13_combout ) # ((\cpu|select_control_RA[5]~6_combout  & \cpu|CPR[6]~8_combout )))) # (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RA[5]~6_combout  
// & ((\cpu|CPR[6]~8_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[5]~6_combout ),
	.datac(\cpu|CPR[7]~13_combout ),
	.datad(\cpu|CPR[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~14 .lut_mask = 16'hECA0;
defparam \cpu|CPR[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \cpu|CPR[7] (
// Equation(s):
// \cpu|CPR [7] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[7]~12_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[7]~14_combout ))))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[7]~12_combout ),
	.datac(\cpu|CPR[7]~14_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR [7]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7] .lut_mask = 16'h88A0;
defparam \cpu|CPR[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \cpu|select_RA|Q[10]~23 (
// Equation(s):
// \cpu|select_RA|Q[10]~23_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RA[6]~36_combout  & \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|select_control_RA[6]~36_combout  & (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~23 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \cpu|CPR[5]~27 (
// Equation(s):
// \cpu|CPR[5]~27_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [33] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [34])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\cpu|CPR[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~27 .lut_mask = 16'h0080;
defparam \cpu|CPR[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \cpu|CPR[5]~28 (
// Equation(s):
// \cpu|CPR[5]~28_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[5]~27_combout ) # ((\cpu|CPR[5]~11_combout  & \cpu|select_control_RB[4]~30_combout ))))

	.dataa(\cpu|CPR[5]~11_combout ),
	.datab(\cpu|select_control_RB[4]~30_combout ),
	.datac(\cpu|CPR[5]~27_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~28 .lut_mask = 16'hF800;
defparam \cpu|CPR[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \cpu|CPR[5]~29 (
// Equation(s):
// \cpu|CPR[5]~29_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|CPR[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~29 .lut_mask = 16'h2000;
defparam \cpu|CPR[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \cpu|CPR[5]~30 (
// Equation(s):
// \cpu|CPR[5]~30_combout  = (\cpu|CPR[5]~29_combout ) # ((\cpu|select_control_RA[5]~6_combout  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [37])))

	.dataa(\cpu|CPR[5]~29_combout ),
	.datab(\cpu|select_control_RA[5]~6_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~30 .lut_mask = 16'hAAAE;
defparam \cpu|CPR[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \cpu|CPR[5] (
// Equation(s):
// \cpu|CPR [5] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|CPR[5]~28_combout ) # ((\cpu|CPR[5]~30_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [36])))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[5]~28_combout ),
	.datac(\cpu|CPR[5]~30_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR [5]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5] .lut_mask = 16'h88A8;
defparam \cpu|CPR[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(\cpu|comb_947|F [10]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \cpu|select_RA|Q[10] (
// Equation(s):
// \cpu|select_RA|Q [10] = (\cpu|select_RA|Q[10]~22_combout ) # ((\cpu|select_RA|Q[10]~23_combout ) # ((\cpu|select_control_RA[5]~37_combout  & \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_RA|Q[10]~22_combout ),
	.datab(\cpu|select_control_RA[5]~37_combout ),
	.datac(\cpu|select_RA|Q[10]~23_combout ),
	.datad(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10] .lut_mask = 16'hFEFA;
defparam \cpu|select_RA|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~4 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~4_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~4 .lut_mask = 16'h0005;
defparam \cpu|select_A|three_two_translator|15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~2 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~2_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~2 .lut_mask = 16'h0300;
defparam \cpu|select_A|three_two_translator|15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \cpu|comb_947|jumpTag~0 (
// Equation(s):
// \cpu|comb_947|jumpTag~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_947|jumpTag~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|jumpTag~0 .lut_mask = 16'h00A0;
defparam \cpu|comb_947|jumpTag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \cpu|comb_947|Mux4~3 (
// Equation(s):
// \cpu|comb_947|Mux4~3_combout  = (\cpu|comb_947|jumpTag~0_combout ) # ((!\cpu|comb_947|Mux1~0_combout  & (!\cpu|comb_947|Mux11~0_combout  & \cpu|comb_947|Mux11~7_combout )))

	.dataa(\cpu|comb_947|Mux1~0_combout ),
	.datab(\cpu|comb_947|jumpTag~0_combout ),
	.datac(\cpu|comb_947|Mux11~0_combout ),
	.datad(\cpu|comb_947|Mux11~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~3 .lut_mask = 16'hCDCC;
defparam \cpu|comb_947|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [12]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [12]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~1 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~1 .lut_mask = 16'h0C00;
defparam \cpu|select_B|three_two_translator|15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \cpu|select_B|Q[12]~9 (
// Equation(s):
// \cpu|select_B|Q[12]~9_combout  = (\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_B|three_two_translator|15~1_combout ) # ((\cpu|select_B|three_two_translator|15~0_combout  & \cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[12]~9 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~3 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~3 .lut_mask = 16'h000C;
defparam \cpu|select_B|three_two_translator|15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \cpu|select_RA|Q[12]~15 (
// Equation(s):
// \cpu|select_RA|Q[12]~15_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RA[6]~36_combout  & \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|select_control_RA[6]~36_combout  & ((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12]~15 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \cpu|select_RA|Q[12]~13 (
// Equation(s):
// \cpu|select_RA|Q[12]~13_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RA[4]~19_combout  & \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (\cpu|select_control_RA[4]~19_combout  & ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|select_control_RA[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12]~13 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \cpu|select_RA|Q~14 (
// Equation(s):
// \cpu|select_RA|Q~14_combout  = (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[5]~26_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// ((\cpu|select_control_RA[5]~28_combout )))))

	.dataa(\cpu|select_control_RA[5]~26_combout ),
	.datab(\cpu|select_control_RA[5]~28_combout ),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~14 .lut_mask = 16'hA0C0;
defparam \cpu|select_RA|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [12]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \cpu|select_RA|Q[12]~12 (
// Equation(s):
// \cpu|select_RA|Q[12]~12_combout  = (\cpu|select_control_RA[2]~15_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[1]~11_combout )))) # 
// (!\cpu|select_control_RA[2]~15_combout  & (((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[1]~11_combout ))))

	.dataa(\cpu|select_control_RA[2]~15_combout ),
	.datab(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12]~12 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \cpu|select_RA|Q[12] (
// Equation(s):
// \cpu|select_RA|Q [12] = (\cpu|select_RA|Q[12]~15_combout ) # ((\cpu|select_RA|Q[12]~13_combout ) # ((\cpu|select_RA|Q~14_combout ) # (\cpu|select_RA|Q[12]~12_combout )))

	.dataa(\cpu|select_RA|Q[12]~15_combout ),
	.datab(\cpu|select_RA|Q[12]~13_combout ),
	.datac(\cpu|select_RA|Q~14_combout ),
	.datad(\cpu|select_RA|Q[12]~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [12]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12] .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~4 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~4_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~4 .lut_mask = 16'h0003;
defparam \cpu|select_B|three_two_translator|15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \cpu|select_control_RB[5]~32 (
// Equation(s):
// \cpu|select_control_RB[5]~32_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~32 .lut_mask = 16'h2000;
defparam \cpu|select_control_RB[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \cpu|select_control_RB[5]~33 (
// Equation(s):
// \cpu|select_control_RB[5]~33_combout  = (\cpu|select_control_RB[5]~32_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (\cpu|select_control_RA[5]~6_combout  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\cpu|select_control_RA[5]~6_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[5]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~33 .lut_mask = 16'hFF04;
defparam \cpu|select_control_RB[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \cpu|select_RB|Q~14 (
// Equation(s):
// \cpu|select_RB|Q~14_combout  = (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~31_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[5]~33_combout ))))

	.dataa(\cpu|select_control_RB[5]~33_combout ),
	.datab(\cpu|select_control_RB[5]~31_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~14 .lut_mask = 16'hCA00;
defparam \cpu|select_RB|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \cpu|select_control_RB[3]~15 (
// Equation(s):
// \cpu|select_control_RB[3]~15_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~15 .lut_mask = 16'h0C0C;
defparam \cpu|select_control_RB[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \cpu|select_control_RB[3]~16 (
// Equation(s):
// \cpu|select_control_RB[3]~16_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [14] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~16 .lut_mask = 16'hA000;
defparam \cpu|select_control_RB[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \cpu|select_control_RB[3]~17 (
// Equation(s):
// \cpu|select_control_RB[3]~17_combout  = (\cpu|select_control_RB[2]~14_combout  & ((\cpu|select_control_RB[3]~15_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & \cpu|select_control_RB[3]~16_combout )))) # 
// (!\cpu|select_control_RB[2]~14_combout  & (((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & \cpu|select_control_RB[3]~16_combout ))))

	.dataa(\cpu|select_control_RB[2]~14_combout ),
	.datab(\cpu|select_control_RB[3]~15_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|select_control_RB[3]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~17 .lut_mask = 16'h8F88;
defparam \cpu|select_control_RB[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \cpu|select_control_RB[3]~18 (
// Equation(s):
// \cpu|select_control_RB[3]~18_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~18 .lut_mask = 16'h0200;
defparam \cpu|select_control_RB[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \cpu|select_control_RB[3]~19 (
// Equation(s):
// \cpu|select_control_RB[3]~19_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~19 .lut_mask = 16'h4000;
defparam \cpu|select_control_RB[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \cpu|select_control_RB[3]~20 (
// Equation(s):
// \cpu|select_control_RB[3]~20_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (\cpu|select_control_RB[3]~17_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (((\cpu|select_control_RB[3]~18_combout ) # 
// (\cpu|select_control_RB[3]~19_combout ))))

	.dataa(\cpu|select_control_RB[3]~17_combout ),
	.datab(\cpu|select_control_RB[3]~18_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|select_control_RB[3]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~20 .lut_mask = 16'hAFAC;
defparam \cpu|select_control_RB[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \cpu|select_control_RB[4]~10 (
// Equation(s):
// \cpu|select_control_RB[4]~10_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (((\cpu|select_control_RA[4]~3_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & 
// ((\cpu|select_control_RA[4]~4_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RA[4]~3_combout ),
	.datad(\cpu|select_control_RA[4]~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~10 .lut_mask = 16'hB1A0;
defparam \cpu|select_control_RB[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \cpu|select_control_RB[4]~11 (
// Equation(s):
// \cpu|select_control_RB[4]~11_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~11 .lut_mask = 16'h0100;
defparam \cpu|select_control_RB[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \cpu|select_control_RB[4]~12 (
// Equation(s):
// \cpu|select_control_RB[4]~12_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [14] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~12 .lut_mask = 16'h0040;
defparam \cpu|select_control_RB[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \cpu|select_control_RB[4]~13 (
// Equation(s):
// \cpu|select_control_RB[4]~13_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (((\cpu|select_control_RB[4]~11_combout ) # (\cpu|select_control_RB[4]~12_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[4]~10_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|select_control_RB[4]~10_combout ),
	.datac(\cpu|select_control_RB[4]~11_combout ),
	.datad(\cpu|select_control_RB[4]~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~13 .lut_mask = 16'hEEE4;
defparam \cpu|select_control_RB[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \cpu|select_RB|Q[12]~13 (
// Equation(s):
// \cpu|select_RB|Q[12]~13_combout  = (\cpu|select_control_RB[3]~20_combout  & ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|select_control_RB[3]~20_combout  & (((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|select_control_RB[3]~20_combout ),
	.datab(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12]~13 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \cpu|select_control_RB[7]~24 (
// Equation(s):
// \cpu|select_control_RB[7]~24_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~24 .lut_mask = 16'h8000;
defparam \cpu|select_control_RB[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \cpu|select_control_RB[7]~23 (
// Equation(s):
// \cpu|select_control_RB[7]~23_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~23 .lut_mask = 16'h0800;
defparam \cpu|select_control_RB[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \cpu|select_control_RB[7]~22 (
// Equation(s):
// \cpu|select_control_RB[7]~22_combout  = (\cpu|select_control_RB[6]~21_combout  & ((\cpu|select_control_RB[3]~15_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & \cpu|select_control_RB[3]~16_combout )))) # 
// (!\cpu|select_control_RB[6]~21_combout  & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & \cpu|select_control_RB[3]~16_combout ))))

	.dataa(\cpu|select_control_RB[6]~21_combout ),
	.datab(\cpu|select_control_RB[3]~15_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|select_control_RB[3]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~22 .lut_mask = 16'hF888;
defparam \cpu|select_control_RB[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \cpu|select_control_RB[7]~25 (
// Equation(s):
// \cpu|select_control_RB[7]~25_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (((\cpu|select_control_RB[7]~22_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[7]~24_combout ) # 
// ((\cpu|select_control_RB[7]~23_combout ))))

	.dataa(\cpu|select_control_RB[7]~24_combout ),
	.datab(\cpu|select_control_RB[7]~23_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|select_control_RB[7]~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~25 .lut_mask = 16'hFE0E;
defparam \cpu|select_control_RB[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \cpu|select_control_RB[6]~26 (
// Equation(s):
// \cpu|select_control_RB[6]~26_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (((\cpu|select_control_RA[6]~5_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & 
// (\cpu|select_control_RA[4]~4_combout )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RA[4]~4_combout ),
	.datad(\cpu|select_control_RA[6]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~26 .lut_mask = 16'hEA40;
defparam \cpu|select_control_RB[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \cpu|select_control_RB[6]~28 (
// Equation(s):
// \cpu|select_control_RB[6]~28_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~28 .lut_mask = 16'h0200;
defparam \cpu|select_control_RB[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \cpu|select_control_RB[6]~27 (
// Equation(s):
// \cpu|select_control_RB[6]~27_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [14] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~27 .lut_mask = 16'h0080;
defparam \cpu|select_control_RB[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \cpu|select_control_RB[6]~29 (
// Equation(s):
// \cpu|select_control_RB[6]~29_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (((\cpu|select_control_RB[6]~28_combout ) # (\cpu|select_control_RB[6]~27_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[6]~26_combout ))

	.dataa(\cpu|select_control_RB[6]~26_combout ),
	.datab(\cpu|select_control_RB[6]~28_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|select_control_RB[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~29 .lut_mask = 16'hFACA;
defparam \cpu|select_control_RB[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \cpu|select_RB|Q[12]~15 (
// Equation(s):
// \cpu|select_RB|Q[12]~15_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[6]~29_combout  & \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|select_control_RB[6]~29_combout  & (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|select_control_RB[6]~29_combout ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12]~15 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \cpu|select_control_RB[2]~8 (
// Equation(s):
// \cpu|select_control_RB[2]~8_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~8 .lut_mask = 16'h0002;
defparam \cpu|select_control_RB[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \cpu|select_control_RB[2]~6 (
// Equation(s):
// \cpu|select_control_RB[2]~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (\cpu|select_control_RA[2]~2_combout  & ((!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & 
// (((\cpu|select_control_RA[2]~1_combout ))))

	.dataa(\cpu|select_control_RA[2]~2_combout ),
	.datab(\cpu|select_control_RA[2]~1_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~6 .lut_mask = 16'h0ACC;
defparam \cpu|select_control_RB[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \cpu|select_control_RB[2]~7 (
// Equation(s):
// \cpu|select_control_RB[2]~7_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [14] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~7 .lut_mask = 16'h0020;
defparam \cpu|select_control_RB[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \cpu|select_control_RB[2]~9 (
// Equation(s):
// \cpu|select_control_RB[2]~9_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[2]~8_combout ) # ((\cpu|select_control_RB[2]~7_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (((\cpu|select_control_RB[2]~6_combout ))))

	.dataa(\cpu|select_control_RB[2]~8_combout ),
	.datab(\cpu|select_control_RB[2]~6_combout ),
	.datac(\cpu|select_control_RB[2]~7_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~9 .lut_mask = 16'hFACC;
defparam \cpu|select_control_RB[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \cpu|select_control_RB[1]~4 (
// Equation(s):
// \cpu|select_control_RB[1]~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (((\cpu|select_control_RB[1]~3_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & 
// ((\cpu|select_control_RA[1]~0_combout ))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[1]~3_combout ),
	.datac(\cpu|select_control_RA[1]~0_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~4 .lut_mask = 16'hCC50;
defparam \cpu|select_control_RB[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \cpu|select_control_RB[5]~1 (
// Equation(s):
// \cpu|select_control_RB[5]~1_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [14] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~1 .lut_mask = 16'h5000;
defparam \cpu|select_control_RB[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \cpu|select_control_RB[1]~2 (
// Equation(s):
// \cpu|select_control_RB[1]~2_combout  = (\cpu|select_control_RB[1]~0_combout  & (((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & \cpu|select_control_RB[5]~1_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]))) # 
// (!\cpu|select_control_RB[1]~0_combout  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & ((\cpu|select_control_RB[5]~1_combout ))))

	.dataa(\cpu|select_control_RB[1]~0_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|select_control_RB[5]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~2 .lut_mask = 16'h3B0A;
defparam \cpu|select_control_RB[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \cpu|select_control_RB[1]~5 (
// Equation(s):
// \cpu|select_control_RB[1]~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[1]~2_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (\cpu|select_control_RB[1]~4_combout ))

	.dataa(\cpu|select_control_RB[1]~4_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\cpu|select_control_RB[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~5 .lut_mask = 16'hE2E2;
defparam \cpu|select_control_RB[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \cpu|select_RB|Q[12]~12 (
// Equation(s):
// \cpu|select_RB|Q[12]~12_combout  = (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[1]~5_combout  & \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[2]~9_combout  & (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_control_RB[2]~9_combout ),
	.datab(\cpu|select_control_RB[1]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12]~12 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \cpu|select_RB|Q[12] (
// Equation(s):
// \cpu|select_RB|Q [12] = (\cpu|select_RB|Q~14_combout ) # ((\cpu|select_RB|Q[12]~13_combout ) # ((\cpu|select_RB|Q[12]~15_combout ) # (\cpu|select_RB|Q[12]~12_combout )))

	.dataa(\cpu|select_RB|Q~14_combout ),
	.datab(\cpu|select_RB|Q[12]~13_combout ),
	.datac(\cpu|select_RB|Q[12]~15_combout ),
	.datad(\cpu|select_RB|Q[12]~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [12]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \cpu|select_B|Q[12]~10 (
// Equation(s):
// \cpu|select_B|Q[12]~10_combout  = (\cpu|select_RA|Q [12] & ((\cpu|select_B|three_two_translator|15~4_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [12])))) # (!\cpu|select_RA|Q [12] & 
// (((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [12]))))

	.dataa(\cpu|select_RA|Q [12]),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|select_B|three_two_translator|15~2_combout ),
	.datad(\cpu|select_RB|Q [12]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[12]~10 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \cpu|select_B|Q[12]~11 (
// Equation(s):
// \cpu|select_B|Q[12]~11_combout  = (\cpu|select_B|Q[12]~9_combout ) # ((\cpu|select_B|Q[12]~10_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [12] & \cpu|select_B|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_B|Q[12]~9_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datac(\cpu|select_B|three_two_translator|15~3_combout ),
	.datad(\cpu|select_B|Q[12]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[12]~11 .lut_mask = 16'hFFEA;
defparam \cpu|select_B|Q[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [11]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [11]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \cpu|select_B|Q[11]~12 (
// Equation(s):
// \cpu|select_B|Q[11]~12_combout  = (\cpu|select_B|three_two_translator|15~1_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_B|three_two_translator|15~0_combout  & \cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_B|three_two_translator|15~1_combout  & (\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_B|three_two_translator|15~1_combout ),
	.datab(\cpu|select_B|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[11]~12 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \cpu|comb_947|Mux0~0 (
// Equation(s):
// \cpu|comb_947|Mux0~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]) # 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux0~0 .lut_mask = 16'hC800;
defparam \cpu|comb_947|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \cpu|comb_947|Mux0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|comb_947|Mux0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|comb_947|Mux0~0clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|comb_947|Mux0~0clkctrl .clock_type = "global clock";
defparam \cpu|comb_947|Mux0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \cpu|select_RB|Q[13]~11 (
// Equation(s):
// \cpu|select_RB|Q[13]~11_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[6]~29_combout )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[6]~29_combout ))))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[6]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13]~11 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \cpu|select_RB|Q[13]~9 (
// Equation(s):
// \cpu|select_RB|Q[13]~9_combout  = (\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[3]~20_combout ) # ((\cpu|select_control_RB[4]~13_combout  & \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RB[4]~13_combout  & (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[4]~13_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13]~9 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [13]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \cpu|select_RB|Q[13]~8 (
// Equation(s):
// \cpu|select_RB|Q[13]~8_combout  = (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RB[1]~5_combout  & \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RB[2]~9_combout  & (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RB[2]~9_combout ),
	.datab(\cpu|select_control_RB[1]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13]~8 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \cpu|select_RB|Q[13]~10 (
// Equation(s):
// \cpu|select_RB|Q[13]~10_combout  = (\cpu|select_RB|Q[13]~9_combout ) # (\cpu|select_RB|Q[13]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_RB|Q[13]~9_combout ),
	.datad(\cpu|select_RB|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13]~10 .lut_mask = 16'hFFF0;
defparam \cpu|select_RB|Q[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \cpu|select_control_RB[5]~34 (
// Equation(s):
// \cpu|select_control_RB[5]~34_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (\cpu|select_control_RB[5]~31_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~33_combout )))

	.dataa(\cpu|select_control_RB[5]~31_combout ),
	.datab(\cpu|select_control_RB[5]~33_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~34 .lut_mask = 16'hACAC;
defparam \cpu|select_control_RB[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \cpu|select_RB|Q[13] (
// Equation(s):
// \cpu|select_RB|Q [13] = (\cpu|select_RB|Q[13]~11_combout ) # ((\cpu|select_RB|Q[13]~10_combout ) # ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[5]~34_combout )))

	.dataa(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_RB|Q[13]~11_combout ),
	.datac(\cpu|select_RB|Q[13]~10_combout ),
	.datad(\cpu|select_control_RB[5]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [13]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13] .lut_mask = 16'hFEFC;
defparam \cpu|select_RB|Q[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [13]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [13]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \cpu|select_A|Q[13]~7 (
// Equation(s):
// \cpu|select_A|Q[13]~7_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_A|three_two_translator|15~1_combout  & \cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[13]~7 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \cpu|select_RA|Q[14]~4 (
// Equation(s):
// \cpu|select_RA|Q[14]~4_combout  = (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|select_control_RA[1]~11_combout  & (\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|select_control_RA[1]~11_combout ),
	.datab(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~4 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \cpu|select_RA|Q[14]~6 (
// Equation(s):
// \cpu|select_RA|Q[14]~6_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[6]~36_combout )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[6]~36_combout ))))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[6]~36_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~6 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \cpu|select_RA|Q[14]~7 (
// Equation(s):
// \cpu|select_RA|Q[14]~7_combout  = (\cpu|select_RA|Q[14]~6_combout ) # ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[5]~37_combout ))

	.dataa(gnd),
	.datab(\cpu|select_RA|Q[14]~6_combout ),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[5]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~7 .lut_mask = 16'hFCCC;
defparam \cpu|select_RA|Q[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [14]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \cpu|select_RA|Q[14]~5 (
// Equation(s):
// \cpu|select_RA|Q[14]~5_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RA[4]~19_combout  & \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (\cpu|select_control_RA[4]~19_combout  & ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|select_control_RA[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~5 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \cpu|select_RA|Q[14] (
// Equation(s):
// \cpu|select_RA|Q [14] = (\cpu|select_RA|Q[14]~4_combout ) # ((\cpu|select_RA|Q[14]~7_combout ) # (\cpu|select_RA|Q[14]~5_combout ))

	.dataa(\cpu|select_RA|Q[14]~4_combout ),
	.datab(gnd),
	.datac(\cpu|select_RA|Q[14]~7_combout ),
	.datad(\cpu|select_RA|Q[14]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [14]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14] .lut_mask = 16'hFFFA;
defparam \cpu|select_RA|Q[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\cpu|wren_RAM~combout ),
	.portare(\cpu|rden_RAM~combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\cpu|make_clock3|i[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|comb_947|F [15],\cpu|comb_947|F [14],\cpu|comb_947|F [13],\cpu|comb_947|F [12],\cpu|comb_947|F [11],\cpu|comb_947|F [10],\cpu|comb_947|F [9],\cpu|comb_947|F [8],\cpu|comb_947|F [0]}),
	.portaaddr({\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ,
\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "ram.mif";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ALTSYNCRAM";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h0000000003C07500000000000003C074000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A7C0E8753A1D4E8753A197AC64E40E0523412EC86592C96B35998CB65325901F90AC07339556A6723950E8673394CE667239480E787B81C8E51139C20E4FA39BA8E4DA39B08E4B239A892C80311C8C056220D02023;
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hCCAA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .lut_mask = 16'hFFF0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF0AA;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF0CC;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF5A0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hEE44;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(gnd),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hCCF0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFA50;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hEE44;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \cpu|select_A|Q~3 (
// Equation(s):
// \cpu|select_A|Q~3_combout  = (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|select_A|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q~3 .lut_mask = 16'h0020;
defparam \cpu|select_A|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [14]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [14]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \cpu|select_A|Q[14]~4 (
// Equation(s):
// \cpu|select_A|Q[14]~4_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_A|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[14]~4 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \cpu|select_A|Q[14]~5 (
// Equation(s):
// \cpu|select_A|Q[14]~5_combout  = (\cpu|select_A|Q~3_combout ) # ((\cpu|select_A|Q[14]~4_combout ) # ((\cpu|select_RA|Q [14] & \cpu|select_A|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_RA|Q [14]),
	.datab(\cpu|select_A|Q~3_combout ),
	.datac(\cpu|select_A|Q[14]~4_combout ),
	.datad(\cpu|select_A|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[14]~5 .lut_mask = 16'hFEFC;
defparam \cpu|select_A|Q[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \cpu|select_RB|Q[14]~7 (
// Equation(s):
// \cpu|select_RB|Q[14]~7_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[6]~29_combout  & \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|select_control_RB[6]~29_combout  & (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|select_control_RB[6]~29_combout ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14]~7 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \cpu|select_RB|Q[14]~5 (
// Equation(s):
// \cpu|select_RB|Q[14]~5_combout  = (\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[3]~20_combout ) # ((\cpu|select_control_RB[4]~13_combout  & \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RB[4]~13_combout  & (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[4]~13_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14]~5 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \cpu|select_RB|Q[14]~4 (
// Equation(s):
// \cpu|select_RB|Q[14]~4_combout  = (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[1]~5_combout ) # ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[2]~9_combout )))) # 
// (!\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q  & (((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[2]~9_combout ))))

	.dataa(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[1]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14]~4 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \cpu|select_RB|Q[14]~6 (
// Equation(s):
// \cpu|select_RB|Q[14]~6_combout  = (\cpu|select_RB|Q[14]~5_combout ) # (\cpu|select_RB|Q[14]~4_combout )

	.dataa(\cpu|select_RB|Q[14]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_RB|Q[14]~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14]~6 .lut_mask = 16'hFFAA;
defparam \cpu|select_RB|Q[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \cpu|select_RB|Q[14] (
// Equation(s):
// \cpu|select_RB|Q [14] = (\cpu|select_RB|Q[14]~7_combout ) # ((\cpu|select_RB|Q[14]~6_combout ) # ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[5]~34_combout )))

	.dataa(\cpu|select_RB|Q[14]~7_combout ),
	.datab(\cpu|select_RB|Q[14]~6_combout ),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[5]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [14]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14] .lut_mask = 16'hFEEE;
defparam \cpu|select_RB|Q[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \cpu|select_A|Q[14] (
// Equation(s):
// \cpu|select_A|Q [14] = (\cpu|select_A|Q[14]~5_combout ) # ((\cpu|select_RB|Q [14] & \cpu|select_A|three_two_translator|15~3_combout ))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[14]~5_combout ),
	.datac(\cpu|select_RB|Q [14]),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q [14]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[14] .lut_mask = 16'hFCCC;
defparam \cpu|select_A|Q[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \cpu|select_B|Q[14]~3 (
// Equation(s):
// \cpu|select_B|Q[14]~3_combout  = (\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_B|three_two_translator|15~1_combout ) # ((\cpu|select_B|three_two_translator|15~0_combout  & \cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_B|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_B|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[14]~3 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \cpu|select_B|Q[14]~4 (
// Equation(s):
// \cpu|select_B|Q[14]~4_combout  = (\cpu|select_B|three_two_translator|15~2_combout  & ((\cpu|select_RB|Q [14]) # ((\cpu|select_RA|Q [14] & \cpu|select_B|three_two_translator|15~4_combout )))) # (!\cpu|select_B|three_two_translator|15~2_combout  & 
// (\cpu|select_RA|Q [14] & (\cpu|select_B|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_RA|Q [14]),
	.datac(\cpu|select_B|three_two_translator|15~4_combout ),
	.datad(\cpu|select_RB|Q [14]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[14]~4 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \cpu|select_B|Q[14]~5 (
// Equation(s):
// \cpu|select_B|Q[14]~5_combout  = (\cpu|select_B|Q[14]~3_combout ) # ((\cpu|select_B|Q[14]~4_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [14] & \cpu|select_B|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_B|Q[14]~3_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(\cpu|select_B|three_two_translator|15~3_combout ),
	.datad(\cpu|select_B|Q[14]~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[14]~5 .lut_mask = 16'hFFEA;
defparam \cpu|select_B|Q[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \cpu|comb_947|Mux1~1 (
// Equation(s):
// \cpu|comb_947|Mux1~1_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~1 .lut_mask = 16'h0303;
defparam \cpu|comb_947|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \cpu|comb_947|Mux11~6 (
// Equation(s):
// \cpu|comb_947|Mux11~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~6 .lut_mask = 16'hCFCC;
defparam \cpu|comb_947|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \cpu|comb_947|Mux2~0 (
// Equation(s):
// \cpu|comb_947|Mux2~0_combout  = (\cpu|select_A|Q[14]~5_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_RB|Q [14] & \cpu|select_A|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_RB|Q [14]),
	.datab(\cpu|select_A|Q[14]~5_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~0 .lut_mask = 16'hFEFC;
defparam \cpu|comb_947|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \cpu|select_RA|Q[6]~39 (
// Equation(s):
// \cpu|select_RA|Q[6]~39_combout  = (\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[7]~32_combout ) # ((\cpu|select_control_RA[6]~36_combout  & \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RA[6]~36_combout  & (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[7]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~39 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(\cpu|comb_947|F [6]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \cpu|select_RA|Q[6]~37 (
// Equation(s):
// \cpu|select_RA|Q[6]~37_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[4]~19_combout )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[4]~19_combout ))))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[4]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~37 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \cpu|select_RA|Q[6]~36 (
// Equation(s):
// \cpu|select_RA|Q[6]~36_combout  = (\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[1]~11_combout ) # ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q  & (((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[1]~11_combout ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~36 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \cpu|select_RA|Q[6]~38 (
// Equation(s):
// \cpu|select_RA|Q[6]~38_combout  = (\cpu|select_RA|Q[6]~37_combout ) # (\cpu|select_RA|Q[6]~36_combout )

	.dataa(gnd),
	.datab(\cpu|select_RA|Q[6]~37_combout ),
	.datac(gnd),
	.datad(\cpu|select_RA|Q[6]~36_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~38 .lut_mask = 16'hFFCC;
defparam \cpu|select_RA|Q[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \cpu|select_RA|Q[6] (
// Equation(s):
// \cpu|select_RA|Q [6] = (\cpu|select_RA|Q[6]~39_combout ) # ((\cpu|select_RA|Q[6]~38_combout ) # ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[5]~37_combout )))

	.dataa(\cpu|select_RA|Q[6]~39_combout ),
	.datab(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|select_RA|Q[6]~38_combout ),
	.datad(\cpu|select_control_RA[5]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [6]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6] .lut_mask = 16'hFEFA;
defparam \cpu|select_RA|Q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [6]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~7 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~7_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [18])

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~7 .lut_mask = 16'h5050;
defparam \cpu|select_A|three_two_translator|15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \cpu|select_A|Q[6]~29 (
// Equation(s):
// \cpu|select_A|Q[6]~29_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_A|three_two_translator|15~7_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~1_combout  & (((\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_A|three_two_translator|15~7_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~1_combout ),
	.datab(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_A|three_two_translator|15~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~29 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~6 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~6 .lut_mask = 16'h00F0;
defparam \cpu|select_A|three_two_translator|15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\cpu|wren_RAM~combout ),
	.portare(\cpu|rden_RAM~combout ),
	.portaaddrstall(gnd),
	.portbwe(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\cpu|make_clock3|i[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\cpu|comb_947|F [7],\cpu|comb_947|F [6],\cpu|comb_947|F [5],\cpu|comb_947|F [4],\cpu|comb_947|F [3],\cpu|comb_947|F [2],\cpu|comb_947|F [1]}),
	.portaaddr({\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ,
\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "ram.mif";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ALTSYNCRAM";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 1023;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 1024;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 1023;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 1024;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000037000000000000000017000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000F66A2D12472280C19C466700100FE003F800E0000000000000000000003F9C0001600080401600080001500000401500040683018850000031930C66031180C46030970C24C30170141E30080A218180B4287F;
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datac(gnd),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hDD88;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFA50;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hF5A0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \cpu|select_A|Q[6]~28 (
// Equation(s):
// \cpu|select_A|Q[6]~28_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [6])))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~28 .lut_mask = 16'hC480;
defparam \cpu|select_A|Q[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \cpu|select_A|Q[6]~30 (
// Equation(s):
// \cpu|select_A|Q[6]~30_combout  = (\cpu|select_A|Q[6]~29_combout ) # ((\cpu|select_A|Q[6]~28_combout ) # ((\cpu|select_RA|Q [6] & \cpu|select_A|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_RA|Q [6]),
	.datab(\cpu|select_A|Q[6]~29_combout ),
	.datac(\cpu|select_A|three_two_translator|15~4_combout ),
	.datad(\cpu|select_A|Q[6]~28_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~30 .lut_mask = 16'hFFEC;
defparam \cpu|select_A|Q[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \cpu|select_RB|Q[6]~36 (
// Equation(s):
// \cpu|select_RB|Q[6]~36_combout  = (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[2]~9_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[1]~5_combout  & (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RB[1]~5_combout ),
	.datab(\cpu|select_control_RB[2]~9_combout ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6]~36 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \cpu|select_RB|Q[6]~37 (
// Equation(s):
// \cpu|select_RB|Q[6]~37_combout  = (\cpu|select_control_RB[3]~20_combout  & ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|select_control_RB[3]~20_combout  & (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|select_control_RB[3]~20_combout ),
	.datab(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6]~37 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \cpu|select_RB|Q[6]~38 (
// Equation(s):
// \cpu|select_RB|Q[6]~38_combout  = (\cpu|select_RB|Q[6]~36_combout ) # (\cpu|select_RB|Q[6]~37_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_RB|Q[6]~36_combout ),
	.datad(\cpu|select_RB|Q[6]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6]~38 .lut_mask = 16'hFFF0;
defparam \cpu|select_RB|Q[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \cpu|select_RB|Q[6]~39 (
// Equation(s):
// \cpu|select_RB|Q[6]~39_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[6]~29_combout )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[6]~29_combout ))))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[6]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6]~39 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \cpu|select_RB|Q[6] (
// Equation(s):
// \cpu|select_RB|Q [6] = (\cpu|select_RB|Q[6]~38_combout ) # ((\cpu|select_RB|Q[6]~39_combout ) # ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[5]~34_combout )))

	.dataa(\cpu|select_RB|Q[6]~38_combout ),
	.datab(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|select_RB|Q[6]~39_combout ),
	.datad(\cpu|select_control_RB[5]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [6]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6] .lut_mask = 16'hFEFA;
defparam \cpu|select_RB|Q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \cpu|select_A|Q[6]~31 (
// Equation(s):
// \cpu|select_A|Q[6]~31_combout  = (\cpu|select_A|Q[6]~30_combout ) # ((\cpu|select_RB|Q [6] & \cpu|select_A|three_two_translator|15~3_combout ))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[6]~30_combout ),
	.datac(\cpu|select_RB|Q [6]),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~31 .lut_mask = 16'hFCCC;
defparam \cpu|select_A|Q[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \cpu|comb_947|Mux11~5 (
// Equation(s):
// \cpu|comb_947|Mux11~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24])))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~5 .lut_mask = 16'hF030;
defparam \cpu|comb_947|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \cpu|comb_947|Mux2~1 (
// Equation(s):
// \cpu|comb_947|Mux2~1_combout  = (\cpu|comb_947|Mux11~6_combout  & (((\cpu|select_A|Q[6]~31_combout  & \cpu|comb_947|Mux11~5_combout )))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux11~5_combout )) # (!\cpu|comb_947|Mux2~0_combout )))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|comb_947|Mux2~0_combout ),
	.datac(\cpu|select_A|Q[6]~31_combout ),
	.datad(\cpu|comb_947|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~1 .lut_mask = 16'hB155;
defparam \cpu|comb_947|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \cpu|comb_947|Mux2~2 (
// Equation(s):
// \cpu|comb_947|Mux2~2_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[14]~5_combout  $ (((\cpu|select_A|Q [14]) # (!\cpu|comb_947|Mux2~1_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (((\cpu|comb_947|Mux2~1_combout ))))

	.dataa(\cpu|select_B|Q[14]~5_combout ),
	.datab(\cpu|select_A|Q [14]),
	.datac(\cpu|comb_947|Mux1~1_combout ),
	.datad(\cpu|comb_947|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~2 .lut_mask = 16'h6F50;
defparam \cpu|comb_947|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \cpu|comb_947|Mux4~0 (
// Equation(s):
// \cpu|comb_947|Mux4~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~0 .lut_mask = 16'hAAAD;
defparam \cpu|comb_947|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \cpu|comb_947|Mux4~1 (
// Equation(s):
// \cpu|comb_947|Mux4~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & \cpu|comb_947|Mux4~0_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|comb_947|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~1 .lut_mask = 16'hFAF0;
defparam \cpu|comb_947|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [15]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [15]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \cpu|select_A|Q[15]~0 (
// Equation(s):
// \cpu|select_A|Q[15]~0_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_A|three_two_translator|15~1_combout  & \cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[15]~0 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \cpu|select_RB|Q[15]~3 (
// Equation(s):
// \cpu|select_RB|Q[15]~3_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[6]~29_combout  & \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|select_control_RB[6]~29_combout  & (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|select_control_RB[6]~29_combout ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15]~3 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \cpu|select_RB|Q[15]~1 (
// Equation(s):
// \cpu|select_RB|Q[15]~1_combout  = (\cpu|select_control_RB[3]~20_combout  & ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|select_control_RB[3]~20_combout  & (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|select_control_RB[3]~20_combout ),
	.datab(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15]~1 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [15]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \cpu|select_RB|Q[15]~0 (
// Equation(s):
// \cpu|select_RB|Q[15]~0_combout  = (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[1]~5_combout  & \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[2]~9_combout  & (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[2]~9_combout ),
	.datab(\cpu|select_control_RB[1]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15]~0 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \cpu|select_RB|Q[15]~2 (
// Equation(s):
// \cpu|select_RB|Q[15]~2_combout  = (\cpu|select_RB|Q[15]~1_combout ) # (\cpu|select_RB|Q[15]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_RB|Q[15]~1_combout ),
	.datad(\cpu|select_RB|Q[15]~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15]~2 .lut_mask = 16'hFFF0;
defparam \cpu|select_RB|Q[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \cpu|select_RB|Q[15] (
// Equation(s):
// \cpu|select_RB|Q [15] = (\cpu|select_RB|Q[15]~3_combout ) # ((\cpu|select_RB|Q[15]~2_combout ) # ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[5]~34_combout )))

	.dataa(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_RB|Q[15]~3_combout ),
	.datac(\cpu|select_RB|Q[15]~2_combout ),
	.datad(\cpu|select_control_RB[5]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [15]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15] .lut_mask = 16'hFEFC;
defparam \cpu|select_RB|Q[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \cpu|select_RA|Q[15]~0 (
// Equation(s):
// \cpu|select_RA|Q[15]~0_combout  = (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|select_control_RA[1]~11_combout  & (\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|select_control_RA[1]~11_combout ),
	.datab(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15]~0 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \cpu|select_RA|Q~2 (
// Equation(s):
// \cpu|select_RA|Q~2_combout  = (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[5]~26_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// ((\cpu|select_control_RA[5]~28_combout )))))

	.dataa(\cpu|select_control_RA[5]~26_combout ),
	.datab(\cpu|select_control_RA[5]~28_combout ),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~2 .lut_mask = 16'hA0C0;
defparam \cpu|select_RA|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \cpu|select_RA|Q[15]~1 (
// Equation(s):
// \cpu|select_RA|Q[15]~1_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RA[4]~19_combout  & \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (\cpu|select_control_RA[4]~19_combout  & (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|select_control_RA[4]~19_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15]~1 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \cpu|select_RA|Q[15]~3 (
// Equation(s):
// \cpu|select_RA|Q[15]~3_combout  = (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[6]~36_combout ) # ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[7]~32_combout )))) # 
// (!\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q  & (((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[7]~32_combout ))))

	.dataa(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[7]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15]~3 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \cpu|select_RA|Q[15] (
// Equation(s):
// \cpu|select_RA|Q [15] = (\cpu|select_RA|Q[15]~0_combout ) # ((\cpu|select_RA|Q~2_combout ) # ((\cpu|select_RA|Q[15]~1_combout ) # (\cpu|select_RA|Q[15]~3_combout )))

	.dataa(\cpu|select_RA|Q[15]~0_combout ),
	.datab(\cpu|select_RA|Q~2_combout ),
	.datac(\cpu|select_RA|Q[15]~1_combout ),
	.datad(\cpu|select_RA|Q[15]~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [15]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15] .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \cpu|select_A|Q[15]~1 (
// Equation(s):
// \cpu|select_A|Q[15]~1_combout  = (\cpu|select_A|three_two_translator|15~3_combout  & ((\cpu|select_RB|Q [15]) # ((\cpu|select_A|three_two_translator|15~4_combout  & \cpu|select_RA|Q [15])))) # (!\cpu|select_A|three_two_translator|15~3_combout  & 
// (\cpu|select_A|three_two_translator|15~4_combout  & ((\cpu|select_RA|Q [15]))))

	.dataa(\cpu|select_A|three_two_translator|15~3_combout ),
	.datab(\cpu|select_A|three_two_translator|15~4_combout ),
	.datac(\cpu|select_RB|Q [15]),
	.datad(\cpu|select_RA|Q [15]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[15]~1 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \cpu|select_A|Q[15]~2 (
// Equation(s):
// \cpu|select_A|Q[15]~2_combout  = (\cpu|select_A|Q[15]~0_combout ) # ((\cpu|select_A|Q[15]~1_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [15] & \cpu|select_A|three_two_translator|15~2_combout )))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|select_A|Q[15]~0_combout ),
	.datad(\cpu|select_A|Q[15]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[15]~2 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \cpu|select_B|Q[13]~6 (
// Equation(s):
// \cpu|select_B|Q[13]~6_combout  = (\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_B|three_two_translator|15~1_combout ) # ((\cpu|select_B|three_two_translator|15~0_combout  & \cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q  & (\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_B|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[13]~6 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \cpu|select_RA|Q[13]~11 (
// Equation(s):
// \cpu|select_RA|Q[13]~11_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[6]~36_combout )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[6]~36_combout ))))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[6]~36_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~11 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \cpu|select_RA|Q[13]~9 (
// Equation(s):
// \cpu|select_RA|Q[13]~9_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[4]~19_combout  & \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (\cpu|select_control_RA[4]~19_combout  & ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|select_control_RA[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~9 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \cpu|select_RA|Q[13]~8 (
// Equation(s):
// \cpu|select_RA|Q[13]~8_combout  = (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|select_control_RA[1]~11_combout  & (\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|select_control_RA[1]~11_combout ),
	.datab(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~8 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \cpu|select_RA|Q[13]~10 (
// Equation(s):
// \cpu|select_RA|Q[13]~10_combout  = (\cpu|select_RA|Q[13]~9_combout ) # (\cpu|select_RA|Q[13]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_RA|Q[13]~9_combout ),
	.datad(\cpu|select_RA|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~10 .lut_mask = 16'hFFF0;
defparam \cpu|select_RA|Q[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \cpu|select_RA|Q[13] (
// Equation(s):
// \cpu|select_RA|Q [13] = (\cpu|select_RA|Q[13]~11_combout ) # ((\cpu|select_RA|Q[13]~10_combout ) # ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[5]~37_combout )))

	.dataa(\cpu|select_RA|Q[13]~11_combout ),
	.datab(\cpu|select_RA|Q[13]~10_combout ),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[5]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [13]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13] .lut_mask = 16'hFEEE;
defparam \cpu|select_RA|Q[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \cpu|select_B|Q[13]~7 (
// Equation(s):
// \cpu|select_B|Q[13]~7_combout  = (\cpu|select_RA|Q [13] & ((\cpu|select_B|three_two_translator|15~4_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [13])))) # (!\cpu|select_RA|Q [13] & 
// (\cpu|select_B|three_two_translator|15~2_combout  & ((\cpu|select_RB|Q [13]))))

	.dataa(\cpu|select_RA|Q [13]),
	.datab(\cpu|select_B|three_two_translator|15~2_combout ),
	.datac(\cpu|select_B|three_two_translator|15~4_combout ),
	.datad(\cpu|select_RB|Q [13]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[13]~7 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \cpu|select_B|Q[13]~8 (
// Equation(s):
// \cpu|select_B|Q[13]~8_combout  = (\cpu|select_B|Q[13]~6_combout ) # ((\cpu|select_B|Q[13]~7_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [13] & \cpu|select_B|three_two_translator|15~3_combout )))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\cpu|select_B|Q[13]~6_combout ),
	.datac(\cpu|select_B|three_two_translator|15~3_combout ),
	.datad(\cpu|select_B|Q[13]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[13]~8 .lut_mask = 16'hFFEC;
defparam \cpu|select_B|Q[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \cpu|comb_947|Mux11~1 (
// Equation(s):
// \cpu|comb_947|Mux11~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|shift_direction~combout )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\cpu|comb_947|shift_direction~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~1 .lut_mask = 16'hBB88;
defparam \cpu|comb_947|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \cpu|comb_947|Mux2~4 (
// Equation(s):
// \cpu|comb_947|Mux2~4_combout  = (\cpu|comb_947|Mux11~1_combout  & (((\cpu|select_B|Q[14]~5_combout ) # (\cpu|select_A|Q [14])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|comb_947|Mux11~1_combout  & 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q[14]~5_combout  & \cpu|select_A|Q [14])))

	.dataa(\cpu|comb_947|Mux11~1_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_B|Q[14]~5_combout ),
	.datad(\cpu|select_A|Q [14]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~4 .lut_mask = 16'hEAA2;
defparam \cpu|comb_947|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \cpu|comb_947|Mux2~5 (
// Equation(s):
// \cpu|comb_947|Mux2~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux2~4_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux2~4_combout  & ((!\cpu|select_B|Q[15]~2_combout 
// ))) # (!\cpu|comb_947|Mux2~4_combout  & (\cpu|select_B|Q[13]~8_combout ))))

	.dataa(\cpu|select_B|Q[13]~8_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_B|Q[15]~2_combout ),
	.datad(\cpu|comb_947|Mux2~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~5 .lut_mask = 16'hCF22;
defparam \cpu|comb_947|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [0]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \cpu|select_A|Q[0]~59 (
// Equation(s):
// \cpu|select_A|Q[0]~59_combout  = (\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~59 .lut_mask = 16'h8000;
defparam \cpu|select_A|Q[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \cpu|select_A|Q[0]~58 (
// Equation(s):
// \cpu|select_A|Q[0]~58_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~58 .lut_mask = 16'h20C0;
defparam \cpu|select_A|Q[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \cpu|select_RA|Q[0]~63 (
// Equation(s):
// \cpu|select_RA|Q[0]~63_combout  = (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[6]~36_combout ) # ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[7]~32_combout )))) # 
// (!\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[7]~32_combout ))))

	.dataa(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[7]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0]~63 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \cpu|select_RA|Q~62 (
// Equation(s):
// \cpu|select_RA|Q~62_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[5]~26_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// ((\cpu|select_control_RA[5]~28_combout )))))

	.dataa(\cpu|select_control_RA[5]~26_combout ),
	.datab(\cpu|select_control_RA[5]~28_combout ),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~62 .lut_mask = 16'hA0C0;
defparam \cpu|select_RA|Q~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \cpu|select_RA|Q[0]~61 (
// Equation(s):
// \cpu|select_RA|Q[0]~61_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[4]~19_combout )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[4]~19_combout ))))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[4]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0]~61 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [0]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \cpu|select_RA|Q[0]~60 (
// Equation(s):
// \cpu|select_RA|Q[0]~60_combout  = (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|select_control_RA[1]~11_combout  & (\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|select_control_RA[1]~11_combout ),
	.datab(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0]~60 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \cpu|select_RA|Q[0] (
// Equation(s):
// \cpu|select_RA|Q [0] = (\cpu|select_RA|Q[0]~63_combout ) # ((\cpu|select_RA|Q~62_combout ) # ((\cpu|select_RA|Q[0]~61_combout ) # (\cpu|select_RA|Q[0]~60_combout )))

	.dataa(\cpu|select_RA|Q[0]~63_combout ),
	.datab(\cpu|select_RA|Q~62_combout ),
	.datac(\cpu|select_RA|Q[0]~61_combout ),
	.datad(\cpu|select_RA|Q[0]~60_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [0]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0] .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \cpu|select_A|Q[0]~38 (
// Equation(s):
// \cpu|select_A|Q[0]~38_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~38 .lut_mask = 16'hFCCC;
defparam \cpu|select_A|Q[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \cpu|select_A|Q[0]~60 (
// Equation(s):
// \cpu|select_A|Q[0]~60_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|select_A|Q[0]~38_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_A|Q[0]~38_combout  & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [0]))))) # (!\cpu|select_A|three_two_translator|15~6_combout  & (((\cpu|select_A|Q[0]~38_combout ))))

	.dataa(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|select_A|Q[0]~38_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~60 .lut_mask = 16'hBBC0;
defparam \cpu|select_A|Q[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \cpu|select_RB|Q[0]~60 (
// Equation(s):
// \cpu|select_RB|Q[0]~60_combout  = (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[1]~5_combout  & \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[2]~9_combout  & (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_control_RB[2]~9_combout ),
	.datab(\cpu|select_control_RB[1]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0]~60 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \cpu|select_RB|Q[0]~61 (
// Equation(s):
// \cpu|select_RB|Q[0]~61_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[3]~20_combout ) # ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[3]~20_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0]~61 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \cpu|select_RB|Q~62 (
// Equation(s):
// \cpu|select_RB|Q~62_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~31_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[5]~33_combout ))))

	.dataa(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\cpu|select_control_RB[5]~33_combout ),
	.datad(\cpu|select_control_RB[5]~31_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~62 .lut_mask = 16'hA820;
defparam \cpu|select_RB|Q~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \cpu|select_RB|Q[0]~63 (
// Equation(s):
// \cpu|select_RB|Q[0]~63_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[6]~29_combout )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[6]~29_combout ))))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[6]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0]~63 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \cpu|select_RB|Q[0] (
// Equation(s):
// \cpu|select_RB|Q [0] = (\cpu|select_RB|Q[0]~60_combout ) # ((\cpu|select_RB|Q[0]~61_combout ) # ((\cpu|select_RB|Q~62_combout ) # (\cpu|select_RB|Q[0]~63_combout )))

	.dataa(\cpu|select_RB|Q[0]~60_combout ),
	.datab(\cpu|select_RB|Q[0]~61_combout ),
	.datac(\cpu|select_RB|Q~62_combout ),
	.datad(\cpu|select_RB|Q[0]~63_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [0]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \cpu|select_A|Q[0]~61 (
// Equation(s):
// \cpu|select_A|Q[0]~61_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & (((\cpu|select_A|Q[0]~60_combout )))) # (!\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|select_A|Q[0]~60_combout  & ((\cpu|select_RB|Q [0]))) # 
// (!\cpu|select_A|Q[0]~60_combout  & (\cpu|select_RA|Q [0]))))

	.dataa(\cpu|select_RA|Q [0]),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|select_A|Q[0]~60_combout ),
	.datad(\cpu|select_RB|Q [0]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~61 .lut_mask = 16'hF2C2;
defparam \cpu|select_A|Q[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \cpu|select_A|Q[0]~62 (
// Equation(s):
// \cpu|select_A|Q[0]~62_combout  = (\cpu|select_A|Q[0]~59_combout ) # ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|select_A|Q[0]~41_combout  & \cpu|select_A|Q[0]~61_combout )))

	.dataa(\cpu|select_A|Q[0]~59_combout ),
	.datab(\cpu|select_A|Q[0]~41_combout ),
	.datac(\cpu|select_A|Q[0]~58_combout ),
	.datad(\cpu|select_A|Q[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~62 .lut_mask = 16'hFEFA;
defparam \cpu|select_A|Q[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \cpu|select_RB|Q[9]~25 (
// Equation(s):
// \cpu|select_RB|Q[9]~25_combout  = (\cpu|select_control_RB[3]~20_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|select_control_RB[3]~20_combout  & (\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|select_control_RB[3]~20_combout ),
	.datab(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9]~25 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(\cpu|comb_947|F [9]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \cpu|select_RB|Q~26 (
// Equation(s):
// \cpu|select_RB|Q~26_combout  = (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~31_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[5]~33_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|select_control_RB[5]~33_combout ),
	.datac(\cpu|select_control_RB[5]~31_combout ),
	.datad(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~26 .lut_mask = 16'hE400;
defparam \cpu|select_RB|Q~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \cpu|select_RB|Q[9]~24 (
// Equation(s):
// \cpu|select_RB|Q[9]~24_combout  = (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RB[2]~9_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RB[1]~5_combout  & (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RB[1]~5_combout ),
	.datab(\cpu|select_control_RB[2]~9_combout ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9]~24 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [9]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \cpu|select_RB|Q[9]~27 (
// Equation(s):
// \cpu|select_RB|Q[9]~27_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[6]~29_combout )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[6]~29_combout ))))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[6]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9]~27 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \cpu|select_RB|Q[9] (
// Equation(s):
// \cpu|select_RB|Q [9] = (\cpu|select_RB|Q[9]~25_combout ) # ((\cpu|select_RB|Q~26_combout ) # ((\cpu|select_RB|Q[9]~24_combout ) # (\cpu|select_RB|Q[9]~27_combout )))

	.dataa(\cpu|select_RB|Q[9]~25_combout ),
	.datab(\cpu|select_RB|Q~26_combout ),
	.datac(\cpu|select_RB|Q[9]~24_combout ),
	.datad(\cpu|select_RB|Q[9]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [9]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \cpu|select_B|Q[9]~19 (
// Equation(s):
// \cpu|select_B|Q[9]~19_combout  = (\cpu|select_B|three_two_translator|15~1_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_B|three_two_translator|15~0_combout  & \cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_B|three_two_translator|15~1_combout  & (\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_B|three_two_translator|15~1_combout ),
	.datab(\cpu|select_B|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[9]~19 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~5 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~5_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~5 .lut_mask = 16'h3000;
defparam \cpu|select_B|three_two_translator|15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \cpu|select_B|Q[9]~18 (
// Equation(s):
// \cpu|select_B|Q[9]~18_combout  = (\cpu|select_B|three_two_translator|15~3_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [9]) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_B|three_two_translator|15~5_combout )))) 
// # (!\cpu|select_B|three_two_translator|15~3_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_B|three_two_translator|15~5_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\cpu|select_B|three_two_translator|15~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[9]~18 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \cpu|select_B|Q[9]~20 (
// Equation(s):
// \cpu|select_B|Q[9]~20_combout  = (\cpu|select_B|Q[9]~19_combout ) # ((\cpu|select_B|Q[9]~18_combout ) # ((\cpu|select_RA|Q [9] & \cpu|select_B|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_RA|Q [9]),
	.datab(\cpu|select_B|Q[9]~19_combout ),
	.datac(\cpu|select_B|three_two_translator|15~4_combout ),
	.datad(\cpu|select_B|Q[9]~18_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[9]~20 .lut_mask = 16'hFFEC;
defparam \cpu|select_B|Q[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \cpu|select_B|Q[9] (
// Equation(s):
// \cpu|select_B|Q [9] = (\cpu|select_B|Q[9]~20_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [9]))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_RB|Q [9]),
	.datac(\cpu|select_B|Q[9]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_B|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[9] .lut_mask = 16'hF8F8;
defparam \cpu|select_B|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \cpu|select_RB|Q[4]~47 (
// Equation(s):
// \cpu|select_RB|Q[4]~47_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[6]~29_combout  & \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|select_control_RB[6]~29_combout  & (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|select_control_RB[6]~29_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4]~47 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \cpu|select_RB|Q[4]~45 (
// Equation(s):
// \cpu|select_RB|Q[4]~45_combout  = (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[3]~20_combout ) # ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[3]~20_combout ),
	.datac(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4]~45 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \cpu|select_RB|Q[4]~44 (
// Equation(s):
// \cpu|select_RB|Q[4]~44_combout  = (\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[1]~5_combout ) # ((\cpu|select_control_RB[2]~9_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RB[2]~9_combout  & (\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[2]~9_combout ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[1]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4]~44 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [4]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \cpu|select_RB|Q~46 (
// Equation(s):
// \cpu|select_RB|Q~46_combout  = (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~31_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[5]~33_combout ))))

	.dataa(\cpu|select_control_RB[5]~33_combout ),
	.datab(\cpu|select_control_RB[5]~31_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~46 .lut_mask = 16'hCA00;
defparam \cpu|select_RB|Q~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \cpu|select_RB|Q[4] (
// Equation(s):
// \cpu|select_RB|Q [4] = (\cpu|select_RB|Q[4]~47_combout ) # ((\cpu|select_RB|Q[4]~45_combout ) # ((\cpu|select_RB|Q[4]~44_combout ) # (\cpu|select_RB|Q~46_combout )))

	.dataa(\cpu|select_RB|Q[4]~47_combout ),
	.datab(\cpu|select_RB|Q[4]~45_combout ),
	.datac(\cpu|select_RB|Q[4]~44_combout ),
	.datad(\cpu|select_RB|Q~46_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [4]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \cpu|select_A|Q[4]~39 (
// Equation(s):
// \cpu|select_A|Q[4]~39_combout  = (\cpu|select_A|Q[0]~38_combout  & (\cpu|select_A|three_two_translator|15~6_combout )) # (!\cpu|select_A|Q[0]~38_combout  & ((\cpu|select_A|three_two_translator|15~6_combout  & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [4])) # (!\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|select_RA|Q [4])))))

	.dataa(\cpu|select_A|Q[0]~38_combout ),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|select_RA|Q [4]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~39 .lut_mask = 16'hD9C8;
defparam \cpu|select_A|Q[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \cpu|select_A|Q[4]~40 (
// Equation(s):
// \cpu|select_A|Q[4]~40_combout  = (\cpu|select_A|Q[0]~38_combout  & ((\cpu|select_A|Q[4]~39_combout  & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_A|Q[4]~39_combout  & ((\cpu|select_RB|Q [4]))))) # (!\cpu|select_A|Q[0]~38_combout  & 
// (((\cpu|select_A|Q[4]~39_combout ))))

	.dataa(\cpu|select_A|Q[0]~38_combout ),
	.datab(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_RB|Q [4]),
	.datad(\cpu|select_A|Q[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~40 .lut_mask = 16'hDDA0;
defparam \cpu|select_A|Q[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \cpu|select_A|Q[4]~36 (
// Equation(s):
// \cpu|select_A|Q[4]~36_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~36 .lut_mask = 16'h08A0;
defparam \cpu|select_A|Q[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [4]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \cpu|select_A|Q[4]~37 (
// Equation(s):
// \cpu|select_A|Q[4]~37_combout  = (\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~37 .lut_mask = 16'h8000;
defparam \cpu|select_A|Q[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \cpu|select_A|Q[4]~42 (
// Equation(s):
// \cpu|select_A|Q[4]~42_combout  = (\cpu|select_A|Q[4]~36_combout ) # ((\cpu|select_A|Q[4]~37_combout ) # ((\cpu|select_A|Q[4]~40_combout  & \cpu|select_A|Q[0]~41_combout )))

	.dataa(\cpu|select_A|Q[4]~40_combout ),
	.datab(\cpu|select_A|Q[4]~36_combout ),
	.datac(\cpu|select_A|Q[4]~37_combout ),
	.datad(\cpu|select_A|Q[0]~41_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~42 .lut_mask = 16'hFEFC;
defparam \cpu|select_A|Q[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \cpu|select_RA|Q[7]~34 (
// Equation(s):
// \cpu|select_RA|Q[7]~34_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RA[6]~36_combout  & \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|select_control_RA[6]~36_combout  & (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~34 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(\cpu|comb_947|F [7]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \cpu|select_RA|Q[7]~35 (
// Equation(s):
// \cpu|select_RA|Q[7]~35_combout  = (\cpu|select_RA|Q[7]~34_combout ) # ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[5]~37_combout ))

	.dataa(gnd),
	.datab(\cpu|select_RA|Q[7]~34_combout ),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[5]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~35 .lut_mask = 16'hFCCC;
defparam \cpu|select_RA|Q[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \cpu|select_RA|Q[7]~33 (
// Equation(s):
// \cpu|select_RA|Q[7]~33_combout  = (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[3]~25_combout ) # ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[4]~19_combout )))) # 
// (!\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q  & (((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[4]~19_combout ))))

	.dataa(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[3]~25_combout ),
	.datac(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[4]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~33 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \cpu|select_RA|Q[7]~32 (
// Equation(s):
// \cpu|select_RA|Q[7]~32_combout  = (\cpu|select_control_RA[2]~15_combout  & ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RA[1]~11_combout  & \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RA[2]~15_combout  & (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RA[2]~15_combout ),
	.datab(\cpu|select_control_RA[1]~11_combout ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~32 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \cpu|select_RA|Q[7] (
// Equation(s):
// \cpu|select_RA|Q [7] = (\cpu|select_RA|Q[7]~35_combout ) # ((\cpu|select_RA|Q[7]~33_combout ) # (\cpu|select_RA|Q[7]~32_combout ))

	.dataa(\cpu|select_RA|Q[7]~35_combout ),
	.datab(gnd),
	.datac(\cpu|select_RA|Q[7]~33_combout ),
	.datad(\cpu|select_RA|Q[7]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [7]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7] .lut_mask = 16'hFFFA;
defparam \cpu|select_RA|Q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \cpu|select_A|Q[7]~24 (
// Equation(s):
// \cpu|select_A|Q[7]~24_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [7])))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~24 .lut_mask = 16'hC480;
defparam \cpu|select_A|Q[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [7]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \cpu|select_A|Q[7]~25 (
// Equation(s):
// \cpu|select_A|Q[7]~25_combout  = (\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_A|three_two_translator|15~1_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|three_two_translator|15~7_combout )))) # 
// (!\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q  & (((\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|three_two_translator|15~7_combout ))))

	.dataa(\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_A|three_two_translator|15~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~25 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \cpu|select_A|Q[7]~26 (
// Equation(s):
// \cpu|select_A|Q[7]~26_combout  = (\cpu|select_A|Q[7]~24_combout ) # ((\cpu|select_A|Q[7]~25_combout ) # ((\cpu|select_RA|Q [7] & \cpu|select_A|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_RA|Q [7]),
	.datab(\cpu|select_A|three_two_translator|15~4_combout ),
	.datac(\cpu|select_A|Q[7]~24_combout ),
	.datad(\cpu|select_A|Q[7]~25_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~26 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \cpu|select_A|Q[7]~27 (
// Equation(s):
// \cpu|select_A|Q[7]~27_combout  = (\cpu|select_A|Q[7]~26_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [7]))

	.dataa(gnd),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_A|Q[7]~26_combout ),
	.datad(\cpu|select_RB|Q [7]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~27 .lut_mask = 16'hFCF0;
defparam \cpu|select_A|Q[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \cpu|select_B|Q[0]~36 (
// Equation(s):
// \cpu|select_B|Q[0]~36_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21])))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~36 .lut_mask = 16'hCC3F;
defparam \cpu|select_B|Q[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \cpu|select_B|Q[4]~41 (
// Equation(s):
// \cpu|select_B|Q[4]~41_combout  = (\cpu|select_B|Q[4]~40_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & !\cpu|select_B|Q[0]~36_combout ))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|Q[4]~40_combout ),
	.datac(gnd),
	.datad(\cpu|select_B|Q[0]~36_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~41 .lut_mask = 16'hCCEE;
defparam \cpu|select_B|Q[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \cpu|select_B|Q[0]~37 (
// Equation(s):
// \cpu|select_B|Q[0]~37_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~37 .lut_mask = 16'hFCF0;
defparam \cpu|select_B|Q[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~6 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~6_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~6 .lut_mask = 16'h3300;
defparam \cpu|select_B|three_two_translator|15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \cpu|select_B|Q[3]~42 (
// Equation(s):
// \cpu|select_B|Q[3]~42_combout  = (\cpu|select_B|Q[0]~37_combout  & (((\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q )) # (!\cpu|select_B|three_two_translator|15~6_combout ))) # (!\cpu|select_B|Q[0]~37_combout  & 
// (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\cpu|select_B|Q[0]~37_combout ),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~42 .lut_mask = 16'hE6A2;
defparam \cpu|select_B|Q[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \cpu|select_RA|Q[3]~48 (
// Equation(s):
// \cpu|select_RA|Q[3]~48_combout  = (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|select_control_RA[1]~11_combout  & (\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|select_control_RA[1]~11_combout ),
	.datab(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3]~48 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \cpu|select_RA|Q[3]~51 (
// Equation(s):
// \cpu|select_RA|Q[3]~51_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[6]~36_combout )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[6]~36_combout ))))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[6]~36_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3]~51 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \cpu|select_RA|Q[3]~49 (
// Equation(s):
// \cpu|select_RA|Q[3]~49_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[4]~19_combout )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[4]~19_combout ))))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[4]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3]~49 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [3]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \cpu|select_RA|Q~50 (
// Equation(s):
// \cpu|select_RA|Q~50_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[5]~26_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// ((\cpu|select_control_RA[5]~28_combout )))))

	.dataa(\cpu|select_control_RA[5]~26_combout ),
	.datab(\cpu|select_control_RA[5]~28_combout ),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~50 .lut_mask = 16'hA0C0;
defparam \cpu|select_RA|Q~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \cpu|select_RA|Q[3] (
// Equation(s):
// \cpu|select_RA|Q [3] = (\cpu|select_RA|Q[3]~48_combout ) # ((\cpu|select_RA|Q[3]~51_combout ) # ((\cpu|select_RA|Q[3]~49_combout ) # (\cpu|select_RA|Q~50_combout )))

	.dataa(\cpu|select_RA|Q[3]~48_combout ),
	.datab(\cpu|select_RA|Q[3]~51_combout ),
	.datac(\cpu|select_RA|Q[3]~49_combout ),
	.datad(\cpu|select_RA|Q~50_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [3]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3] .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \cpu|select_RB|Q[3]~49 (
// Equation(s):
// \cpu|select_RB|Q[3]~49_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[3]~20_combout ) # ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q  & (((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RB[3]~20_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3]~49 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \cpu|select_RB|Q[3]~51 (
// Equation(s):
// \cpu|select_RB|Q[3]~51_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[6]~29_combout  & \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|select_control_RB[6]~29_combout  & (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|select_control_RB[6]~29_combout ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3]~51 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \cpu|select_RB|Q~50 (
// Equation(s):
// \cpu|select_RB|Q~50_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~31_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[5]~33_combout ))))

	.dataa(\cpu|select_control_RB[5]~33_combout ),
	.datab(\cpu|select_control_RB[5]~31_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~50 .lut_mask = 16'hCA00;
defparam \cpu|select_RB|Q~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \cpu|select_RB|Q[3]~48 (
// Equation(s):
// \cpu|select_RB|Q[3]~48_combout  = (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[1]~5_combout  & \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[2]~9_combout  & (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[2]~9_combout ),
	.datab(\cpu|select_control_RB[1]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3]~48 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \cpu|select_RB|Q[3] (
// Equation(s):
// \cpu|select_RB|Q [3] = (\cpu|select_RB|Q[3]~49_combout ) # ((\cpu|select_RB|Q[3]~51_combout ) # ((\cpu|select_RB|Q~50_combout ) # (\cpu|select_RB|Q[3]~48_combout )))

	.dataa(\cpu|select_RB|Q[3]~49_combout ),
	.datab(\cpu|select_RB|Q[3]~51_combout ),
	.datac(\cpu|select_RB|Q~50_combout ),
	.datad(\cpu|select_RB|Q[3]~48_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [3]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \cpu|select_B|Q[3]~43 (
// Equation(s):
// \cpu|select_B|Q[3]~43_combout  = (\cpu|select_B|Q[3]~42_combout  & (((\cpu|select_RB|Q [3]) # (\cpu|select_B|three_two_translator|15~6_combout )))) # (!\cpu|select_B|Q[3]~42_combout  & (\cpu|select_RA|Q [3] & 
// ((!\cpu|select_B|three_two_translator|15~6_combout ))))

	.dataa(\cpu|select_B|Q[3]~42_combout ),
	.datab(\cpu|select_RA|Q [3]),
	.datac(\cpu|select_RB|Q [3]),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~43 .lut_mask = 16'hAAE4;
defparam \cpu|select_B|Q[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \cpu|select_B|Q[3]~44 (
// Equation(s):
// \cpu|select_B|Q[3]~44_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & ((\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|select_B|Q[3]~43_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & (\cpu|select_B|Q[3]~43_combout ))

	.dataa(\cpu|select_B|Q[3]~43_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~44 .lut_mask = 16'hE2AA;
defparam \cpu|select_B|Q[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \cpu|select_B|Q[3]~45 (
// Equation(s):
// \cpu|select_B|Q[3]~45_combout  = (\cpu|select_B|Q[0]~36_combout  & ((\cpu|select_B|Q[3]~44_combout ))) # (!\cpu|select_B|Q[0]~36_combout  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ))

	.dataa(\cpu|select_B|Q[0]~36_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_B|Q[3]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~45 .lut_mask = 16'hE4E4;
defparam \cpu|select_B|Q[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [2]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \cpu|select_B|Q[2]~47 (
// Equation(s):
// \cpu|select_B|Q[2]~47_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~47 .lut_mask = 16'h8000;
defparam \cpu|select_B|Q[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \cpu|select_B|Q[2]~46 (
// Equation(s):
// \cpu|select_B|Q[2]~46_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [21])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~46 .lut_mask = 16'h2280;
defparam \cpu|select_B|Q[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \cpu|select_RB|Q[2]~53 (
// Equation(s):
// \cpu|select_RB|Q[2]~53_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[3]~20_combout ) # ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q  & (((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[3]~20_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2]~53 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \cpu|select_RB|Q[2]~52 (
// Equation(s):
// \cpu|select_RB|Q[2]~52_combout  = (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[1]~5_combout  & \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[2]~9_combout  & (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RB[2]~9_combout ),
	.datab(\cpu|select_control_RB[1]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2]~52 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \cpu|select_RB|Q~54 (
// Equation(s):
// \cpu|select_RB|Q~54_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (\cpu|select_control_RB[5]~31_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// ((\cpu|select_control_RB[5]~33_combout )))))

	.dataa(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[5]~31_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|select_control_RB[5]~33_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~54 .lut_mask = 16'h8A80;
defparam \cpu|select_RB|Q~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [2]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \cpu|select_RB|Q[2]~55 (
// Equation(s):
// \cpu|select_RB|Q[2]~55_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[6]~29_combout )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[6]~29_combout ))))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[6]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2]~55 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \cpu|select_RB|Q[2] (
// Equation(s):
// \cpu|select_RB|Q [2] = (\cpu|select_RB|Q[2]~53_combout ) # ((\cpu|select_RB|Q[2]~52_combout ) # ((\cpu|select_RB|Q~54_combout ) # (\cpu|select_RB|Q[2]~55_combout )))

	.dataa(\cpu|select_RB|Q[2]~53_combout ),
	.datab(\cpu|select_RB|Q[2]~52_combout ),
	.datac(\cpu|select_RB|Q~54_combout ),
	.datad(\cpu|select_RB|Q[2]~55_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [2]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \cpu|select_B|Q[2]~48 (
// Equation(s):
// \cpu|select_B|Q[2]~48_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[0]~37_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q )) # (!\cpu|select_B|Q[0]~37_combout  & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))) # (!\cpu|select_B|three_two_translator|15~6_combout  & (((\cpu|select_B|Q[0]~37_combout ))))

	.dataa(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\cpu|select_B|Q[0]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~48 .lut_mask = 16'hBBC0;
defparam \cpu|select_B|Q[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \cpu|select_RA|Q[2]~53 (
// Equation(s):
// \cpu|select_RA|Q[2]~53_combout  = (\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[4]~19_combout ) # ((\cpu|select_control_RA[3]~25_combout  & \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RA[3]~25_combout  & (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[3]~25_combout ),
	.datac(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[4]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2]~53 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \cpu|select_RA|Q[2]~52 (
// Equation(s):
// \cpu|select_RA|Q[2]~52_combout  = (\cpu|select_control_RA[2]~15_combout  & ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[1]~11_combout )))) # 
// (!\cpu|select_control_RA[2]~15_combout  & (((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[1]~11_combout ))))

	.dataa(\cpu|select_control_RA[2]~15_combout ),
	.datab(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2]~52 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \cpu|select_RA|Q[2]~55 (
// Equation(s):
// \cpu|select_RA|Q[2]~55_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RA[6]~36_combout  & \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|select_control_RA[6]~36_combout  & ((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2]~55 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \cpu|select_RA|Q~54 (
// Equation(s):
// \cpu|select_RA|Q~54_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[5]~26_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// ((\cpu|select_control_RA[5]~28_combout )))))

	.dataa(\cpu|select_control_RA[5]~26_combout ),
	.datab(\cpu|select_control_RA[5]~28_combout ),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~54 .lut_mask = 16'hA0C0;
defparam \cpu|select_RA|Q~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \cpu|select_RA|Q[2] (
// Equation(s):
// \cpu|select_RA|Q [2] = (\cpu|select_RA|Q[2]~53_combout ) # ((\cpu|select_RA|Q[2]~52_combout ) # ((\cpu|select_RA|Q[2]~55_combout ) # (\cpu|select_RA|Q~54_combout )))

	.dataa(\cpu|select_RA|Q[2]~53_combout ),
	.datab(\cpu|select_RA|Q[2]~52_combout ),
	.datac(\cpu|select_RA|Q[2]~55_combout ),
	.datad(\cpu|select_RA|Q~54_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [2]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2] .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \cpu|select_B|Q[2]~49 (
// Equation(s):
// \cpu|select_B|Q[2]~49_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & (((\cpu|select_B|Q[2]~48_combout )))) # (!\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[2]~48_combout  & (\cpu|select_RB|Q [2])) # 
// (!\cpu|select_B|Q[2]~48_combout  & ((\cpu|select_RA|Q [2])))))

	.dataa(\cpu|select_RB|Q [2]),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|select_B|Q[2]~48_combout ),
	.datad(\cpu|select_RA|Q [2]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~49 .lut_mask = 16'hE3E0;
defparam \cpu|select_B|Q[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \cpu|select_B|Q[2]~50 (
// Equation(s):
// \cpu|select_B|Q[2]~50_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & 
// ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21])))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~50 .lut_mask = 16'h0C3F;
defparam \cpu|select_B|Q[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \cpu|select_B|Q[2]~51 (
// Equation(s):
// \cpu|select_B|Q[2]~51_combout  = (\cpu|select_B|Q[2]~47_combout ) # ((\cpu|select_B|Q[2]~46_combout ) # ((\cpu|select_B|Q[2]~49_combout  & \cpu|select_B|Q[2]~50_combout )))

	.dataa(\cpu|select_B|Q[2]~47_combout ),
	.datab(\cpu|select_B|Q[2]~46_combout ),
	.datac(\cpu|select_B|Q[2]~49_combout ),
	.datad(\cpu|select_B|Q[2]~50_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~51 .lut_mask = 16'hFEEE;
defparam \cpu|select_B|Q[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \cpu|select_B|Q[0]~59 (
// Equation(s):
// \cpu|select_B|Q[0]~59_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[0]~37_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_B|Q[0]~37_combout  & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [0]))))) # (!\cpu|select_B|three_two_translator|15~6_combout  & (((\cpu|select_B|Q[0]~37_combout ))))

	.dataa(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\cpu|select_B|Q[0]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~59 .lut_mask = 16'hBBC0;
defparam \cpu|select_B|Q[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \cpu|select_B|Q[0]~60 (
// Equation(s):
// \cpu|select_B|Q[0]~60_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & (((\cpu|select_B|Q[0]~59_combout )))) # (!\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[0]~59_combout  & ((\cpu|select_RB|Q [0]))) # 
// (!\cpu|select_B|Q[0]~59_combout  & (\cpu|select_RA|Q [0]))))

	.dataa(\cpu|select_RA|Q [0]),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|select_B|Q[0]~59_combout ),
	.datad(\cpu|select_RB|Q [0]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~60 .lut_mask = 16'hF2C2;
defparam \cpu|select_B|Q[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \cpu|select_B|Q[0]~57 (
// Equation(s):
// \cpu|select_B|Q[0]~57_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [21] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~57 .lut_mask = 16'h40A0;
defparam \cpu|select_B|Q[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \cpu|select_B|Q[0]~58 (
// Equation(s):
// \cpu|select_B|Q[0]~58_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~58 .lut_mask = 16'h8000;
defparam \cpu|select_B|Q[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \cpu|select_B|Q[0]~61 (
// Equation(s):
// \cpu|select_B|Q[0]~61_combout  = (\cpu|select_B|Q[0]~57_combout ) # ((\cpu|select_B|Q[0]~58_combout ) # ((\cpu|select_B|Q[0]~60_combout  & \cpu|select_B|Q[2]~50_combout )))

	.dataa(\cpu|select_B|Q[0]~60_combout ),
	.datab(\cpu|select_B|Q[0]~57_combout ),
	.datac(\cpu|select_B|Q[0]~58_combout ),
	.datad(\cpu|select_B|Q[2]~50_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~61 .lut_mask = 16'hFEFC;
defparam \cpu|select_B|Q[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & ((\cpu|select_A|Q[6]~30_combout ) # ((\cpu|select_RB|Q [6] & \cpu|select_A|three_two_translator|15~3_combout ))))

	.dataa(\cpu|select_RB|Q [6]),
	.datab(\cpu|select_A|Q[6]~30_combout ),
	.datac(\cpu|select_B|Q[0]~61_combout ),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0 .lut_mask = 16'hE0C0;
defparam \cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \cpu|select_RB|Q[5]~41 (
// Equation(s):
// \cpu|select_RB|Q[5]~41_combout  = (\cpu|select_control_RB[3]~20_combout  & ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|select_control_RB[3]~20_combout  & (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|select_control_RB[3]~20_combout ),
	.datab(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5]~41 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(\cpu|comb_947|F [5]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \cpu|select_RB|Q~42 (
// Equation(s):
// \cpu|select_RB|Q~42_combout  = (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~31_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[5]~33_combout ))))

	.dataa(\cpu|select_control_RB[5]~33_combout ),
	.datab(\cpu|select_control_RB[5]~31_combout ),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~42 .lut_mask = 16'hC0A0;
defparam \cpu|select_RB|Q~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \cpu|select_RB|Q[5]~40 (
// Equation(s):
// \cpu|select_RB|Q[5]~40_combout  = (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[2]~9_combout )))) # 
// (!\cpu|select_control_RB[1]~5_combout  & (\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[2]~9_combout ))))

	.dataa(\cpu|select_control_RB[1]~5_combout ),
	.datab(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5]~40 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \cpu|select_RB|Q[5]~43 (
// Equation(s):
// \cpu|select_RB|Q[5]~43_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[6]~29_combout )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[6]~29_combout ))))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[6]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5]~43 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \cpu|select_RB|Q[5] (
// Equation(s):
// \cpu|select_RB|Q [5] = (\cpu|select_RB|Q[5]~41_combout ) # ((\cpu|select_RB|Q~42_combout ) # ((\cpu|select_RB|Q[5]~40_combout ) # (\cpu|select_RB|Q[5]~43_combout )))

	.dataa(\cpu|select_RB|Q[5]~41_combout ),
	.datab(\cpu|select_RB|Q~42_combout ),
	.datac(\cpu|select_RB|Q[5]~40_combout ),
	.datad(\cpu|select_RB|Q[5]~43_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [5]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \cpu|select_A|Q[5]~32 (
// Equation(s):
// \cpu|select_A|Q[5]~32_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [5])))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~32 .lut_mask = 16'hC480;
defparam \cpu|select_A|Q[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \cpu|select_A|Q[5]~33 (
// Equation(s):
// \cpu|select_A|Q[5]~33_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_A|three_two_translator|15~7_combout  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_A|three_two_translator|15~1_combout  & (\cpu|select_A|three_two_translator|15~7_combout  & ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|three_two_translator|15~1_combout ),
	.datab(\cpu|select_A|three_two_translator|15~7_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~33 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \cpu|select_RA|Q[5]~41 (
// Equation(s):
// \cpu|select_RA|Q[5]~41_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[4]~19_combout )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[4]~19_combout ))))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[4]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5]~41 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \cpu|select_RA|Q~42 (
// Equation(s):
// \cpu|select_RA|Q~42_combout  = (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[5]~26_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// ((\cpu|select_control_RA[5]~28_combout )))))

	.dataa(\cpu|select_control_RA[5]~26_combout ),
	.datab(\cpu|select_control_RA[5]~28_combout ),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~42 .lut_mask = 16'hA0C0;
defparam \cpu|select_RA|Q~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \cpu|select_RA|Q[5]~43 (
// Equation(s):
// \cpu|select_RA|Q[5]~43_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[6]~36_combout  & \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|select_control_RA[6]~36_combout  & (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5]~43 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \cpu|select_RA|Q[5]~40 (
// Equation(s):
// \cpu|select_RA|Q[5]~40_combout  = (\cpu|select_control_RA[2]~15_combout  & ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[1]~11_combout  & \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[2]~15_combout  & (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[2]~15_combout ),
	.datab(\cpu|select_control_RA[1]~11_combout ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5]~40 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \cpu|select_RA|Q[5] (
// Equation(s):
// \cpu|select_RA|Q [5] = (\cpu|select_RA|Q[5]~41_combout ) # ((\cpu|select_RA|Q~42_combout ) # ((\cpu|select_RA|Q[5]~43_combout ) # (\cpu|select_RA|Q[5]~40_combout )))

	.dataa(\cpu|select_RA|Q[5]~41_combout ),
	.datab(\cpu|select_RA|Q~42_combout ),
	.datac(\cpu|select_RA|Q[5]~43_combout ),
	.datad(\cpu|select_RA|Q[5]~40_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [5]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5] .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \cpu|select_A|Q[5]~34 (
// Equation(s):
// \cpu|select_A|Q[5]~34_combout  = (\cpu|select_A|Q[5]~32_combout ) # ((\cpu|select_A|Q[5]~33_combout ) # ((\cpu|select_A|three_two_translator|15~4_combout  & \cpu|select_RA|Q [5])))

	.dataa(\cpu|select_A|three_two_translator|15~4_combout ),
	.datab(\cpu|select_A|Q[5]~32_combout ),
	.datac(\cpu|select_A|Q[5]~33_combout ),
	.datad(\cpu|select_RA|Q [5]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~34 .lut_mask = 16'hFEFC;
defparam \cpu|select_A|Q[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \cpu|select_A|Q[5]~35 (
// Equation(s):
// \cpu|select_A|Q[5]~35_combout  = (\cpu|select_A|Q[5]~34_combout ) # ((\cpu|select_RB|Q [5] & \cpu|select_A|three_two_translator|15~3_combout ))

	.dataa(\cpu|select_RB|Q [5]),
	.datab(\cpu|select_A|Q[5]~34_combout ),
	.datac(gnd),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~35 .lut_mask = 16'hEECC;
defparam \cpu|select_A|Q[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & ((\cpu|select_A|Q[5]~34_combout ) # ((\cpu|select_RB|Q [5] & \cpu|select_A|three_two_translator|15~3_combout ))))

	.dataa(\cpu|select_RB|Q [5]),
	.datab(\cpu|select_A|Q[5]~34_combout ),
	.datac(\cpu|select_B|Q[0]~61_combout ),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0 .lut_mask = 16'hE0C0;
defparam \cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & \cpu|select_A|Q[3]~47_combout )

	.dataa(gnd),
	.datab(\cpu|select_B|Q[0]~61_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0 .lut_mask = 16'hC0C0;
defparam \cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[1]~56_combout  & \cpu|select_A|Q[0]~62_combout )

	.dataa(gnd),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|select_A|Q[0]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0 .lut_mask = 16'hC0C0;
defparam \cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0_combout  = (\cpu|select_A|Q[2]~52_combout  & \cpu|select_B|Q[0]~61_combout )

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[0]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & \cpu|select_A|Q[1]~57_combout )

	.dataa(gnd),
	.datab(\cpu|select_B|Q[0]~61_combout ),
	.datac(\cpu|select_A|Q[1]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0 .lut_mask = 16'hC0C0;
defparam \cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0_combout  = (\cpu|select_A|Q[1]~57_combout  & \cpu|select_B|Q[1]~56_combout )

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[1]~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0_combout  & ((\cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0_combout ) # 
// ((\cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0_combout  & \cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0_combout )))) # (!\cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0_combout  & 
// (\cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0_combout  & (\cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0_combout  & \cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0_combout  & ((\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[1]~56_combout )))) # (!\cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0_combout  & (\cpu|select_A|Q[2]~52_combout  & (\cpu|select_B|Q[1]~56_combout  & \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0_combout ),
	.datac(\cpu|select_B|Q[1]~56_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & \cpu|select_A|Q[4]~42_combout )

	.dataa(gnd),
	.datab(\cpu|select_B|Q[0]~61_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0 .lut_mask = 16'hC0C0;
defparam \cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0_combout ) # ((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q[1]~56_combout  & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0_combout  & ((\cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q[4]~42_combout )))) # (!\cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0_combout  & (\cpu|select_B|Q[1]~56_combout  & (\cpu|select_A|Q[4]~42_combout  & \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0_combout  & ((\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[5]~35_combout  & 
// \cpu|select_B|Q[1]~56_combout )))) # (!\cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0_combout  & (\cpu|select_A|Q[5]~35_combout  & (\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0_combout  & \cpu|select_B|Q[1]~56_combout )))

	.dataa(\cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[1]~56_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & ((\cpu|select_A|Q[7]~26_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [7]))))

	.dataa(\cpu|select_B|Q[0]~61_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_A|Q[7]~26_combout ),
	.datad(\cpu|select_RB|Q [7]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0 .lut_mask = 16'hA8A0;
defparam \cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0_combout ) # ((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q[6]~31_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0_combout  & (\cpu|select_B|Q[1]~56_combout  & (\cpu|select_A|Q[6]~31_combout  & \cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0_combout )))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \cpu|select_RB|Q[8]~29 (
// Equation(s):
// \cpu|select_RB|Q[8]~29_combout  = (\cpu|select_control_RB[3]~20_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|select_control_RB[3]~20_combout  & (\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|select_control_RB[3]~20_combout ),
	.datab(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8]~29 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \cpu|select_RB|Q[8]~31 (
// Equation(s):
// \cpu|select_RB|Q[8]~31_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[6]~29_combout  & \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|select_control_RB[6]~29_combout  & ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|select_control_RB[6]~29_combout ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8]~31 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(\cpu|comb_947|F [8]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \cpu|select_RB|Q~30 (
// Equation(s):
// \cpu|select_RB|Q~30_combout  = (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~31_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[5]~33_combout ))))

	.dataa(\cpu|select_control_RB[5]~33_combout ),
	.datab(\cpu|select_control_RB[5]~31_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~30 .lut_mask = 16'hCA00;
defparam \cpu|select_RB|Q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [8]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \cpu|select_RB|Q[8]~28 (
// Equation(s):
// \cpu|select_RB|Q[8]~28_combout  = (\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[2]~9_combout ) # ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[1]~5_combout )))) # 
// (!\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[1]~5_combout ))))

	.dataa(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[2]~9_combout ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[1]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8]~28 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \cpu|select_RB|Q[8] (
// Equation(s):
// \cpu|select_RB|Q [8] = (\cpu|select_RB|Q[8]~29_combout ) # ((\cpu|select_RB|Q[8]~31_combout ) # ((\cpu|select_RB|Q~30_combout ) # (\cpu|select_RB|Q[8]~28_combout )))

	.dataa(\cpu|select_RB|Q[8]~29_combout ),
	.datab(\cpu|select_RB|Q[8]~31_combout ),
	.datac(\cpu|select_RB|Q~30_combout ),
	.datad(\cpu|select_RB|Q[8]~28_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & ((\cpu|select_A|Q[8]~23_combout ) # ((\cpu|select_RB|Q [8] & \cpu|select_A|three_two_translator|15~3_combout ))))

	.dataa(\cpu|select_A|Q[8]~23_combout ),
	.datab(\cpu|select_B|Q[0]~61_combout ),
	.datac(\cpu|select_RB|Q [8]),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0 .lut_mask = 16'hC888;
defparam \cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0_combout ) # ((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q[7]~27_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0_combout  & (\cpu|select_B|Q[1]~56_combout  & (\cpu|select_A|Q[7]~27_combout  & \cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0_combout )))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[7]~27_combout ),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & ((\cpu|select_A|Q[9]~20_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [9]))))

	.dataa(\cpu|select_A|Q[9]~20_combout ),
	.datab(\cpu|select_B|Q[0]~61_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_RB|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0 .lut_mask = 16'hC888;
defparam \cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0_combout ) # ((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q [8])))) # (!\cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0_combout  & (\cpu|select_B|Q[1]~56_combout  & (\cpu|select_A|Q [8] & \cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0_combout )))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \cpu|select_RB|Q[10]~23 (
// Equation(s):
// \cpu|select_RB|Q[10]~23_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[6]~29_combout )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[6]~29_combout ))))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[6]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10]~23 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \cpu|select_RB|Q[10]~21 (
// Equation(s):
// \cpu|select_RB|Q[10]~21_combout  = (\cpu|select_control_RB[3]~20_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[4]~13_combout  & \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[3]~20_combout  & (\cpu|select_control_RB[4]~13_combout  & ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RB[3]~20_combout ),
	.datab(\cpu|select_control_RB[4]~13_combout ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10]~21 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \cpu|select_RB|Q~20 (
// Equation(s):
// \cpu|select_RB|Q~20_combout  = (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[1]~2_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[1]~4_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|select_control_RB[1]~4_combout ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~20 .lut_mask = 16'hE040;
defparam \cpu|select_RB|Q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \cpu|select_RB|Q[10]~22 (
// Equation(s):
// \cpu|select_RB|Q[10]~22_combout  = (\cpu|select_RB|Q[10]~21_combout ) # ((\cpu|select_RB|Q~20_combout ) # ((\cpu|select_control_RB[2]~9_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_RB|Q[10]~21_combout ),
	.datab(\cpu|select_control_RB[2]~9_combout ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_RB|Q~20_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10]~22 .lut_mask = 16'hFFEA;
defparam \cpu|select_RB|Q[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \cpu|select_RB|Q[10] (
// Equation(s):
// \cpu|select_RB|Q [10] = (\cpu|select_RB|Q[10]~23_combout ) # ((\cpu|select_RB|Q[10]~22_combout ) # ((\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[5]~34_combout )))

	.dataa(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_RB|Q[10]~23_combout ),
	.datac(\cpu|select_RB|Q[10]~22_combout ),
	.datad(\cpu|select_control_RB[5]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10] .lut_mask = 16'hFEFC;
defparam \cpu|select_RB|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & ((\cpu|select_A|Q[10]~17_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [10]))))

	.dataa(\cpu|select_B|Q[0]~61_combout ),
	.datab(\cpu|select_A|Q[10]~17_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_RB|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0 .lut_mask = 16'hA888;
defparam \cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0_combout  $ (((\cpu|select_B|Q[1]~56_combout  & \cpu|select_A|Q 
// [9]))))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0_combout ),
	.datad(\cpu|select_A|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0_combout  $ (((\cpu|select_B|Q[1]~56_combout  & \cpu|select_A|Q 
// [8]))))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[9].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0_combout  $ (((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[6].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[7]~27_combout ),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[8].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0_combout  $ (((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q[6]~31_combout ))))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[7].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S~combout  = \cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0_combout  $ (\cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q[4]~42_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[0].row|union[5].unit|comb~0_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0_combout  $ (((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[4].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0_combout  = (\cpu|select_A|Q[1]~57_combout  & \cpu|select_B|Q[2]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[1]~57_combout ),
	.datad(\cpu|select_B|Q[2]~51_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0_combout  $ (\cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0_combout  $ 
// (((\cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0_combout  & \cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[0].row|union[1].unit|comb~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0_combout  $ (\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[1]~56_combout ))))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|comb_947|comb_22|union[0].row|union[3].unit|comb~0_combout ),
	.datac(\cpu|select_B|Q[1]~56_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[2]~51_combout  & \cpu|select_A|Q[0]~62_combout )

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_A|Q[0]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0 .lut_mask = 16'hAA00;
defparam \cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0_combout  & ((\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0_combout )))) # (!\cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S~combout  & \cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[2]~51_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S~combout  & (\cpu|select_A|Q[2]~52_combout  & (\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0_combout  & \cpu|select_B|Q[2]~51_combout )))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[2]~51_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q[2]~51_combout  & \cpu|select_A|Q[3]~47_combout )))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[2]~51_combout ),
	.datad(\cpu|select_A|Q[3]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S~combout  = \cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0_combout  $ (\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[5]~35_combout  & 
// \cpu|select_B|Q[1]~56_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[0].row|union[6].unit|comb~0_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[1]~56_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S~combout ) # ((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q[4]~42_combout )))) # (!\cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0_combout  & (\cpu|select_B|Q[2]~51_combout  & (\cpu|select_A|Q[4]~42_combout  & \cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q[5]~35_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0_combout  & (\cpu|select_B|Q[2]~51_combout  & \cpu|select_A|Q[5]~35_combout )))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[2]~51_combout ),
	.datad(\cpu|select_A|Q[5]~35_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q[6]~31_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S~combout  & (\cpu|select_B|Q[2]~51_combout  & (\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0_combout  & \cpu|select_A|Q[6]~31_combout )))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q[7]~27_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S~combout  & (\cpu|select_B|Q[2]~51_combout  & (\cpu|select_A|Q[7]~27_combout  & \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[2]~51_combout  & \cpu|select_A|Q 
// [8]))))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S~combout  = \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S~combout  $ (((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q[4]~42_combout ))))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[4].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[2]~51_combout ),
	.datad(\cpu|select_A|Q[3]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0_combout  = (\cpu|select_A|Q[1]~57_combout  & ((\cpu|select_B|Q[0]~36_combout  & (\cpu|select_B|Q[3]~44_combout )) # (!\cpu|select_B|Q[0]~36_combout  & ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q 
// )))))

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(\cpu|select_B|Q[3]~44_combout ),
	.datac(\cpu|select_B|Q[0]~36_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0 .lut_mask = 16'h8A80;
defparam \cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0_combout  $ (\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[2].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[2]~51_combout ))))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[3].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[2]~51_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0_combout  = (\cpu|select_A|Q[0]~62_combout  & ((\cpu|select_B|Q[0]~36_combout  & (\cpu|select_B|Q[3]~44_combout )) # (!\cpu|select_B|Q[0]~36_combout  & ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q 
// )))))

	.dataa(\cpu|select_A|Q[0]~62_combout ),
	.datab(\cpu|select_B|Q[3]~44_combout ),
	.datac(\cpu|select_B|Q[0]~36_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0 .lut_mask = 16'h8A80;
defparam \cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0_combout  & ((\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0_combout )))) # (!\cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S~combout  & \cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[3]~45_combout )))) # (!\cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S~combout  & (\cpu|select_A|Q[2]~52_combout  & (\cpu|select_B|Q[3]~45_combout  & \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|select_B|Q[3]~45_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[3]~45_combout )))) # (!\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S~combout  & (\cpu|select_A|Q[3]~47_combout  & (\cpu|select_B|Q[3]~45_combout  & \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[3]~45_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q[5]~35_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[6].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[2]~51_combout ),
	.datad(\cpu|select_A|Q[5]~35_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S~combout ) # ((\cpu|select_B|Q[3]~45_combout  & 
// \cpu|select_A|Q[4]~42_combout )))) # (!\cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0_combout  & (\cpu|select_B|Q[3]~45_combout  & (\cpu|select_A|Q[4]~42_combout  & \cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q[6]~31_combout ))))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[7].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S~combout ) # ((\cpu|select_A|Q[5]~35_combout  & 
// \cpu|select_B|Q[3]~45_combout )))) # (!\cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0_combout  & (\cpu|select_A|Q[5]~35_combout  & (\cpu|select_B|Q[3]~45_combout  & \cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[5]~35_combout ),
	.datab(\cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[3]~45_combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[8].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S~combout ) # ((\cpu|select_B|Q[3]~45_combout  & 
// \cpu|select_A|Q[6]~31_combout )))) # (!\cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0_combout  & (\cpu|select_B|Q[3]~45_combout  & (\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S~combout  & \cpu|select_A|Q[6]~31_combout )))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S~combout  = \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[3]~45_combout  & 
// \cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S~combout  = \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S~combout  $ (((\cpu|select_A|Q[5]~35_combout  & 
// \cpu|select_B|Q[3]~45_combout ))))

	.dataa(\cpu|select_A|Q[5]~35_combout ),
	.datab(\cpu|comb_947|comb_22|union[3].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[3]~45_combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0_combout  = (\cpu|select_A|Q[0]~62_combout  & ((\cpu|select_B|Q[4]~40_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & !\cpu|select_B|Q[0]~36_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|Q[4]~40_combout ),
	.datac(\cpu|select_A|Q[0]~62_combout ),
	.datad(\cpu|select_B|Q[0]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0 .lut_mask = 16'hC0E0;
defparam \cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[3]~45_combout ))))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|select_B|Q[3]~45_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0_combout  $ (\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[3].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0_combout  = (\cpu|select_A|Q[1]~57_combout  & ((\cpu|select_B|Q[4]~40_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & !\cpu|select_B|Q[0]~36_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|Q[4]~40_combout ),
	.datac(\cpu|select_A|Q[1]~57_combout ),
	.datad(\cpu|select_B|Q[0]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0 .lut_mask = 16'hC0E0;
defparam \cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0_combout ) # 
// ((\cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0_combout  & \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0_combout  & (\cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[3]~45_combout ))))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[3]~45_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S~combout ) # ((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[4]~41_combout )))) # (!\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0_combout  & (\cpu|select_A|Q[2]~52_combout  & (\cpu|select_B|Q[4]~41_combout  & \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[4]~41_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S~combout  = \cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S~combout  $ (((\cpu|select_B|Q[3]~45_combout  & 
// \cpu|select_A|Q[4]~42_combout ))))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|comb_947|comb_22|union[3].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~41_combout  & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q[4]~42_combout )))) # (!\cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S~combout  & (\cpu|select_B|Q[4]~41_combout  & (\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0_combout  & \cpu|select_A|Q[4]~42_combout )))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[4]~42_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S~combout  = \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S~combout  $ (((\cpu|select_B|Q[3]~45_combout  & 
// \cpu|select_A|Q[6]~31_combout ))))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|comb_947|comb_22|union[3].row|union[5].unit|add|C4~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q[5]~35_combout )))) # (!\cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~41_combout  & (\cpu|select_A|Q[5]~35_combout  & \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q[6]~31_combout )))) # (!\cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S~combout  & (\cpu|select_B|Q[4]~41_combout  & (\cpu|select_A|Q[6]~31_combout  & \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q[6]~31_combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[3]~45_combout  & 
// \cpu|select_A|Q[7]~27_combout )))) # (!\cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S~combout  & (\cpu|select_B|Q[3]~45_combout  & (\cpu|select_A|Q[7]~27_combout  & \cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[8].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q [8])))) # (!\cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S~combout  & (\cpu|select_B|Q[2]~51_combout  & (\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0_combout  & \cpu|select_A|Q [8])))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[9].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[7].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0_combout ) # ((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q [9])))) # (!\cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0_combout  & (\cpu|select_B|Q[1]~56_combout  & (\cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0_combout  & \cpu|select_A|Q [9])))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[8].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|comb_947|comb_22|union[0].row|union[10].unit|comb~0_combout ),
	.datad(\cpu|select_A|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \cpu|select_A|Q[11]~12 (
// Equation(s):
// \cpu|select_A|Q[11]~12_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[11]~12 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \cpu|select_RB|Q[11]~16 (
// Equation(s):
// \cpu|select_RB|Q[11]~16_combout  = (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[1]~5_combout  & \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[2]~9_combout  & (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[2]~9_combout ),
	.datab(\cpu|select_control_RB[1]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11]~16 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \cpu|select_RB|Q~18 (
// Equation(s):
// \cpu|select_RB|Q~18_combout  = (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~31_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[5]~33_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|select_control_RB[5]~33_combout ),
	.datac(\cpu|select_control_RB[5]~31_combout ),
	.datad(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~18 .lut_mask = 16'hE400;
defparam \cpu|select_RB|Q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \cpu|select_RB|Q[11]~19 (
// Equation(s):
// \cpu|select_RB|Q[11]~19_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[6]~29_combout  & \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|select_control_RB[6]~29_combout  & (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|select_control_RB[6]~29_combout ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11]~19 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [11]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \cpu|select_RB|Q[11]~17 (
// Equation(s):
// \cpu|select_RB|Q[11]~17_combout  = (\cpu|select_control_RB[3]~20_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|select_control_RB[3]~20_combout  & (((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|select_control_RB[3]~20_combout ),
	.datab(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11]~17 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \cpu|select_RB|Q[11] (
// Equation(s):
// \cpu|select_RB|Q [11] = (\cpu|select_RB|Q[11]~16_combout ) # ((\cpu|select_RB|Q~18_combout ) # ((\cpu|select_RB|Q[11]~19_combout ) # (\cpu|select_RB|Q[11]~17_combout )))

	.dataa(\cpu|select_RB|Q[11]~16_combout ),
	.datab(\cpu|select_RB|Q~18_combout ),
	.datac(\cpu|select_RB|Q[11]~19_combout ),
	.datad(\cpu|select_RB|Q[11]~17_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [11]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \cpu|select_RA|Q[11]~19 (
// Equation(s):
// \cpu|select_RA|Q[11]~19_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RA[6]~36_combout  & \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|select_control_RA[6]~36_combout  & ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~19 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \cpu|select_RA|Q[11]~17 (
// Equation(s):
// \cpu|select_RA|Q[11]~17_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RA[4]~19_combout  & \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (\cpu|select_control_RA[4]~19_combout  & ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|select_control_RA[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~17 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \cpu|select_RA|Q[11]~16 (
// Equation(s):
// \cpu|select_RA|Q[11]~16_combout  = (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|select_control_RA[1]~11_combout  & (\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|select_control_RA[1]~11_combout ),
	.datab(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~16 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \cpu|select_RA|Q[11]~18 (
// Equation(s):
// \cpu|select_RA|Q[11]~18_combout  = (\cpu|select_RA|Q[11]~17_combout ) # (\cpu|select_RA|Q[11]~16_combout )

	.dataa(\cpu|select_RA|Q[11]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_RA|Q[11]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~18 .lut_mask = 16'hFFAA;
defparam \cpu|select_RA|Q[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \cpu|select_RA|Q[11] (
// Equation(s):
// \cpu|select_RA|Q [11] = (\cpu|select_RA|Q[11]~19_combout ) # ((\cpu|select_RA|Q[11]~18_combout ) # ((\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[5]~37_combout )))

	.dataa(\cpu|select_RA|Q[11]~19_combout ),
	.datab(\cpu|select_RA|Q[11]~18_combout ),
	.datac(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[5]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [11]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11] .lut_mask = 16'hFEEE;
defparam \cpu|select_RA|Q[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \cpu|select_A|Q[11]~13 (
// Equation(s):
// \cpu|select_A|Q[11]~13_combout  = (\cpu|select_RB|Q [11] & ((\cpu|select_A|three_two_translator|15~3_combout ) # ((\cpu|select_A|three_two_translator|15~4_combout  & \cpu|select_RA|Q [11])))) # (!\cpu|select_RB|Q [11] & 
// (((\cpu|select_A|three_two_translator|15~4_combout  & \cpu|select_RA|Q [11]))))

	.dataa(\cpu|select_RB|Q [11]),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_A|three_two_translator|15~4_combout ),
	.datad(\cpu|select_RA|Q [11]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[11]~13 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \cpu|select_A|Q[11]~14 (
// Equation(s):
// \cpu|select_A|Q[11]~14_combout  = (\cpu|select_A|Q[11]~12_combout ) # ((\cpu|select_A|Q[11]~13_combout ) # ((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [11])))

	.dataa(\cpu|select_A|Q[11]~12_combout ),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(\cpu|select_A|Q[11]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[11]~14 .lut_mask = 16'hFFEA;
defparam \cpu|select_A|Q[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0_combout  = (\cpu|select_A|Q[11]~14_combout  & \cpu|select_B|Q[0]~61_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[11]~14_combout ),
	.datad(\cpu|select_B|Q[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0_combout  $ (((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q [10]))))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S~combout  = \cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S~combout  $ (((\cpu|select_B|Q[2]~51_combout  & \cpu|select_A|Q 
// [9]))))

	.dataa(\cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S~combout ),
	.datad(\cpu|select_A|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S~combout  = \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S~combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[3]~45_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|select_B|Q[3]~45_combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q[7]~27_combout )))) # (!\cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~41_combout  & (\cpu|select_A|Q[7]~27_combout  & \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q[7]~27_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S~combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[3]~45_combout )))) # (!\cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0_combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[3]~45_combout  & \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[3].row|union[7].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|select_B|Q[3]~45_combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0_combout ) # ((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q [10])))) # (!\cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0_combout  & (\cpu|select_B|Q[1]~56_combout  & (\cpu|select_A|Q [10] & \cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0_combout )))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|comb_947|comb_22|union[1].row|union[9].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[11].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0_combout  = (\cpu|select_A|Q[12]~11_combout  & \cpu|select_B|Q[0]~61_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[12]~11_combout ),
	.datad(\cpu|select_B|Q[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0_combout  $ (((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q[11]~14_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|select_A|Q[11]~14_combout ),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S~combout ) # ((\cpu|select_B|Q[2]~51_combout  & 
// \cpu|select_A|Q [9])))) # (!\cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0_combout  & (\cpu|select_B|Q[2]~51_combout  & (\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S~combout  & \cpu|select_A|Q [9])))

	.dataa(\cpu|comb_947|comb_22|union[2].row|union[8].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|S~combout ),
	.datad(\cpu|select_A|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[2]~51_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S~combout  = \cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S~combout  $ (((\cpu|select_B|Q[3]~45_combout  & \cpu|select_A|Q 
// [9]))))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S~combout  = \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S~combout  $ (((\cpu|select_B|Q[4]~41_combout  & \cpu|select_A|Q 
// [8]))))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S~combout  $ (((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|comb_947|comb_22|union[4].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S~combout  $ (((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[4]~41_combout ))))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[4]~41_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0_combout  $ 
// (((\cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0_combout  & \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[1].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~57_combout  & ((\cpu|select_B|Q[5]~34_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [5]))))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_RB|Q [5]),
	.datac(\cpu|select_A|Q[1]~57_combout ),
	.datad(\cpu|select_B|Q[5]~34_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2 .lut_mask = 16'hF080;
defparam \cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~62_combout  & ((\cpu|select_B|Q[5]~34_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [5]))))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_RB|Q [5]),
	.datac(\cpu|select_A|Q[0]~62_combout ),
	.datad(\cpu|select_B|Q[5]~34_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2 .lut_mask = 16'hF080;
defparam \cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2_combout ) # 
// ((\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2_combout )))) # (!\cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2_combout  & \cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2_combout )))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[5]~35_combout  & 
// \cpu|select_A|Q[2]~52_combout )))) # (!\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S~combout  & (\cpu|select_B|Q[5]~35_combout  & (\cpu|select_A|Q[2]~52_combout  & \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[5]~35_combout ),
	.datac(\cpu|select_A|Q[2]~52_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S~combout  = \cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q[4]~42_combout ))))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|comb_947|comb_22|union[3].row|union[5].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q[4]~42_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S~combout ) # ((\cpu|select_B|Q[5]~35_combout  & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q[5]~35_combout  & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[5]~35_combout ),
	.datab(\cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S~combout  = \cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S~combout  $ (((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q[5]~35_combout ))))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|comb_947|comb_22|union[4].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S~combout ) # ((\cpu|select_B|Q[5]~35_combout  & 
// \cpu|select_A|Q[4]~42_combout )))) # (!\cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0_combout  & (\cpu|select_B|Q[5]~35_combout  & (\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S~combout  & \cpu|select_A|Q[4]~42_combout )))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[5]~35_combout ),
	.datac(\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[4]~42_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S~combout  = \cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q[6]~31_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[3].row|union[7].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q[6]~31_combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S~combout ) # ((\cpu|select_B|Q[5]~35_combout  & 
// \cpu|select_A|Q[5]~35_combout )))) # (!\cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0_combout  & (\cpu|select_B|Q[5]~35_combout  & (\cpu|select_A|Q[5]~35_combout  & \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[5]~35_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S~combout  = \cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S~combout  $ (((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[6].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q[7]~27_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S~combout ) # ((\cpu|select_A|Q[6]~31_combout  & 
// \cpu|select_B|Q[5]~35_combout )))) # (!\cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0_combout  & (\cpu|select_A|Q[6]~31_combout  & (\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S~combout  & \cpu|select_B|Q[5]~35_combout )))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S~combout ),
	.datad(\cpu|select_B|Q[5]~35_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S~combout  = \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[5]~35_combout ))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[5]~35_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \cpu|select_B|Q[6]~29 (
// Equation(s):
// \cpu|select_B|Q[6]~29_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_B|three_two_translator|15~7_combout ) # ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_B|three_two_translator|15~0_combout )))) # 
// (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (((\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_B|three_two_translator|15~0_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_B|three_two_translator|15~7_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_B|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~29 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \cpu|select_B|Q[6]~28 (
// Equation(s):
// \cpu|select_B|Q[6]~28_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & ((\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~28 .lut_mask = 16'hE200;
defparam \cpu|select_B|Q[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \cpu|select_B|Q[6]~30 (
// Equation(s):
// \cpu|select_B|Q[6]~30_combout  = (\cpu|select_B|Q[6]~29_combout ) # ((\cpu|select_B|Q[6]~28_combout ) # ((\cpu|select_RA|Q [6] & \cpu|select_B|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_RA|Q [6]),
	.datab(\cpu|select_B|Q[6]~29_combout ),
	.datac(\cpu|select_B|three_two_translator|15~4_combout ),
	.datad(\cpu|select_B|Q[6]~28_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~30 .lut_mask = 16'hFFEC;
defparam \cpu|select_B|Q[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \cpu|select_B|Q[6]~31 (
// Equation(s):
// \cpu|select_B|Q[6]~31_combout  = (\cpu|select_B|Q[6]~30_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [6]))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(gnd),
	.datac(\cpu|select_RB|Q [6]),
	.datad(\cpu|select_B|Q[6]~30_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~31 .lut_mask = 16'hFFA0;
defparam \cpu|select_B|Q[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S~combout  = \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S~combout  $ (((\cpu|select_A|Q[6]~31_combout  & 
// \cpu|select_B|Q[5]~35_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|S~combout ),
	.datad(\cpu|select_B|Q[5]~35_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2_combout  $ 
// (((\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[5].row|union[1].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~57_combout  & ((\cpu|select_B|Q[6]~30_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [6]))))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_B|Q[6]~30_combout ),
	.datac(\cpu|select_A|Q[1]~57_combout ),
	.datad(\cpu|select_RB|Q [6]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2 .lut_mask = 16'hE0C0;
defparam \cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~62_combout  & ((\cpu|select_B|Q[6]~30_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [6]))))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_B|Q[6]~30_combout ),
	.datac(\cpu|select_A|Q[0]~62_combout ),
	.datad(\cpu|select_RB|Q [6]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2 .lut_mask = 16'hE0C0;
defparam \cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[5]~35_combout  & 
// \cpu|select_A|Q[2]~52_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[3].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[5]~35_combout ),
	.datac(\cpu|select_A|Q[2]~52_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2_combout  & ((\cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2_combout )))) # (!\cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2_combout  & 
// (\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2_combout  & \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2_combout ),
	.datac(\cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S~combout  $ (((\cpu|select_B|Q[5]~35_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q[5]~35_combout ),
	.datab(\cpu|comb_947|comb_22|union[5].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S~combout ) # ((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[6]~31_combout )))) # (!\cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0_combout  & (\cpu|select_A|Q[2]~52_combout  & (\cpu|select_B|Q[6]~31_combout  & \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S~combout  = \cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S~combout  $ (((\cpu|select_B|Q[5]~35_combout  & 
// \cpu|select_A|Q[4]~42_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[3].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[5]~35_combout ),
	.datac(\cpu|comb_947|comb_22|union[4].row|union[5].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[4]~42_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S~combout ) # ((\cpu|select_B|Q[6]~31_combout  & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q[6]~31_combout  & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S~combout  = \cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S~combout  $ (((\cpu|select_B|Q[5]~35_combout  & 
// \cpu|select_A|Q[5]~35_combout ))))

	.dataa(\cpu|select_B|Q[5]~35_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|comb_947|comb_22|union[5].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S~combout ) # ((\cpu|select_B|Q[6]~31_combout  & 
// \cpu|select_A|Q[4]~42_combout )))) # (!\cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0_combout  & (\cpu|select_B|Q[6]~31_combout  & (\cpu|select_A|Q[4]~42_combout  & \cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[5]~35_combout  & 
// \cpu|select_B|Q[6]~31_combout )))) # (!\cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0_combout  & (\cpu|select_A|Q[5]~35_combout  & \cpu|select_B|Q[6]~31_combout )))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[5]~35_combout ),
	.datad(\cpu|select_B|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S~combout  = \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[6]~31_combout  & 
// \cpu|select_A|Q[6]~31_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|select_A|Q[6]~31_combout ),
	.datad(\cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S~combout  = \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[5]~35_combout  & 
// \cpu|select_B|Q[6]~31_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[6].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[5]~35_combout ),
	.datad(\cpu|select_B|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S~combout  = \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S~combout  $ (((\cpu|select_B|Q[6]~31_combout  & 
// \cpu|select_A|Q[4]~42_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[6].row|union[3].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S~combout  $ (((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[6]~31_combout ))))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|comb_947|comb_22|union[6].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \cpu|select_B|Q[7]~25 (
// Equation(s):
// \cpu|select_B|Q[7]~25_combout  = (\cpu|select_B|three_two_translator|15~0_combout  & ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_B|three_two_translator|15~7_combout )))) # 
// (!\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_B|three_two_translator|15~7_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~0_combout ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_B|three_two_translator|15~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[7]~25 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \cpu|select_B|Q[7]~24 (
// Equation(s):
// \cpu|select_B|Q[7]~24_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & ((\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[7]~24 .lut_mask = 16'hE200;
defparam \cpu|select_B|Q[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \cpu|select_B|Q[7]~26 (
// Equation(s):
// \cpu|select_B|Q[7]~26_combout  = (\cpu|select_B|Q[7]~25_combout ) # ((\cpu|select_B|Q[7]~24_combout ) # ((\cpu|select_RA|Q [7] & \cpu|select_B|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_RA|Q [7]),
	.datab(\cpu|select_B|Q[7]~25_combout ),
	.datac(\cpu|select_B|three_two_translator|15~4_combout ),
	.datad(\cpu|select_B|Q[7]~24_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[7]~26 .lut_mask = 16'hFFEC;
defparam \cpu|select_B|Q[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~57_combout  & ((\cpu|select_B|Q[7]~26_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [7]))))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_RB|Q [7]),
	.datac(\cpu|select_A|Q[1]~57_combout ),
	.datad(\cpu|select_B|Q[7]~26_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2 .lut_mask = 16'hF080;
defparam \cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~62_combout  & ((\cpu|select_B|Q[7]~26_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [7]))))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_RB|Q [7]),
	.datac(\cpu|select_A|Q[0]~62_combout ),
	.datad(\cpu|select_B|Q[7]~26_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2 .lut_mask = 16'hF080;
defparam \cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2_combout  $ (\cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[1].unit|comb~2_combout ),
	.datac(\cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2_combout ) # 
// ((\cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2_combout  & \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2_combout  & (\cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2_combout  & \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2_combout ),
	.datac(\cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S~combout  $ (((\cpu|select_B|Q[6]~31_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[6].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S~combout ) # ((\cpu|select_B|Q[7]~27_combout  & 
// \cpu|select_A|Q[2]~52_combout )))) # (!\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0_combout  & (\cpu|select_B|Q[7]~27_combout  & (\cpu|select_A|Q[2]~52_combout  & \cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|select_A|Q[2]~52_combout ),
	.datac(\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[7]~27_combout  & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S~combout  & (\cpu|select_B|Q[7]~27_combout  & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S~combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[4]~42_combout  & 
// \cpu|select_B|Q[7]~27_combout )))) # (!\cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S~combout  & (\cpu|select_A|Q[4]~42_combout  & (\cpu|select_B|Q[7]~27_combout  & \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[4]~42_combout ),
	.datac(\cpu|select_B|Q[7]~27_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[5]~35_combout  & 
// \cpu|select_B|Q[7]~27_combout )))) # (!\cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S~combout  & (\cpu|select_A|Q[5]~35_combout  & (\cpu|select_B|Q[7]~27_combout  & \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|select_B|Q[7]~27_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[6]~31_combout  & 
// \cpu|select_A|Q[6]~31_combout )))) # (!\cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S~combout  & (\cpu|select_B|Q[6]~31_combout  & (\cpu|select_A|Q[6]~31_combout  & \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[7].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|select_A|Q[6]~31_combout ),
	.datad(\cpu|comb_947|comb_22|union[6].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[5]~35_combout )))) # (!\cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S~combout  & (\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q[5]~35_combout  & \cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|comb_947|comb_22|union[4].row|union[8].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[5]~35_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[2]~51_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S~combout  & (\cpu|select_A|Q [10] & (\cpu|select_B|Q[2]~51_combout  & \cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[11].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[9].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0_combout ) # ((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q[11]~14_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0_combout  & (\cpu|select_B|Q[1]~56_combout  & (\cpu|select_A|Q[11]~14_combout  & \cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[10].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|select_A|Q[11]~14_combout ),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[12].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & ((\cpu|select_A|Q[13]~8_combout ) # ((\cpu|select_RB|Q [13] & \cpu|select_A|three_two_translator|15~3_combout ))))

	.dataa(\cpu|select_B|Q[0]~61_combout ),
	.datab(\cpu|select_RB|Q [13]),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_A|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0 .lut_mask = 16'hAA80;
defparam \cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0_combout  $ (((\cpu|select_A|Q[12]~11_combout  & 
// \cpu|select_B|Q[1]~56_combout ))))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S~combout  = \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S~combout  $ (((\cpu|select_A|Q[11]~14_combout  & 
// \cpu|select_B|Q[2]~51_combout ))))

	.dataa(\cpu|select_A|Q[11]~14_combout ),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S~combout ) # ((\cpu|select_B|Q[3]~45_combout  & 
// \cpu|select_A|Q [9])))) # (!\cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0_combout  & (\cpu|select_B|Q[3]~45_combout  & (\cpu|select_A|Q [9] & \cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|comb_947|comb_22|union[3].row|union[8].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S~combout  = \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[3]~45_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[3]~45_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q [8])))) # (!\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~41_combout  & (\cpu|select_A|Q [8] & \cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|comb_947|comb_22|union[4].row|union[7].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S~combout  = \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[4]~41_combout  & \cpu|select_A|Q 
// [9]))))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S~combout  = \cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S~combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[5]~35_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|select_B|Q[5]~35_combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S~combout  = \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S~combout  $ (((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[6]~31_combout ))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[6]~31_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S~combout  = \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S~combout  $ (((\cpu|select_B|Q[7]~27_combout  & 
// \cpu|select_A|Q[6]~31_combout ))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S~combout  = \cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[5]~35_combout  & 
// \cpu|select_B|Q[7]~27_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[6].row|union[6].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|select_B|Q[7]~27_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S~combout  $ (((\cpu|select_B|Q[7]~27_combout  & 
// \cpu|select_A|Q[2]~52_combout ))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|select_A|Q[2]~52_combout ),
	.datac(\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[6].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2_combout  $ 
// (((\cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2_combout  & \cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_947|comb_22|union[6].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[7].row|union[1].unit|comb~2_combout ),
	.datac(\cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~62_combout  & ((\cpu|select_B|Q[8]~23_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [8]))))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_A|Q[0]~62_combout ),
	.datac(\cpu|select_B|Q[8]~23_combout ),
	.datad(\cpu|select_RB|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2 .lut_mask = 16'hC8C0;
defparam \cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~57_combout  & ((\cpu|select_B|Q[8]~23_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [8]))))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_A|Q[1]~57_combout ),
	.datac(\cpu|select_B|Q[8]~23_combout ),
	.datad(\cpu|select_RB|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2 .lut_mask = 16'hC8C0;
defparam \cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2_combout ) # 
// ((\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2_combout )))) # (!\cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2_combout  & \cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2_combout )))

	.dataa(\cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[7]~27_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[4].unit|add|S~combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S~combout ) # ((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[2]~52_combout )))) # (!\cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0_combout  & (\cpu|select_B|Q [8] & (\cpu|select_A|Q[2]~52_combout  & \cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[2]~52_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S~combout  = \cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[4]~42_combout  & 
// \cpu|select_B|Q[7]~27_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[6].row|union[5].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[4]~42_combout ),
	.datac(\cpu|select_B|Q[7]~27_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S~combout ) # ((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q [8] & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[4]~42_combout  & 
// \cpu|select_B|Q [8])))) # (!\cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S~combout  & (\cpu|select_A|Q[4]~42_combout  & (\cpu|select_B|Q [8] & \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[4]~42_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S~combout  = \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[5]~35_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S~combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|select_A|Q[5]~35_combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S~combout  = \cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[4]~42_combout  & \cpu|select_B|Q 
// [8]))))

	.dataa(\cpu|select_A|Q[4]~42_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|comb_947|comb_22|union[7].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S~combout  $ (((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~57_combout  & ((\cpu|select_B|Q[9]~20_combout ) # ((\cpu|select_RB|Q [9] & \cpu|select_B|three_two_translator|15~2_combout ))))

	.dataa(\cpu|select_B|Q[9]~20_combout ),
	.datab(\cpu|select_A|Q[1]~57_combout ),
	.datac(\cpu|select_RB|Q [9]),
	.datad(\cpu|select_B|three_two_translator|15~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2 .lut_mask = 16'hC888;
defparam \cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S~combout  $ (((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[2]~52_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_947|comb_22|union[8].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[2]~52_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~62_combout  & ((\cpu|select_B|Q[9]~20_combout ) # ((\cpu|select_RB|Q [9] & \cpu|select_B|three_two_translator|15~2_combout ))))

	.dataa(\cpu|select_B|Q[9]~20_combout ),
	.datab(\cpu|select_A|Q[0]~62_combout ),
	.datac(\cpu|select_RB|Q [9]),
	.datad(\cpu|select_B|three_two_translator|15~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2 .lut_mask = 16'hC888;
defparam \cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2_combout  $ 
// (((\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[7].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[1].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2_combout  & ((\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2_combout  & \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2_combout  & 
// (\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2_combout  & \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2_combout ),
	.datab(\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[2]~52_combout )))) # (!\cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S~combout  & (\cpu|select_B|Q [9] & (\cpu|select_A|Q[2]~52_combout  & \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[2]~52_combout ),
	.datac(\cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q [9])))) # (!\cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S~combout  & (\cpu|select_A|Q[3]~47_combout  & (\cpu|select_B|Q [9] & \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|select_B|Q [9]),
	.datad(\cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S~combout  = \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[4]~42_combout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[4]~42_combout ),
	.datac(\cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [10]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [10]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \cpu|select_B|Q[10]~16 (
// Equation(s):
// \cpu|select_B|Q[10]~16_combout  = (\cpu|select_B|three_two_translator|15~1_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_B|three_two_translator|15~0_combout  & \cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_B|three_two_translator|15~1_combout  & (\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_B|three_two_translator|15~1_combout ),
	.datab(\cpu|select_B|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[10]~16 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \cpu|select_B|Q[10]~15 (
// Equation(s):
// \cpu|select_B|Q[10]~15_combout  = (\cpu|select_B|three_two_translator|15~3_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [10]) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_B|three_two_translator|15~5_combout 
// )))) # (!\cpu|select_B|three_two_translator|15~3_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_B|three_two_translator|15~5_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(\cpu|select_B|three_two_translator|15~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[10]~15 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \cpu|select_B|Q[10]~17 (
// Equation(s):
// \cpu|select_B|Q[10]~17_combout  = (\cpu|select_B|Q[10]~16_combout ) # ((\cpu|select_B|Q[10]~15_combout ) # ((\cpu|select_RA|Q [10] & \cpu|select_B|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_RA|Q [10]),
	.datab(\cpu|select_B|Q[10]~16_combout ),
	.datac(\cpu|select_B|three_two_translator|15~4_combout ),
	.datad(\cpu|select_B|Q[10]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[10]~17 .lut_mask = 16'hFFEC;
defparam \cpu|select_B|Q[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \cpu|select_B|Q[10] (
// Equation(s):
// \cpu|select_B|Q [10] = (\cpu|select_B|Q[10]~17_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [10]))

	.dataa(\cpu|select_B|Q[10]~17_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|three_two_translator|15~2_combout ),
	.datad(\cpu|select_RB|Q [10]),
	.cin(gnd),
	.combout(\cpu|select_B|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[10] .lut_mask = 16'hFAAA;
defparam \cpu|select_B|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[3]~47_combout  & \cpu|select_B|Q 
// [9]))))

	.dataa(\cpu|comb_947|comb_22|union[8].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|select_B|Q [9]),
	.datad(\cpu|comb_947|comb_22|union[9].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2_combout  $ (\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2_combout  & \cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[1].unit|comb~2_combout ),
	.datab(\cpu|comb_947|comb_22|union[8].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[2]~52_combout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[2]~52_combout ),
	.datac(\cpu|comb_947|comb_22|union[8].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2_combout  = (\cpu|select_A|Q[1]~57_combout  & ((\cpu|select_B|Q[10]~17_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [10]))))

	.dataa(\cpu|select_B|Q[10]~17_combout ),
	.datab(\cpu|select_A|Q[1]~57_combout ),
	.datac(\cpu|select_B|three_two_translator|15~2_combout ),
	.datad(\cpu|select_RB|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2 .lut_mask = 16'hC888;
defparam \cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2_combout  = (\cpu|select_A|Q[0]~62_combout  & ((\cpu|select_B|Q[10]~17_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [10]))))

	.dataa(\cpu|select_B|Q[10]~17_combout ),
	.datab(\cpu|select_A|Q[0]~62_combout ),
	.datac(\cpu|select_B|three_two_translator|15~2_combout ),
	.datad(\cpu|select_RB|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2 .lut_mask = 16'hC888;
defparam \cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2_combout ) # 
// ((\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2_combout )))) # (!\cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2_combout  & \cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2_combout )))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q [10])))) # (!\cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S~combout  & (\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0_combout  & (\cpu|select_A|Q[2]~52_combout  & \cpu|select_B|Q [10])))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[2]~52_combout ),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[2]~52_combout  & \cpu|select_B|Q 
// [10]))))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[3].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[2]~52_combout ),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0_combout  = (\cpu|select_A|Q[0]~62_combout  & \cpu|select_B|Q[11]~14_combout )

	.dataa(\cpu|select_A|Q[0]~62_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[11]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0 .lut_mask = 16'hA0A0;
defparam \cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2_combout  $ 
// (((\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[9].row|union[2].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[10].row|union[1].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0_combout  = (\cpu|select_A|Q[1]~57_combout  & \cpu|select_B|Q[11]~14_combout )

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_B|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0 .lut_mask = 16'hAA00;
defparam \cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0_combout ) # 
// ((\cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0_combout  & \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0_combout  & (\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[11]~14_combout  & 
// \cpu|select_A|Q[2]~52_combout )))) # (!\cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S~combout  & (\cpu|select_B|Q[11]~14_combout  & (\cpu|select_A|Q[2]~52_combout  & \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[11]~14_combout ),
	.datac(\cpu|select_A|Q[2]~52_combout ),
	.datad(\cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[4]~42_combout )))) # (!\cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S~combout  & (\cpu|select_B|Q [9] & (\cpu|select_A|Q[4]~42_combout  & \cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[4]~42_combout ),
	.datac(\cpu|comb_947|comb_22|union[8].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[9].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[5]~35_combout )))) # (!\cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S~combout  & (\cpu|select_B|Q [8] & (\cpu|select_A|Q[5]~35_combout  & \cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[7].row|union[6].unit|add|S~combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|select_A|Q[5]~35_combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S~combout ) # ((\cpu|select_B|Q[7]~27_combout  & 
// \cpu|select_A|Q[6]~31_combout )))) # (!\cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0_combout  & (\cpu|select_B|Q[7]~27_combout  & (\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S~combout  & \cpu|select_A|Q[6]~31_combout )))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|comb_947|comb_22|union[7].row|union[5].unit|add|C4~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S~combout ) # ((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[6]~31_combout )))) # (!\cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0_combout  & (\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q[6]~31_combout  & \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[6].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[6]~31_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q [9])))) # (!\cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S~combout  & (\cpu|select_B|Q[4]~41_combout  & (\cpu|select_A|Q [9] & \cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|comb_947|comb_22|union[3].row|union[10].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0_combout  = (\cpu|select_B|Q[0]~61_combout  & ((\cpu|select_A|Q[14]~5_combout ) # ((\cpu|select_RB|Q [14] & \cpu|select_A|three_two_translator|15~3_combout ))))

	.dataa(\cpu|select_RB|Q [14]),
	.datab(\cpu|select_A|Q[14]~5_combout ),
	.datac(\cpu|select_B|Q[0]~61_combout ),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0 .lut_mask = 16'hE0C0;
defparam \cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0_combout ) # ((\cpu|select_A|Q[12]~11_combout  & 
// \cpu|select_B|Q[1]~56_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0_combout  & (\cpu|select_A|Q[12]~11_combout  & (\cpu|select_B|Q[1]~56_combout  & \cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0_combout )))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[11].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[0].row|union[13].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S~combout  = \cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0_combout  $ (\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q [13]))))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q [13]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S~combout ) # ((\cpu|select_A|Q[11]~14_combout  & 
// \cpu|select_B|Q[2]~51_combout )))) # (!\cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0_combout  & (\cpu|select_A|Q[11]~14_combout  & (\cpu|select_B|Q[2]~51_combout  & \cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[11]~14_combout ),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[10].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S~combout  = \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[12]~11_combout  & 
// \cpu|select_B|Q[2]~51_combout ))))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[3]~45_combout )))) # (!\cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S~combout  & (\cpu|select_A|Q [10] & (\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0_combout  & \cpu|select_B|Q[3]~45_combout )))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[11].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[3].row|union[9].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[3]~45_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S~combout  = \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[3]~45_combout  & 
// \cpu|select_A|Q[11]~14_combout ))))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S~combout ),
	.datac(\cpu|select_A|Q[11]~14_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S~combout  = \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S~combout  $ (((\cpu|select_B|Q[4]~41_combout  & \cpu|select_A|Q 
// [10]))))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S~combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[5]~35_combout )))) # (!\cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0_combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[5]~35_combout  & \cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[5].row|union[7].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|select_B|Q[5]~35_combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S~combout  = \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[5]~35_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S~combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|select_B|Q[5]~35_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S~combout  = \cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S~combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[6]~31_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[6]~31_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S~combout  = \cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S~combout  $ (((\cpu|select_B|Q[7]~27_combout  & 
// \cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[7]~27_combout ),
	.datad(\cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S~combout  = \cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S~combout  $ (((\cpu|select_A|Q[6]~31_combout  & \cpu|select_B|Q 
// [8]))))

	.dataa(\cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|select_B|Q [8]),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S~combout  = \cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S~combout  $ (((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[5]~35_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|select_A|Q[5]~35_combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S~combout  & (\cpu|select_B|Q [10] & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|comb_22|union[10].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S~combout  = \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[4]~42_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S~combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S~combout  = \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S~combout  $ (((\cpu|select_B|Q[11]~14_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q[11]~14_combout ),
	.datab(\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[3]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0_combout  = (\cpu|select_A|Q[1]~57_combout  & \cpu|select_B|Q[12]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[1]~57_combout ),
	.datad(\cpu|select_B|Q[12]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0_combout  = (\cpu|select_A|Q[0]~62_combout  & \cpu|select_B|Q[12]~11_combout )

	.dataa(gnd),
	.datab(\cpu|select_A|Q[0]~62_combout ),
	.datac(gnd),
	.datad(\cpu|select_B|Q[12]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0 .lut_mask = 16'hCC00;
defparam \cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[11]~14_combout  & 
// \cpu|select_A|Q[2]~52_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[10].row|union[3].unit|add|S~combout ),
	.datab(\cpu|select_B|Q[11]~14_combout ),
	.datac(\cpu|select_A|Q[2]~52_combout ),
	.datad(\cpu|comb_947|comb_22|union[11].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0_combout  $ 
// (((\cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0_combout  & \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_947|comb_22|union[10].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[11].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[11].row|union[1].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0_combout  & ((\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0_combout  & \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0_combout  & (\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S~combout  & \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S~combout  = \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[12]~11_combout ))))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|select_B|Q[12]~11_combout ),
	.datac(\cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0_combout  = (\cpu|select_A|Q[1]~57_combout  & \cpu|select_B|Q[13]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[1]~57_combout ),
	.datad(\cpu|select_B|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0_combout  $ (\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0_combout  & \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_947|comb_22|union[12].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[12].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0_combout  = (\cpu|select_A|Q[0]~62_combout  & \cpu|select_B|Q[13]~8_combout )

	.dataa(gnd),
	.datab(\cpu|select_A|Q[0]~62_combout ),
	.datac(gnd),
	.datad(\cpu|select_B|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0 .lut_mask = 16'hCC00;
defparam \cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|S~combout  = \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0_combout  $ 
// (((\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[13].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|S .lut_mask = 16'h9666;
defparam \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[14].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[14].row|union[0].unit|add|S~0_combout  = \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|S~combout  $ (((\cpu|select_A|Q[0]~62_combout  & \cpu|select_B|Q[14]~5_combout )))

	.dataa(\cpu|select_A|Q[0]~62_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[14]~5_combout ),
	.datad(\cpu|comb_947|comb_22|union[13].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[14].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[14].row|union[0].unit|add|S~0 .lut_mask = 16'h5FA0;
defparam \cpu|comb_947|comb_22|union[14].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \cpu|comb_947|Mux2~6 (
// Equation(s):
// \cpu|comb_947|Mux2~6_combout  = (\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux11~0_combout ) # ((\cpu|comb_947|Mux2~5_combout )))) # (!\cpu|comb_947|Mux11~2_combout  & (!\cpu|comb_947|Mux11~0_combout  & 
// ((\cpu|comb_947|comb_22|union[14].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_947|Mux11~2_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|comb_947|Mux2~5_combout ),
	.datad(\cpu|comb_947|comb_22|union[14].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~6 .lut_mask = 16'hB9A8;
defparam \cpu|comb_947|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \cpu|comb_947|Mux2~7 (
// Equation(s):
// \cpu|comb_947|Mux2~7_combout  = (\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux2~6_combout  & (\cpu|select_A|Q[15]~2_combout )) # (!\cpu|comb_947|Mux2~6_combout  & ((\cpu|select_A|Q [13]))))) # (!\cpu|comb_947|Mux11~0_combout  & 
// (((\cpu|comb_947|Mux2~6_combout ))))

	.dataa(\cpu|select_A|Q[15]~2_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|select_A|Q [13]),
	.datad(\cpu|comb_947|Mux2~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~7 .lut_mask = 16'hBBC0;
defparam \cpu|comb_947|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \cpu|comb_947|Mux4~2 (
// Equation(s):
// \cpu|comb_947|Mux4~2_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & \cpu|comb_947|Mux4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|comb_947|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~2 .lut_mask = 16'h0F00;
defparam \cpu|comb_947|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \cpu|comb_947|Add6~24 (
// Equation(s):
// \cpu|comb_947|Add6~24_combout  = ((\cpu|select_A|Q[12]~11_combout  $ (\cpu|select_B|Q[12]~11_combout  $ (!\cpu|comb_947|Add6~23 )))) # (GND)
// \cpu|comb_947|Add6~25  = CARRY((\cpu|select_A|Q[12]~11_combout  & ((\cpu|select_B|Q[12]~11_combout ) # (!\cpu|comb_947|Add6~23 ))) # (!\cpu|select_A|Q[12]~11_combout  & (\cpu|select_B|Q[12]~11_combout  & !\cpu|comb_947|Add6~23 )))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|select_B|Q[12]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~23 ),
	.combout(\cpu|comb_947|Add6~24_combout ),
	.cout(\cpu|comb_947|Add6~25 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~24 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \cpu|comb_947|Add6~26 (
// Equation(s):
// \cpu|comb_947|Add6~26_combout  = (\cpu|select_A|Q [13] & ((\cpu|select_B|Q[13]~8_combout  & (\cpu|comb_947|Add6~25  & VCC)) # (!\cpu|select_B|Q[13]~8_combout  & (!\cpu|comb_947|Add6~25 )))) # (!\cpu|select_A|Q [13] & ((\cpu|select_B|Q[13]~8_combout  & 
// (!\cpu|comb_947|Add6~25 )) # (!\cpu|select_B|Q[13]~8_combout  & ((\cpu|comb_947|Add6~25 ) # (GND)))))
// \cpu|comb_947|Add6~27  = CARRY((\cpu|select_A|Q [13] & (!\cpu|select_B|Q[13]~8_combout  & !\cpu|comb_947|Add6~25 )) # (!\cpu|select_A|Q [13] & ((!\cpu|comb_947|Add6~25 ) # (!\cpu|select_B|Q[13]~8_combout ))))

	.dataa(\cpu|select_A|Q [13]),
	.datab(\cpu|select_B|Q[13]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~25 ),
	.combout(\cpu|comb_947|Add6~26_combout ),
	.cout(\cpu|comb_947|Add6~27 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~26 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \cpu|comb_947|Add6~28 (
// Equation(s):
// \cpu|comb_947|Add6~28_combout  = ((\cpu|select_A|Q [14] $ (\cpu|select_B|Q[14]~5_combout  $ (!\cpu|comb_947|Add6~27 )))) # (GND)
// \cpu|comb_947|Add6~29  = CARRY((\cpu|select_A|Q [14] & ((\cpu|select_B|Q[14]~5_combout ) # (!\cpu|comb_947|Add6~27 ))) # (!\cpu|select_A|Q [14] & (\cpu|select_B|Q[14]~5_combout  & !\cpu|comb_947|Add6~27 )))

	.dataa(\cpu|select_A|Q [14]),
	.datab(\cpu|select_B|Q[14]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~27 ),
	.combout(\cpu|comb_947|Add6~28_combout ),
	.cout(\cpu|comb_947|Add6~29 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~28 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \cpu|comb_947|Add0~11 (
// Equation(s):
// \cpu|comb_947|Add0~11_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~11 .lut_mask = 16'h0FFF;
defparam \cpu|comb_947|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \cpu|comb_947|Add0~93 (
// Equation(s):
// \cpu|comb_947|Add0~93_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & ((\cpu|select_A|Q [14]))) # (!\cpu|comb_947|Add0~11_combout  & (\cpu|select_B|Q[14]~5_combout ))))

	.dataa(\cpu|select_B|Q[14]~5_combout ),
	.datab(\cpu|comb_947|Add0~11_combout ),
	.datac(\cpu|select_A|Q [14]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~93 .lut_mask = 16'h00E2;
defparam \cpu|comb_947|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \cpu|comb_947|Add0~94 (
// Equation(s):
// \cpu|comb_947|Add0~94_combout  = (\cpu|comb_947|Add0~93_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & \cpu|comb_947|Add6~28_combout ))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_947|Add6~28_combout ),
	.datad(\cpu|comb_947|Add0~93_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~94 .lut_mask = 16'hFFC0;
defparam \cpu|comb_947|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \cpu|comb_947|Add0~92 (
// Equation(s):
// \cpu|comb_947|Add0~92_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[14]~5_combout ))))

	.dataa(\cpu|select_B|Q[14]~5_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~92 .lut_mask = 16'h0C05;
defparam \cpu|comb_947|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \cpu|comb_947|Add0~87 (
// Equation(s):
// \cpu|comb_947|Add0~87_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[13]~8_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|select_B|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~87 .lut_mask = 16'h4051;
defparam \cpu|comb_947|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \cpu|comb_947|Add0~88 (
// Equation(s):
// \cpu|comb_947|Add0~88_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & (\cpu|select_A|Q [13])) # (!\cpu|comb_947|Add0~11_combout  & ((\cpu|select_B|Q[13]~8_combout )))))

	.dataa(\cpu|comb_947|Add0~11_combout ),
	.datab(\cpu|select_A|Q [13]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|select_B|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~88 .lut_mask = 16'h0D08;
defparam \cpu|comb_947|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \cpu|comb_947|Add0~89 (
// Equation(s):
// \cpu|comb_947|Add0~89_combout  = (\cpu|comb_947|Add0~88_combout ) # ((\cpu|comb_947|Add6~26_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\cpu|comb_947|Add6~26_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|comb_947|Add0~88_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~89 .lut_mask = 16'hFFC0;
defparam \cpu|comb_947|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \cpu|comb_947|Add0~83 (
// Equation(s):
// \cpu|comb_947|Add0~83_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & (\cpu|select_A|Q[12]~11_combout )) # (!\cpu|comb_947|Add0~11_combout  & ((\cpu|select_B|Q[12]~11_combout )))))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|comb_947|Add0~11_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|select_B|Q[12]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~83 .lut_mask = 16'h0B08;
defparam \cpu|comb_947|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \cpu|comb_947|Add0~84 (
// Equation(s):
// \cpu|comb_947|Add0~84_combout  = (\cpu|comb_947|Add0~83_combout ) # ((\cpu|comb_947|Add6~24_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\cpu|comb_947|Add6~24_combout ),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|comb_947|Add0~83_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~84 .lut_mask = 16'hFFA0;
defparam \cpu|comb_947|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \cpu|comb_947|Add0~82 (
// Equation(s):
// \cpu|comb_947|Add0~82_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[12]~11_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|select_B|Q[12]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~82 .lut_mask = 16'h2023;
defparam \cpu|comb_947|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \cpu|comb_947|Add0~77 (
// Equation(s):
// \cpu|comb_947|Add0~77_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[11]~14_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|select_B|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~77 .lut_mask = 16'h2023;
defparam \cpu|comb_947|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \cpu|comb_947|Add0~78 (
// Equation(s):
// \cpu|comb_947|Add0~78_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & (\cpu|select_A|Q[11]~14_combout )) # (!\cpu|comb_947|Add0~11_combout  & ((\cpu|select_B|Q[11]~14_combout )))))

	.dataa(\cpu|select_A|Q[11]~14_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_947|Add0~11_combout ),
	.datad(\cpu|select_B|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~78 .lut_mask = 16'h2320;
defparam \cpu|comb_947|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \cpu|comb_947|Add6~0 (
// Equation(s):
// \cpu|comb_947|Add6~0_combout  = (\cpu|select_A|Q[0]~62_combout  & (\cpu|select_B|Q[0]~61_combout  $ (VCC))) # (!\cpu|select_A|Q[0]~62_combout  & (\cpu|select_B|Q[0]~61_combout  & VCC))
// \cpu|comb_947|Add6~1  = CARRY((\cpu|select_A|Q[0]~62_combout  & \cpu|select_B|Q[0]~61_combout ))

	.dataa(\cpu|select_A|Q[0]~62_combout ),
	.datab(\cpu|select_B|Q[0]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|comb_947|Add6~0_combout ),
	.cout(\cpu|comb_947|Add6~1 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~0 .lut_mask = 16'h6688;
defparam \cpu|comb_947|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \cpu|comb_947|Add6~2 (
// Equation(s):
// \cpu|comb_947|Add6~2_combout  = (\cpu|select_A|Q[1]~57_combout  & ((\cpu|select_B|Q[1]~56_combout  & (\cpu|comb_947|Add6~1  & VCC)) # (!\cpu|select_B|Q[1]~56_combout  & (!\cpu|comb_947|Add6~1 )))) # (!\cpu|select_A|Q[1]~57_combout  & 
// ((\cpu|select_B|Q[1]~56_combout  & (!\cpu|comb_947|Add6~1 )) # (!\cpu|select_B|Q[1]~56_combout  & ((\cpu|comb_947|Add6~1 ) # (GND)))))
// \cpu|comb_947|Add6~3  = CARRY((\cpu|select_A|Q[1]~57_combout  & (!\cpu|select_B|Q[1]~56_combout  & !\cpu|comb_947|Add6~1 )) # (!\cpu|select_A|Q[1]~57_combout  & ((!\cpu|comb_947|Add6~1 ) # (!\cpu|select_B|Q[1]~56_combout ))))

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~1 ),
	.combout(\cpu|comb_947|Add6~2_combout ),
	.cout(\cpu|comb_947|Add6~3 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~2 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \cpu|comb_947|Add6~4 (
// Equation(s):
// \cpu|comb_947|Add6~4_combout  = ((\cpu|select_B|Q[2]~51_combout  $ (\cpu|select_A|Q[2]~52_combout  $ (!\cpu|comb_947|Add6~3 )))) # (GND)
// \cpu|comb_947|Add6~5  = CARRY((\cpu|select_B|Q[2]~51_combout  & ((\cpu|select_A|Q[2]~52_combout ) # (!\cpu|comb_947|Add6~3 ))) # (!\cpu|select_B|Q[2]~51_combout  & (\cpu|select_A|Q[2]~52_combout  & !\cpu|comb_947|Add6~3 )))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|select_A|Q[2]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~3 ),
	.combout(\cpu|comb_947|Add6~4_combout ),
	.cout(\cpu|comb_947|Add6~5 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~4 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \cpu|comb_947|Add6~6 (
// Equation(s):
// \cpu|comb_947|Add6~6_combout  = (\cpu|select_A|Q[3]~47_combout  & ((\cpu|select_B|Q[3]~45_combout  & (\cpu|comb_947|Add6~5  & VCC)) # (!\cpu|select_B|Q[3]~45_combout  & (!\cpu|comb_947|Add6~5 )))) # (!\cpu|select_A|Q[3]~47_combout  & 
// ((\cpu|select_B|Q[3]~45_combout  & (!\cpu|comb_947|Add6~5 )) # (!\cpu|select_B|Q[3]~45_combout  & ((\cpu|comb_947|Add6~5 ) # (GND)))))
// \cpu|comb_947|Add6~7  = CARRY((\cpu|select_A|Q[3]~47_combout  & (!\cpu|select_B|Q[3]~45_combout  & !\cpu|comb_947|Add6~5 )) # (!\cpu|select_A|Q[3]~47_combout  & ((!\cpu|comb_947|Add6~5 ) # (!\cpu|select_B|Q[3]~45_combout ))))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[3]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~5 ),
	.combout(\cpu|comb_947|Add6~6_combout ),
	.cout(\cpu|comb_947|Add6~7 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~6 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \cpu|comb_947|Add6~8 (
// Equation(s):
// \cpu|comb_947|Add6~8_combout  = ((\cpu|select_A|Q[4]~42_combout  $ (\cpu|select_B|Q[4]~41_combout  $ (!\cpu|comb_947|Add6~7 )))) # (GND)
// \cpu|comb_947|Add6~9  = CARRY((\cpu|select_A|Q[4]~42_combout  & ((\cpu|select_B|Q[4]~41_combout ) # (!\cpu|comb_947|Add6~7 ))) # (!\cpu|select_A|Q[4]~42_combout  & (\cpu|select_B|Q[4]~41_combout  & !\cpu|comb_947|Add6~7 )))

	.dataa(\cpu|select_A|Q[4]~42_combout ),
	.datab(\cpu|select_B|Q[4]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~7 ),
	.combout(\cpu|comb_947|Add6~8_combout ),
	.cout(\cpu|comb_947|Add6~9 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~8 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \cpu|comb_947|Add6~10 (
// Equation(s):
// \cpu|comb_947|Add6~10_combout  = (\cpu|select_B|Q[5]~35_combout  & ((\cpu|select_A|Q[5]~35_combout  & (\cpu|comb_947|Add6~9  & VCC)) # (!\cpu|select_A|Q[5]~35_combout  & (!\cpu|comb_947|Add6~9 )))) # (!\cpu|select_B|Q[5]~35_combout  & 
// ((\cpu|select_A|Q[5]~35_combout  & (!\cpu|comb_947|Add6~9 )) # (!\cpu|select_A|Q[5]~35_combout  & ((\cpu|comb_947|Add6~9 ) # (GND)))))
// \cpu|comb_947|Add6~11  = CARRY((\cpu|select_B|Q[5]~35_combout  & (!\cpu|select_A|Q[5]~35_combout  & !\cpu|comb_947|Add6~9 )) # (!\cpu|select_B|Q[5]~35_combout  & ((!\cpu|comb_947|Add6~9 ) # (!\cpu|select_A|Q[5]~35_combout ))))

	.dataa(\cpu|select_B|Q[5]~35_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~9 ),
	.combout(\cpu|comb_947|Add6~10_combout ),
	.cout(\cpu|comb_947|Add6~11 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~10 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \cpu|comb_947|Add6~12 (
// Equation(s):
// \cpu|comb_947|Add6~12_combout  = ((\cpu|select_A|Q[6]~31_combout  $ (\cpu|select_B|Q[6]~31_combout  $ (!\cpu|comb_947|Add6~11 )))) # (GND)
// \cpu|comb_947|Add6~13  = CARRY((\cpu|select_A|Q[6]~31_combout  & ((\cpu|select_B|Q[6]~31_combout ) # (!\cpu|comb_947|Add6~11 ))) # (!\cpu|select_A|Q[6]~31_combout  & (\cpu|select_B|Q[6]~31_combout  & !\cpu|comb_947|Add6~11 )))

	.dataa(\cpu|select_A|Q[6]~31_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~11 ),
	.combout(\cpu|comb_947|Add6~12_combout ),
	.cout(\cpu|comb_947|Add6~13 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~12 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \cpu|comb_947|Add6~14 (
// Equation(s):
// \cpu|comb_947|Add6~14_combout  = (\cpu|select_B|Q[7]~27_combout  & ((\cpu|select_A|Q[7]~27_combout  & (\cpu|comb_947|Add6~13  & VCC)) # (!\cpu|select_A|Q[7]~27_combout  & (!\cpu|comb_947|Add6~13 )))) # (!\cpu|select_B|Q[7]~27_combout  & 
// ((\cpu|select_A|Q[7]~27_combout  & (!\cpu|comb_947|Add6~13 )) # (!\cpu|select_A|Q[7]~27_combout  & ((\cpu|comb_947|Add6~13 ) # (GND)))))
// \cpu|comb_947|Add6~15  = CARRY((\cpu|select_B|Q[7]~27_combout  & (!\cpu|select_A|Q[7]~27_combout  & !\cpu|comb_947|Add6~13 )) # (!\cpu|select_B|Q[7]~27_combout  & ((!\cpu|comb_947|Add6~13 ) # (!\cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~13 ),
	.combout(\cpu|comb_947|Add6~14_combout ),
	.cout(\cpu|comb_947|Add6~15 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~14 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \cpu|comb_947|Add6~16 (
// Equation(s):
// \cpu|comb_947|Add6~16_combout  = ((\cpu|select_B|Q [8] $ (\cpu|select_A|Q [8] $ (!\cpu|comb_947|Add6~15 )))) # (GND)
// \cpu|comb_947|Add6~17  = CARRY((\cpu|select_B|Q [8] & ((\cpu|select_A|Q [8]) # (!\cpu|comb_947|Add6~15 ))) # (!\cpu|select_B|Q [8] & (\cpu|select_A|Q [8] & !\cpu|comb_947|Add6~15 )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~15 ),
	.combout(\cpu|comb_947|Add6~16_combout ),
	.cout(\cpu|comb_947|Add6~17 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~16 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \cpu|comb_947|Add6~18 (
// Equation(s):
// \cpu|comb_947|Add6~18_combout  = (\cpu|select_B|Q [9] & ((\cpu|select_A|Q [9] & (\cpu|comb_947|Add6~17  & VCC)) # (!\cpu|select_A|Q [9] & (!\cpu|comb_947|Add6~17 )))) # (!\cpu|select_B|Q [9] & ((\cpu|select_A|Q [9] & (!\cpu|comb_947|Add6~17 )) # 
// (!\cpu|select_A|Q [9] & ((\cpu|comb_947|Add6~17 ) # (GND)))))
// \cpu|comb_947|Add6~19  = CARRY((\cpu|select_B|Q [9] & (!\cpu|select_A|Q [9] & !\cpu|comb_947|Add6~17 )) # (!\cpu|select_B|Q [9] & ((!\cpu|comb_947|Add6~17 ) # (!\cpu|select_A|Q [9]))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~17 ),
	.combout(\cpu|comb_947|Add6~18_combout ),
	.cout(\cpu|comb_947|Add6~19 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~18 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \cpu|comb_947|Add6~20 (
// Equation(s):
// \cpu|comb_947|Add6~20_combout  = ((\cpu|select_B|Q [10] $ (\cpu|select_A|Q [10] $ (!\cpu|comb_947|Add6~19 )))) # (GND)
// \cpu|comb_947|Add6~21  = CARRY((\cpu|select_B|Q [10] & ((\cpu|select_A|Q [10]) # (!\cpu|comb_947|Add6~19 ))) # (!\cpu|select_B|Q [10] & (\cpu|select_A|Q [10] & !\cpu|comb_947|Add6~19 )))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_A|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~19 ),
	.combout(\cpu|comb_947|Add6~20_combout ),
	.cout(\cpu|comb_947|Add6~21 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~20 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \cpu|comb_947|Add6~22 (
// Equation(s):
// \cpu|comb_947|Add6~22_combout  = (\cpu|select_B|Q[11]~14_combout  & ((\cpu|select_A|Q[11]~14_combout  & (\cpu|comb_947|Add6~21  & VCC)) # (!\cpu|select_A|Q[11]~14_combout  & (!\cpu|comb_947|Add6~21 )))) # (!\cpu|select_B|Q[11]~14_combout  & 
// ((\cpu|select_A|Q[11]~14_combout  & (!\cpu|comb_947|Add6~21 )) # (!\cpu|select_A|Q[11]~14_combout  & ((\cpu|comb_947|Add6~21 ) # (GND)))))
// \cpu|comb_947|Add6~23  = CARRY((\cpu|select_B|Q[11]~14_combout  & (!\cpu|select_A|Q[11]~14_combout  & !\cpu|comb_947|Add6~21 )) # (!\cpu|select_B|Q[11]~14_combout  & ((!\cpu|comb_947|Add6~21 ) # (!\cpu|select_A|Q[11]~14_combout ))))

	.dataa(\cpu|select_B|Q[11]~14_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add6~21 ),
	.combout(\cpu|comb_947|Add6~22_combout ),
	.cout(\cpu|comb_947|Add6~23 ));
// synopsys translate_off
defparam \cpu|comb_947|Add6~22 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \cpu|comb_947|Add0~79 (
// Equation(s):
// \cpu|comb_947|Add0~79_combout  = (\cpu|comb_947|Add0~78_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & \cpu|comb_947|Add6~22_combout ))

	.dataa(\cpu|comb_947|Add0~78_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_947|Add6~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~79 .lut_mask = 16'hEAEA;
defparam \cpu|comb_947|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \cpu|comb_947|Add0~72 (
// Equation(s):
// \cpu|comb_947|Add0~72_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q [10])))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~72 .lut_mask = 16'h00A3;
defparam \cpu|comb_947|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \cpu|comb_947|Add0~73 (
// Equation(s):
// \cpu|comb_947|Add0~73_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & (\cpu|select_A|Q [10])) # (!\cpu|comb_947|Add0~11_combout  & ((\cpu|select_B|Q [10])))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|comb_947|Add0~11_combout ),
	.datac(\cpu|select_B|Q [10]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~73 .lut_mask = 16'h00B8;
defparam \cpu|comb_947|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \cpu|comb_947|Add0~74 (
// Equation(s):
// \cpu|comb_947|Add0~74_combout  = (\cpu|comb_947|Add0~73_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & \cpu|comb_947|Add6~20_combout ))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_947|Add6~20_combout ),
	.datad(\cpu|comb_947|Add0~73_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~74 .lut_mask = 16'hFFC0;
defparam \cpu|comb_947|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \cpu|comb_947|Add0~67 (
// Equation(s):
// \cpu|comb_947|Add0~67_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q [9]))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~67 .lut_mask = 16'h00C5;
defparam \cpu|comb_947|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \cpu|comb_947|Add0~68 (
// Equation(s):
// \cpu|comb_947|Add0~68_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & (\cpu|select_A|Q [9])) # (!\cpu|comb_947|Add0~11_combout  & ((\cpu|select_B|Q [9])))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|comb_947|Add0~11_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~68 .lut_mask = 16'h0B08;
defparam \cpu|comb_947|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \cpu|comb_947|Add0~69 (
// Equation(s):
// \cpu|comb_947|Add0~69_combout  = (\cpu|comb_947|Add0~68_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & \cpu|comb_947|Add6~18_combout ))

	.dataa(\cpu|comb_947|Add0~68_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_947|Add6~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~69 .lut_mask = 16'hEAEA;
defparam \cpu|comb_947|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \cpu|comb_947|Add0~63 (
// Equation(s):
// \cpu|comb_947|Add0~63_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & ((\cpu|select_A|Q [8]))) # (!\cpu|comb_947|Add0~11_combout  & (\cpu|select_B|Q [8]))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_947|Add0~11_combout ),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~63 .lut_mask = 16'h00E2;
defparam \cpu|comb_947|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \cpu|comb_947|Add0~64 (
// Equation(s):
// \cpu|comb_947|Add0~64_combout  = (\cpu|comb_947|Add0~63_combout ) # ((\cpu|comb_947|Add6~16_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\cpu|comb_947|Add6~16_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\cpu|comb_947|Add0~63_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~64 .lut_mask = 16'hFF88;
defparam \cpu|comb_947|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \cpu|comb_947|Add0~62 (
// Equation(s):
// \cpu|comb_947|Add0~62_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q [8])))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|select_B|Q [8]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~62 .lut_mask = 16'h4405;
defparam \cpu|comb_947|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \cpu|comb_947|Add0~58 (
// Equation(s):
// \cpu|comb_947|Add0~58_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & ((\cpu|select_A|Q[7]~27_combout ))) # (!\cpu|comb_947|Add0~11_combout  & (\cpu|select_B|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|comb_947|Add0~11_combout ),
	.datac(\cpu|select_A|Q[7]~27_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~58 .lut_mask = 16'h00E2;
defparam \cpu|comb_947|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \cpu|comb_947|Add0~59 (
// Equation(s):
// \cpu|comb_947|Add0~59_combout  = (\cpu|comb_947|Add0~58_combout ) # ((\cpu|comb_947|Add6~14_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\cpu|comb_947|Add6~14_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\cpu|comb_947|Add0~58_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~59 .lut_mask = 16'hFF88;
defparam \cpu|comb_947|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \cpu|comb_947|Add0~57 (
// Equation(s):
// \cpu|comb_947|Add0~57_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~57 .lut_mask = 16'h00C5;
defparam \cpu|comb_947|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \cpu|comb_947|Add0~52 (
// Equation(s):
// \cpu|comb_947|Add0~52_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[6]~31_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~52 .lut_mask = 16'h00B1;
defparam \cpu|comb_947|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \cpu|comb_947|Add0~53 (
// Equation(s):
// \cpu|comb_947|Add0~53_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & (\cpu|select_A|Q[6]~31_combout )) # (!\cpu|comb_947|Add0~11_combout  & ((\cpu|select_B|Q[6]~31_combout )))))

	.dataa(\cpu|select_A|Q[6]~31_combout ),
	.datab(\cpu|comb_947|Add0~11_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|select_B|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~53 .lut_mask = 16'h0B08;
defparam \cpu|comb_947|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \cpu|comb_947|Add0~54 (
// Equation(s):
// \cpu|comb_947|Add0~54_combout  = (\cpu|comb_947|Add0~53_combout ) # ((\cpu|comb_947|Add6~12_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\cpu|comb_947|Add6~12_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|comb_947|Add0~53_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~54 .lut_mask = 16'hFFC0;
defparam \cpu|comb_947|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \cpu|comb_947|Add0~48 (
// Equation(s):
// \cpu|comb_947|Add0~48_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & (\cpu|select_A|Q[5]~35_combout )) # (!\cpu|comb_947|Add0~11_combout  & ((\cpu|select_B|Q[5]~35_combout )))))

	.dataa(\cpu|comb_947|Add0~11_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|select_B|Q[5]~35_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~48 .lut_mask = 16'h00D8;
defparam \cpu|comb_947|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \cpu|comb_947|Add0~49 (
// Equation(s):
// \cpu|comb_947|Add0~49_combout  = (\cpu|comb_947|Add0~48_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & \cpu|comb_947|Add6~10_combout ))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_947|Add6~10_combout ),
	.datad(\cpu|comb_947|Add0~48_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~49 .lut_mask = 16'hFFC0;
defparam \cpu|comb_947|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \cpu|comb_947|Add0~47 (
// Equation(s):
// \cpu|comb_947|Add0~47_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[5]~35_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|select_B|Q[5]~35_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~47 .lut_mask = 16'h5011;
defparam \cpu|comb_947|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \cpu|comb_947|Add0~40 (
// Equation(s):
// \cpu|comb_947|Add0~40_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[4]~41_combout ))))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~40 .lut_mask = 16'h00C5;
defparam \cpu|comb_947|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \cpu|comb_947|Add0~41 (
// Equation(s):
// \cpu|comb_947|Add0~41_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q[4]~39_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|select_A|Q[4]~40_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_A|Q[4]~40_combout ))

	.dataa(\cpu|select_A|Q[4]~40_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_B|Q[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~41 .lut_mask = 16'hEA2A;
defparam \cpu|comb_947|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \cpu|comb_947|Add0~13 (
// Equation(s):
// \cpu|comb_947|Add0~13_combout  = (\cpu|comb_947|Add0~11_combout  & (((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [16])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|comb_947|Add0~11_combout  & 
// (((!\cpu|select_B|three_two_translator|15~8_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|comb_947|Add0~11_combout ),
	.datad(\cpu|select_B|three_two_translator|15~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~13 .lut_mask = 16'h707F;
defparam \cpu|comb_947|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \cpu|select_A|Q[0]~63 (
// Equation(s):
// \cpu|select_A|Q[0]~63_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & 
// ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~63 .lut_mask = 16'hDD33;
defparam \cpu|select_A|Q[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \cpu|comb_947|Add0~108 (
// Equation(s):
// \cpu|comb_947|Add0~108_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q[0]~36_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|select_A|Q[0]~63_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_A|Q[0]~63_combout ))

	.dataa(\cpu|select_A|Q[0]~63_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_B|Q[0]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~108 .lut_mask = 16'hEA2A;
defparam \cpu|comb_947|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \cpu|comb_947|Add0~42 (
// Equation(s):
// \cpu|comb_947|Add0~42_combout  = (\cpu|comb_947|Add0~108_combout  & ((\cpu|comb_947|Add0~13_combout  & (\cpu|comb_947|Add0~41_combout )) # (!\cpu|comb_947|Add0~13_combout  & ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q )))))

	.dataa(\cpu|comb_947|Add0~41_combout ),
	.datab(\cpu|comb_947|Add0~13_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|comb_947|Add0~108_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~42 .lut_mask = 16'hB800;
defparam \cpu|comb_947|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \cpu|comb_947|Add0~43 (
// Equation(s):
// \cpu|comb_947|Add0~43_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~42_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & !\cpu|comb_947|Add0~108_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_947|Add0~42_combout ),
	.datad(\cpu|comb_947|Add0~108_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~43 .lut_mask = 16'h3032;
defparam \cpu|comb_947|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \cpu|comb_947|Add0~44 (
// Equation(s):
// \cpu|comb_947|Add0~44_combout  = (\cpu|comb_947|Add0~43_combout ) # ((\cpu|comb_947|Add6~8_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\cpu|comb_947|Add6~8_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\cpu|comb_947|Add0~43_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~44 .lut_mask = 16'hFF88;
defparam \cpu|comb_947|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \cpu|comb_947|Add0~35 (
// Equation(s):
// \cpu|comb_947|Add0~35_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q[3]~43_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|select_A|Q[3]~46_combout ))))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (((\cpu|select_A|Q[3]~46_combout ))))

	.dataa(\cpu|select_B|Q[3]~43_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|select_A|Q[3]~46_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~35 .lut_mask = 16'hB8F0;
defparam \cpu|comb_947|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \cpu|comb_947|Add0~36 (
// Equation(s):
// \cpu|comb_947|Add0~36_combout  = (\cpu|comb_947|Add0~108_combout  & ((\cpu|comb_947|Add0~13_combout  & ((\cpu|comb_947|Add0~35_combout ))) # (!\cpu|comb_947|Add0~13_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|comb_947|Add0~108_combout ),
	.datab(\cpu|comb_947|Add0~13_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|comb_947|Add0~35_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~36 .lut_mask = 16'hA820;
defparam \cpu|comb_947|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \cpu|comb_947|Add0~34 (
// Equation(s):
// \cpu|comb_947|Add0~34_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|comb_947|Add0~11_combout  & (!\cpu|select_A|Q[0]~63_combout )) # (!\cpu|comb_947|Add0~11_combout  & ((!\cpu|select_B|Q[0]~36_combout )))))

	.dataa(\cpu|select_A|Q[0]~63_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|comb_947|Add0~11_combout ),
	.datad(\cpu|select_B|Q[0]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~34 .lut_mask = 16'h404C;
defparam \cpu|comb_947|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \cpu|comb_947|Add0~37 (
// Equation(s):
// \cpu|comb_947|Add0~37_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_947|Add6~6_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (((\cpu|comb_947|Add0~36_combout ) # (\cpu|comb_947|Add0~34_combout 
// ))))

	.dataa(\cpu|comb_947|Add6~6_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_947|Add0~36_combout ),
	.datad(\cpu|comb_947|Add0~34_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~37 .lut_mask = 16'hBBB8;
defparam \cpu|comb_947|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \cpu|comb_947|Add0~33 (
// Equation(s):
// \cpu|comb_947|Add0~33_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[3]~45_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|select_B|Q[3]~45_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~33 .lut_mask = 16'h008D;
defparam \cpu|comb_947|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \cpu|comb_947|Add0~110 (
// Equation(s):
// \cpu|comb_947|Add0~110_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|select_B|Q[2]~49_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|select_A|Q[2]~51_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_A|Q[2]~51_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|select_B|Q[2]~49_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~110 .lut_mask = 16'hE4CC;
defparam \cpu|comb_947|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \cpu|comb_947|Add0~28 (
// Equation(s):
// \cpu|comb_947|Add0~28_combout  = (\cpu|comb_947|Add0~108_combout  & ((\cpu|comb_947|Add0~13_combout  & (\cpu|comb_947|Add0~110_combout )) # (!\cpu|comb_947|Add0~13_combout  & ((\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q )))))

	.dataa(\cpu|comb_947|Add0~110_combout ),
	.datab(\cpu|comb_947|Add0~13_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|comb_947|Add0~108_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~28 .lut_mask = 16'hB800;
defparam \cpu|comb_947|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \cpu|comb_947|Add0~29 (
// Equation(s):
// \cpu|comb_947|Add0~29_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~28_combout ) # ((!\cpu|comb_947|Add0~108_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|comb_947|Add0~108_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|comb_947|Add0~28_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~29 .lut_mask = 16'h3310;
defparam \cpu|comb_947|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \cpu|comb_947|Add0~30 (
// Equation(s):
// \cpu|comb_947|Add0~30_combout  = (\cpu|comb_947|Add0~29_combout ) # ((\cpu|comb_947|Add6~4_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\cpu|comb_947|Add6~4_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|comb_947|Add0~29_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~30 .lut_mask = 16'hFFC0;
defparam \cpu|comb_947|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \cpu|comb_947|Add0~27 (
// Equation(s):
// \cpu|comb_947|Add0~27_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[2]~51_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|select_B|Q[2]~51_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~27 .lut_mask = 16'h2031;
defparam \cpu|comb_947|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \cpu|comb_947|Add0~20 (
// Equation(s):
// \cpu|comb_947|Add0~20_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[1]~56_combout ))))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~20 .lut_mask = 16'h00C5;
defparam \cpu|comb_947|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \cpu|comb_947|Add0~21 (
// Equation(s):
// \cpu|comb_947|Add0~21_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|comb_947|Add0~11_combout  & (!\cpu|select_A|Q[0]~63_combout )) # (!\cpu|comb_947|Add0~11_combout  & ((!\cpu|select_B|Q[0]~36_combout )))))

	.dataa(\cpu|select_A|Q[0]~63_combout ),
	.datab(\cpu|comb_947|Add0~11_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|Q[0]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~21 .lut_mask = 16'h4070;
defparam \cpu|comb_947|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \cpu|select_B|Q[1]~54 (
// Equation(s):
// \cpu|select_B|Q[1]~54_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[0]~37_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q )) # (!\cpu|select_B|Q[0]~37_combout  & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))) # (!\cpu|select_B|three_two_translator|15~6_combout  & (((\cpu|select_B|Q[0]~37_combout ))))

	.dataa(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\cpu|select_B|Q[0]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~54 .lut_mask = 16'hBBC0;
defparam \cpu|select_B|Q[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \cpu|select_RB|Q~58 (
// Equation(s):
// \cpu|select_RB|Q~58_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~31_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[5]~33_combout ))))

	.dataa(\cpu|select_control_RB[5]~33_combout ),
	.datab(\cpu|select_control_RB[5]~31_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~58 .lut_mask = 16'hCA00;
defparam \cpu|select_RB|Q~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \cpu|select_RB|Q[1]~56 (
// Equation(s):
// \cpu|select_RB|Q[1]~56_combout  = (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RB[1]~5_combout  & \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RB[2]~9_combout  & (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RB[2]~9_combout ),
	.datab(\cpu|select_control_RB[1]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1]~56 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \cpu|select_RB|Q[1]~59 (
// Equation(s):
// \cpu|select_RB|Q[1]~59_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[6]~29_combout )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[6]~29_combout ))))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[6]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1]~59 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [4]),
	.d(gnd),
	.asdata(\cpu|comb_947|F [1]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \cpu|select_RB|Q[1]~57 (
// Equation(s):
// \cpu|select_RB|Q[1]~57_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[3]~20_combout ) # ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q  & (((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[3]~20_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1]~57 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \cpu|select_RB|Q[1] (
// Equation(s):
// \cpu|select_RB|Q [1] = (\cpu|select_RB|Q~58_combout ) # ((\cpu|select_RB|Q[1]~56_combout ) # ((\cpu|select_RB|Q[1]~59_combout ) # (\cpu|select_RB|Q[1]~57_combout )))

	.dataa(\cpu|select_RB|Q~58_combout ),
	.datab(\cpu|select_RB|Q[1]~56_combout ),
	.datac(\cpu|select_RB|Q[1]~59_combout ),
	.datad(\cpu|select_RB|Q[1]~57_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [1]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \cpu|select_RA|Q~58 (
// Equation(s):
// \cpu|select_RA|Q~58_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[5]~26_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// ((\cpu|select_control_RA[5]~28_combout )))))

	.dataa(\cpu|select_control_RA[5]~26_combout ),
	.datab(\cpu|select_control_RA[5]~28_combout ),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~58 .lut_mask = 16'hA0C0;
defparam \cpu|select_RA|Q~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \cpu|select_RA|Q[1]~56 (
// Equation(s):
// \cpu|select_RA|Q[1]~56_combout  = (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|select_control_RA[1]~11_combout  & (\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|select_control_RA[1]~11_combout ),
	.datab(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1]~56 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \cpu|select_RA|Q[1]~57 (
// Equation(s):
// \cpu|select_RA|Q[1]~57_combout  = (\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[4]~19_combout ) # ((\cpu|select_control_RA[3]~25_combout  & \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RA[3]~25_combout  & (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RA[3]~25_combout ),
	.datac(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[4]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1]~57 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \cpu|select_RA|Q[1]~59 (
// Equation(s):
// \cpu|select_RA|Q[1]~59_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[6]~36_combout  & \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|select_control_RA[6]~36_combout  & ((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1]~59 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \cpu|select_RA|Q[1] (
// Equation(s):
// \cpu|select_RA|Q [1] = (\cpu|select_RA|Q~58_combout ) # ((\cpu|select_RA|Q[1]~56_combout ) # ((\cpu|select_RA|Q[1]~57_combout ) # (\cpu|select_RA|Q[1]~59_combout )))

	.dataa(\cpu|select_RA|Q~58_combout ),
	.datab(\cpu|select_RA|Q[1]~56_combout ),
	.datac(\cpu|select_RA|Q[1]~57_combout ),
	.datad(\cpu|select_RA|Q[1]~59_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [1]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1] .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \cpu|select_B|Q[1]~55 (
// Equation(s):
// \cpu|select_B|Q[1]~55_combout  = (\cpu|select_B|Q[1]~54_combout  & ((\cpu|select_RB|Q [1]) # ((\cpu|select_B|three_two_translator|15~6_combout )))) # (!\cpu|select_B|Q[1]~54_combout  & (((!\cpu|select_B|three_two_translator|15~6_combout  & 
// \cpu|select_RA|Q [1]))))

	.dataa(\cpu|select_B|Q[1]~54_combout ),
	.datab(\cpu|select_RB|Q [1]),
	.datac(\cpu|select_B|three_two_translator|15~6_combout ),
	.datad(\cpu|select_RA|Q [1]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~55 .lut_mask = 16'hADA8;
defparam \cpu|select_B|Q[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \cpu|comb_947|Add0~22 (
// Equation(s):
// \cpu|comb_947|Add0~22_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_B|Q[1]~55_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|select_A|Q[1]~56_combout ))))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|select_A|Q[1]~56_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q[1]~55_combout ),
	.datac(\cpu|select_A|Q[1]~56_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~22 .lut_mask = 16'hD8F0;
defparam \cpu|comb_947|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \cpu|comb_947|Add0~23 (
// Equation(s):
// \cpu|comb_947|Add0~23_combout  = (\cpu|comb_947|Add0~108_combout  & ((\cpu|comb_947|Add0~13_combout  & ((\cpu|comb_947|Add0~22_combout ))) # (!\cpu|comb_947|Add0~13_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|comb_947|Add0~108_combout ),
	.datab(\cpu|comb_947|Add0~13_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|comb_947|Add0~22_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~23 .lut_mask = 16'hA820;
defparam \cpu|comb_947|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \cpu|comb_947|Add0~24 (
// Equation(s):
// \cpu|comb_947|Add0~24_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (((\cpu|comb_947|Add6~2_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~21_combout ) # 
// ((\cpu|comb_947|Add0~23_combout ))))

	.dataa(\cpu|comb_947|Add0~21_combout ),
	.datab(\cpu|comb_947|Add0~23_combout ),
	.datac(\cpu|comb_947|Add6~2_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~24 .lut_mask = 16'hF0EE;
defparam \cpu|comb_947|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \cpu|comb_947|Add0~10 (
// Equation(s):
// \cpu|comb_947|Add0~10_combout  = ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24])) # (!\cpu|select_B|Q[0]~61_combout )

	.dataa(gnd),
	.datab(\cpu|select_B|Q[0]~61_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~10 .lut_mask = 16'hFFF3;
defparam \cpu|comb_947|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \cpu|comb_947|Add0~109 (
// Equation(s):
// \cpu|comb_947|Add0~109_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q[0]~60_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|select_A|Q[0]~61_combout ))))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (((\cpu|select_A|Q[0]~61_combout ))))

	.dataa(\cpu|select_B|Q[0]~60_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|select_A|Q[0]~61_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~109 .lut_mask = 16'hB8F0;
defparam \cpu|comb_947|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \cpu|comb_947|Add0~14 (
// Equation(s):
// \cpu|comb_947|Add0~14_combout  = (\cpu|comb_947|Add0~108_combout  & ((\cpu|comb_947|Add0~13_combout  & ((\cpu|comb_947|Add0~109_combout ))) # (!\cpu|comb_947|Add0~13_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|comb_947|Add0~108_combout ),
	.datab(\cpu|comb_947|Add0~13_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|comb_947|Add0~109_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~14 .lut_mask = 16'hA820;
defparam \cpu|comb_947|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \cpu|comb_947|Add0~12 (
// Equation(s):
// \cpu|comb_947|Add0~12_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|comb_947|Add0~11_combout  & (!\cpu|select_A|Q[0]~63_combout )) # (!\cpu|comb_947|Add0~11_combout  & ((!\cpu|select_B|Q[0]~36_combout )))))

	.dataa(\cpu|select_A|Q[0]~63_combout ),
	.datab(\cpu|comb_947|Add0~11_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|Q[0]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~12 .lut_mask = 16'h4070;
defparam \cpu|comb_947|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \cpu|comb_947|Add0~15 (
// Equation(s):
// \cpu|comb_947|Add0~15_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_947|Add6~0_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (((\cpu|comb_947|Add0~14_combout ) # (\cpu|comb_947|Add0~12_combout 
// ))))

	.dataa(\cpu|comb_947|Add6~0_combout ),
	.datab(\cpu|comb_947|Add0~14_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|comb_947|Add0~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~15 .lut_mask = 16'hAFAC;
defparam \cpu|comb_947|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \cpu|comb_947|Add0~17 (
// Equation(s):
// \cpu|comb_947|Add0~17_cout  = CARRY((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|comb_947|Add0~17_cout ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~17 .lut_mask = 16'h0044;
defparam \cpu|comb_947|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \cpu|comb_947|Add0~18 (
// Equation(s):
// \cpu|comb_947|Add0~18_combout  = (\cpu|comb_947|Add0~10_combout  & ((\cpu|comb_947|Add0~15_combout  & (\cpu|comb_947|Add0~17_cout  & VCC)) # (!\cpu|comb_947|Add0~15_combout  & (!\cpu|comb_947|Add0~17_cout )))) # (!\cpu|comb_947|Add0~10_combout  & 
// ((\cpu|comb_947|Add0~15_combout  & (!\cpu|comb_947|Add0~17_cout )) # (!\cpu|comb_947|Add0~15_combout  & ((\cpu|comb_947|Add0~17_cout ) # (GND)))))
// \cpu|comb_947|Add0~19  = CARRY((\cpu|comb_947|Add0~10_combout  & (!\cpu|comb_947|Add0~15_combout  & !\cpu|comb_947|Add0~17_cout )) # (!\cpu|comb_947|Add0~10_combout  & ((!\cpu|comb_947|Add0~17_cout ) # (!\cpu|comb_947|Add0~15_combout ))))

	.dataa(\cpu|comb_947|Add0~10_combout ),
	.datab(\cpu|comb_947|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~17_cout ),
	.combout(\cpu|comb_947|Add0~18_combout ),
	.cout(\cpu|comb_947|Add0~19 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~18 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \cpu|comb_947|Add0~25 (
// Equation(s):
// \cpu|comb_947|Add0~25_combout  = ((\cpu|comb_947|Add0~20_combout  $ (\cpu|comb_947|Add0~24_combout  $ (!\cpu|comb_947|Add0~19 )))) # (GND)
// \cpu|comb_947|Add0~26  = CARRY((\cpu|comb_947|Add0~20_combout  & ((\cpu|comb_947|Add0~24_combout ) # (!\cpu|comb_947|Add0~19 ))) # (!\cpu|comb_947|Add0~20_combout  & (\cpu|comb_947|Add0~24_combout  & !\cpu|comb_947|Add0~19 )))

	.dataa(\cpu|comb_947|Add0~20_combout ),
	.datab(\cpu|comb_947|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~19 ),
	.combout(\cpu|comb_947|Add0~25_combout ),
	.cout(\cpu|comb_947|Add0~26 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~25 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \cpu|comb_947|Add0~31 (
// Equation(s):
// \cpu|comb_947|Add0~31_combout  = (\cpu|comb_947|Add0~30_combout  & ((\cpu|comb_947|Add0~27_combout  & (\cpu|comb_947|Add0~26  & VCC)) # (!\cpu|comb_947|Add0~27_combout  & (!\cpu|comb_947|Add0~26 )))) # (!\cpu|comb_947|Add0~30_combout  & 
// ((\cpu|comb_947|Add0~27_combout  & (!\cpu|comb_947|Add0~26 )) # (!\cpu|comb_947|Add0~27_combout  & ((\cpu|comb_947|Add0~26 ) # (GND)))))
// \cpu|comb_947|Add0~32  = CARRY((\cpu|comb_947|Add0~30_combout  & (!\cpu|comb_947|Add0~27_combout  & !\cpu|comb_947|Add0~26 )) # (!\cpu|comb_947|Add0~30_combout  & ((!\cpu|comb_947|Add0~26 ) # (!\cpu|comb_947|Add0~27_combout ))))

	.dataa(\cpu|comb_947|Add0~30_combout ),
	.datab(\cpu|comb_947|Add0~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~26 ),
	.combout(\cpu|comb_947|Add0~31_combout ),
	.cout(\cpu|comb_947|Add0~32 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~31 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \cpu|comb_947|Add0~38 (
// Equation(s):
// \cpu|comb_947|Add0~38_combout  = ((\cpu|comb_947|Add0~37_combout  $ (\cpu|comb_947|Add0~33_combout  $ (!\cpu|comb_947|Add0~32 )))) # (GND)
// \cpu|comb_947|Add0~39  = CARRY((\cpu|comb_947|Add0~37_combout  & ((\cpu|comb_947|Add0~33_combout ) # (!\cpu|comb_947|Add0~32 ))) # (!\cpu|comb_947|Add0~37_combout  & (\cpu|comb_947|Add0~33_combout  & !\cpu|comb_947|Add0~32 )))

	.dataa(\cpu|comb_947|Add0~37_combout ),
	.datab(\cpu|comb_947|Add0~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~32 ),
	.combout(\cpu|comb_947|Add0~38_combout ),
	.cout(\cpu|comb_947|Add0~39 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~38 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \cpu|comb_947|Add0~45 (
// Equation(s):
// \cpu|comb_947|Add0~45_combout  = (\cpu|comb_947|Add0~40_combout  & ((\cpu|comb_947|Add0~44_combout  & (\cpu|comb_947|Add0~39  & VCC)) # (!\cpu|comb_947|Add0~44_combout  & (!\cpu|comb_947|Add0~39 )))) # (!\cpu|comb_947|Add0~40_combout  & 
// ((\cpu|comb_947|Add0~44_combout  & (!\cpu|comb_947|Add0~39 )) # (!\cpu|comb_947|Add0~44_combout  & ((\cpu|comb_947|Add0~39 ) # (GND)))))
// \cpu|comb_947|Add0~46  = CARRY((\cpu|comb_947|Add0~40_combout  & (!\cpu|comb_947|Add0~44_combout  & !\cpu|comb_947|Add0~39 )) # (!\cpu|comb_947|Add0~40_combout  & ((!\cpu|comb_947|Add0~39 ) # (!\cpu|comb_947|Add0~44_combout ))))

	.dataa(\cpu|comb_947|Add0~40_combout ),
	.datab(\cpu|comb_947|Add0~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~39 ),
	.combout(\cpu|comb_947|Add0~45_combout ),
	.cout(\cpu|comb_947|Add0~46 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~45 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \cpu|comb_947|Add0~50 (
// Equation(s):
// \cpu|comb_947|Add0~50_combout  = ((\cpu|comb_947|Add0~49_combout  $ (\cpu|comb_947|Add0~47_combout  $ (!\cpu|comb_947|Add0~46 )))) # (GND)
// \cpu|comb_947|Add0~51  = CARRY((\cpu|comb_947|Add0~49_combout  & ((\cpu|comb_947|Add0~47_combout ) # (!\cpu|comb_947|Add0~46 ))) # (!\cpu|comb_947|Add0~49_combout  & (\cpu|comb_947|Add0~47_combout  & !\cpu|comb_947|Add0~46 )))

	.dataa(\cpu|comb_947|Add0~49_combout ),
	.datab(\cpu|comb_947|Add0~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~46 ),
	.combout(\cpu|comb_947|Add0~50_combout ),
	.cout(\cpu|comb_947|Add0~51 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~50 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \cpu|comb_947|Add0~55 (
// Equation(s):
// \cpu|comb_947|Add0~55_combout  = (\cpu|comb_947|Add0~52_combout  & ((\cpu|comb_947|Add0~54_combout  & (\cpu|comb_947|Add0~51  & VCC)) # (!\cpu|comb_947|Add0~54_combout  & (!\cpu|comb_947|Add0~51 )))) # (!\cpu|comb_947|Add0~52_combout  & 
// ((\cpu|comb_947|Add0~54_combout  & (!\cpu|comb_947|Add0~51 )) # (!\cpu|comb_947|Add0~54_combout  & ((\cpu|comb_947|Add0~51 ) # (GND)))))
// \cpu|comb_947|Add0~56  = CARRY((\cpu|comb_947|Add0~52_combout  & (!\cpu|comb_947|Add0~54_combout  & !\cpu|comb_947|Add0~51 )) # (!\cpu|comb_947|Add0~52_combout  & ((!\cpu|comb_947|Add0~51 ) # (!\cpu|comb_947|Add0~54_combout ))))

	.dataa(\cpu|comb_947|Add0~52_combout ),
	.datab(\cpu|comb_947|Add0~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~51 ),
	.combout(\cpu|comb_947|Add0~55_combout ),
	.cout(\cpu|comb_947|Add0~56 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~55 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \cpu|comb_947|Add0~60 (
// Equation(s):
// \cpu|comb_947|Add0~60_combout  = ((\cpu|comb_947|Add0~59_combout  $ (\cpu|comb_947|Add0~57_combout  $ (!\cpu|comb_947|Add0~56 )))) # (GND)
// \cpu|comb_947|Add0~61  = CARRY((\cpu|comb_947|Add0~59_combout  & ((\cpu|comb_947|Add0~57_combout ) # (!\cpu|comb_947|Add0~56 ))) # (!\cpu|comb_947|Add0~59_combout  & (\cpu|comb_947|Add0~57_combout  & !\cpu|comb_947|Add0~56 )))

	.dataa(\cpu|comb_947|Add0~59_combout ),
	.datab(\cpu|comb_947|Add0~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~56 ),
	.combout(\cpu|comb_947|Add0~60_combout ),
	.cout(\cpu|comb_947|Add0~61 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~60 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \cpu|comb_947|Add0~65 (
// Equation(s):
// \cpu|comb_947|Add0~65_combout  = (\cpu|comb_947|Add0~64_combout  & ((\cpu|comb_947|Add0~62_combout  & (\cpu|comb_947|Add0~61  & VCC)) # (!\cpu|comb_947|Add0~62_combout  & (!\cpu|comb_947|Add0~61 )))) # (!\cpu|comb_947|Add0~64_combout  & 
// ((\cpu|comb_947|Add0~62_combout  & (!\cpu|comb_947|Add0~61 )) # (!\cpu|comb_947|Add0~62_combout  & ((\cpu|comb_947|Add0~61 ) # (GND)))))
// \cpu|comb_947|Add0~66  = CARRY((\cpu|comb_947|Add0~64_combout  & (!\cpu|comb_947|Add0~62_combout  & !\cpu|comb_947|Add0~61 )) # (!\cpu|comb_947|Add0~64_combout  & ((!\cpu|comb_947|Add0~61 ) # (!\cpu|comb_947|Add0~62_combout ))))

	.dataa(\cpu|comb_947|Add0~64_combout ),
	.datab(\cpu|comb_947|Add0~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~61 ),
	.combout(\cpu|comb_947|Add0~65_combout ),
	.cout(\cpu|comb_947|Add0~66 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~65 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \cpu|comb_947|Add0~70 (
// Equation(s):
// \cpu|comb_947|Add0~70_combout  = ((\cpu|comb_947|Add0~67_combout  $ (\cpu|comb_947|Add0~69_combout  $ (!\cpu|comb_947|Add0~66 )))) # (GND)
// \cpu|comb_947|Add0~71  = CARRY((\cpu|comb_947|Add0~67_combout  & ((\cpu|comb_947|Add0~69_combout ) # (!\cpu|comb_947|Add0~66 ))) # (!\cpu|comb_947|Add0~67_combout  & (\cpu|comb_947|Add0~69_combout  & !\cpu|comb_947|Add0~66 )))

	.dataa(\cpu|comb_947|Add0~67_combout ),
	.datab(\cpu|comb_947|Add0~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~66 ),
	.combout(\cpu|comb_947|Add0~70_combout ),
	.cout(\cpu|comb_947|Add0~71 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~70 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \cpu|comb_947|Add0~75 (
// Equation(s):
// \cpu|comb_947|Add0~75_combout  = (\cpu|comb_947|Add0~72_combout  & ((\cpu|comb_947|Add0~74_combout  & (\cpu|comb_947|Add0~71  & VCC)) # (!\cpu|comb_947|Add0~74_combout  & (!\cpu|comb_947|Add0~71 )))) # (!\cpu|comb_947|Add0~72_combout  & 
// ((\cpu|comb_947|Add0~74_combout  & (!\cpu|comb_947|Add0~71 )) # (!\cpu|comb_947|Add0~74_combout  & ((\cpu|comb_947|Add0~71 ) # (GND)))))
// \cpu|comb_947|Add0~76  = CARRY((\cpu|comb_947|Add0~72_combout  & (!\cpu|comb_947|Add0~74_combout  & !\cpu|comb_947|Add0~71 )) # (!\cpu|comb_947|Add0~72_combout  & ((!\cpu|comb_947|Add0~71 ) # (!\cpu|comb_947|Add0~74_combout ))))

	.dataa(\cpu|comb_947|Add0~72_combout ),
	.datab(\cpu|comb_947|Add0~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~71 ),
	.combout(\cpu|comb_947|Add0~75_combout ),
	.cout(\cpu|comb_947|Add0~76 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~75 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \cpu|comb_947|Add0~80 (
// Equation(s):
// \cpu|comb_947|Add0~80_combout  = ((\cpu|comb_947|Add0~77_combout  $ (\cpu|comb_947|Add0~79_combout  $ (!\cpu|comb_947|Add0~76 )))) # (GND)
// \cpu|comb_947|Add0~81  = CARRY((\cpu|comb_947|Add0~77_combout  & ((\cpu|comb_947|Add0~79_combout ) # (!\cpu|comb_947|Add0~76 ))) # (!\cpu|comb_947|Add0~77_combout  & (\cpu|comb_947|Add0~79_combout  & !\cpu|comb_947|Add0~76 )))

	.dataa(\cpu|comb_947|Add0~77_combout ),
	.datab(\cpu|comb_947|Add0~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~76 ),
	.combout(\cpu|comb_947|Add0~80_combout ),
	.cout(\cpu|comb_947|Add0~81 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~80 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \cpu|comb_947|Add0~85 (
// Equation(s):
// \cpu|comb_947|Add0~85_combout  = (\cpu|comb_947|Add0~84_combout  & ((\cpu|comb_947|Add0~82_combout  & (\cpu|comb_947|Add0~81  & VCC)) # (!\cpu|comb_947|Add0~82_combout  & (!\cpu|comb_947|Add0~81 )))) # (!\cpu|comb_947|Add0~84_combout  & 
// ((\cpu|comb_947|Add0~82_combout  & (!\cpu|comb_947|Add0~81 )) # (!\cpu|comb_947|Add0~82_combout  & ((\cpu|comb_947|Add0~81 ) # (GND)))))
// \cpu|comb_947|Add0~86  = CARRY((\cpu|comb_947|Add0~84_combout  & (!\cpu|comb_947|Add0~82_combout  & !\cpu|comb_947|Add0~81 )) # (!\cpu|comb_947|Add0~84_combout  & ((!\cpu|comb_947|Add0~81 ) # (!\cpu|comb_947|Add0~82_combout ))))

	.dataa(\cpu|comb_947|Add0~84_combout ),
	.datab(\cpu|comb_947|Add0~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~81 ),
	.combout(\cpu|comb_947|Add0~85_combout ),
	.cout(\cpu|comb_947|Add0~86 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~85 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \cpu|comb_947|Add0~90 (
// Equation(s):
// \cpu|comb_947|Add0~90_combout  = ((\cpu|comb_947|Add0~87_combout  $ (\cpu|comb_947|Add0~89_combout  $ (!\cpu|comb_947|Add0~86 )))) # (GND)
// \cpu|comb_947|Add0~91  = CARRY((\cpu|comb_947|Add0~87_combout  & ((\cpu|comb_947|Add0~89_combout ) # (!\cpu|comb_947|Add0~86 ))) # (!\cpu|comb_947|Add0~87_combout  & (\cpu|comb_947|Add0~89_combout  & !\cpu|comb_947|Add0~86 )))

	.dataa(\cpu|comb_947|Add0~87_combout ),
	.datab(\cpu|comb_947|Add0~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~86 ),
	.combout(\cpu|comb_947|Add0~90_combout ),
	.cout(\cpu|comb_947|Add0~91 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~90 .lut_mask = 16'h698E;
defparam \cpu|comb_947|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \cpu|comb_947|Add0~95 (
// Equation(s):
// \cpu|comb_947|Add0~95_combout  = (\cpu|comb_947|Add0~94_combout  & ((\cpu|comb_947|Add0~92_combout  & (\cpu|comb_947|Add0~91  & VCC)) # (!\cpu|comb_947|Add0~92_combout  & (!\cpu|comb_947|Add0~91 )))) # (!\cpu|comb_947|Add0~94_combout  & 
// ((\cpu|comb_947|Add0~92_combout  & (!\cpu|comb_947|Add0~91 )) # (!\cpu|comb_947|Add0~92_combout  & ((\cpu|comb_947|Add0~91 ) # (GND)))))
// \cpu|comb_947|Add0~96  = CARRY((\cpu|comb_947|Add0~94_combout  & (!\cpu|comb_947|Add0~92_combout  & !\cpu|comb_947|Add0~91 )) # (!\cpu|comb_947|Add0~94_combout  & ((!\cpu|comb_947|Add0~91 ) # (!\cpu|comb_947|Add0~92_combout ))))

	.dataa(\cpu|comb_947|Add0~94_combout ),
	.datab(\cpu|comb_947|Add0~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|Add0~91 ),
	.combout(\cpu|comb_947|Add0~95_combout ),
	.cout(\cpu|comb_947|Add0~96 ));
// synopsys translate_off
defparam \cpu|comb_947|Add0~95 .lut_mask = 16'h9617;
defparam \cpu|comb_947|Add0~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \cpu|comb_947|Mux2~3 (
// Equation(s):
// \cpu|comb_947|Mux2~3_combout  = (\cpu|comb_947|Mux4~1_combout  & (((\cpu|comb_947|Mux4~2_combout )))) # (!\cpu|comb_947|Mux4~1_combout  & ((\cpu|comb_947|Mux4~2_combout  & (\cpu|select_B|Q[14]~5_combout )) # (!\cpu|comb_947|Mux4~2_combout  & 
// ((\cpu|comb_947|Add0~95_combout )))))

	.dataa(\cpu|select_B|Q[14]~5_combout ),
	.datab(\cpu|comb_947|Mux4~1_combout ),
	.datac(\cpu|comb_947|Mux4~2_combout ),
	.datad(\cpu|comb_947|Add0~95_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~3 .lut_mask = 16'hE3E0;
defparam \cpu|comb_947|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \cpu|comb_947|Mux2~8 (
// Equation(s):
// \cpu|comb_947|Mux2~8_combout  = (\cpu|comb_947|Mux4~1_combout  & ((\cpu|comb_947|Mux2~3_combout  & ((\cpu|comb_947|Mux2~7_combout ))) # (!\cpu|comb_947|Mux2~3_combout  & (\cpu|comb_947|Mux2~2_combout )))) # (!\cpu|comb_947|Mux4~1_combout  & 
// (((\cpu|comb_947|Mux2~3_combout ))))

	.dataa(\cpu|comb_947|Mux2~2_combout ),
	.datab(\cpu|comb_947|Mux4~1_combout ),
	.datac(\cpu|comb_947|Mux2~7_combout ),
	.datad(\cpu|comb_947|Mux2~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~8 .lut_mask = 16'hF388;
defparam \cpu|comb_947|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \cpu|comb_947|Mux2~9 (
// Equation(s):
// \cpu|comb_947|Mux2~9_combout  = (!\cpu|comb_947|Mux4~3_combout  & ((\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Add6~28_combout ))) # (!\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux2~8_combout ))))

	.dataa(\cpu|comb_947|Mux2~8_combout ),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(\cpu|comb_947|Add6~28_combout ),
	.datad(\cpu|comb_947|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~9 .lut_mask = 16'h00E2;
defparam \cpu|comb_947|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \cpu|comb_947|Mux2~10 (
// Equation(s):
// \cpu|comb_947|Mux2~10_combout  = (\cpu|comb_947|Mux2~9_combout ) # ((\cpu|comb_947|Mux4~3_combout  & \cpu|select_A|Q [14]))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux4~3_combout ),
	.datac(\cpu|select_A|Q [14]),
	.datad(\cpu|comb_947|Mux2~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux2~10 .lut_mask = 16'hFFC0;
defparam \cpu|comb_947|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \cpu|comb_947|F[14] (
// Equation(s):
// \cpu|comb_947|F [14] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [14]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux2~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux2~10_combout ),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [14]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [14]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[14] .lut_mask = 16'hFC0C;
defparam \cpu|comb_947|F[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \cpu|select_A|Q~6 (
// Equation(s):
// \cpu|select_A|Q~6_combout  = (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q~6 .lut_mask = 16'h0200;
defparam \cpu|select_A|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \cpu|select_A|Q[13]~8 (
// Equation(s):
// \cpu|select_A|Q[13]~8_combout  = (\cpu|select_A|Q[13]~7_combout ) # ((\cpu|select_A|Q~6_combout ) # ((\cpu|select_A|three_two_translator|15~4_combout  & \cpu|select_RA|Q [13])))

	.dataa(\cpu|select_A|Q[13]~7_combout ),
	.datab(\cpu|select_A|three_two_translator|15~4_combout ),
	.datac(\cpu|select_A|Q~6_combout ),
	.datad(\cpu|select_RA|Q [13]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[13]~8 .lut_mask = 16'hFEFA;
defparam \cpu|select_A|Q[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \cpu|select_A|Q[13] (
// Equation(s):
// \cpu|select_A|Q [13] = (\cpu|select_A|Q[13]~8_combout ) # ((\cpu|select_RB|Q [13] & \cpu|select_A|three_two_translator|15~3_combout ))

	.dataa(gnd),
	.datab(\cpu|select_RB|Q [13]),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_A|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q [13]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[13] .lut_mask = 16'hFFC0;
defparam \cpu|select_A|Q[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \cpu|comb_947|Mux3~0 (
// Equation(s):
// \cpu|comb_947|Mux3~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_A|Q[13]~8_combout ) # ((\cpu|select_RB|Q [13] & \cpu|select_A|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_RB|Q [13]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_A|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~0 .lut_mask = 16'hFFEC;
defparam \cpu|comb_947|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \cpu|comb_947|Mux3~1 (
// Equation(s):
// \cpu|comb_947|Mux3~1_combout  = (\cpu|comb_947|Mux11~6_combout  & (\cpu|select_A|Q[5]~35_combout  & ((\cpu|comb_947|Mux11~5_combout )))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux11~5_combout ) # (!\cpu|comb_947|Mux3~0_combout ))))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|comb_947|Mux3~0_combout ),
	.datad(\cpu|comb_947|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~1 .lut_mask = 16'h8D55;
defparam \cpu|comb_947|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \cpu|comb_947|Mux3~2 (
// Equation(s):
// \cpu|comb_947|Mux3~2_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[13]~8_combout  $ (((\cpu|select_A|Q [13]) # (!\cpu|comb_947|Mux3~1_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (\cpu|comb_947|Mux3~1_combout ))

	.dataa(\cpu|comb_947|Mux3~1_combout ),
	.datab(\cpu|select_A|Q [13]),
	.datac(\cpu|comb_947|Mux1~1_combout ),
	.datad(\cpu|select_B|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~2 .lut_mask = 16'h2ADA;
defparam \cpu|comb_947|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \cpu|comb_947|Mux3~3 (
// Equation(s):
// \cpu|comb_947|Mux3~3_combout  = (\cpu|comb_947|Mux4~1_combout  & (((\cpu|comb_947|Mux3~2_combout ) # (\cpu|comb_947|Mux4~2_combout )))) # (!\cpu|comb_947|Mux4~1_combout  & (\cpu|comb_947|Add0~90_combout  & ((!\cpu|comb_947|Mux4~2_combout ))))

	.dataa(\cpu|comb_947|Add0~90_combout ),
	.datab(\cpu|comb_947|Mux3~2_combout ),
	.datac(\cpu|comb_947|Mux4~1_combout ),
	.datad(\cpu|comb_947|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~3 .lut_mask = 16'hF0CA;
defparam \cpu|comb_947|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[13].row|union[0].unit|add|S~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[13].row|union[0].unit|add|S~2_combout  = \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S~combout  $ (((\cpu|select_B|Q[13]~8_combout  & \cpu|select_A|Q[0]~62_combout )))

	.dataa(\cpu|select_B|Q[13]~8_combout ),
	.datab(gnd),
	.datac(\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[0]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[13].row|union[0].unit|add|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[13].row|union[0].unit|add|S~2 .lut_mask = 16'h5AF0;
defparam \cpu|comb_947|comb_22|union[13].row|union[0].unit|add|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \cpu|comb_947|Mux3~6 (
// Equation(s):
// \cpu|comb_947|Mux3~6_combout  = (\cpu|comb_947|Mux11~0_combout  & ((\cpu|select_A|Q[12]~11_combout ) # ((\cpu|comb_947|Mux11~2_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & (((\cpu|comb_947|comb_22|union[13].row|union[0].unit|add|S~2_combout  & 
// !\cpu|comb_947|Mux11~2_combout ))))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[13].row|union[0].unit|add|S~2_combout ),
	.datad(\cpu|comb_947|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~6 .lut_mask = 16'hCCB8;
defparam \cpu|comb_947|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \cpu|comb_947|Mux3~4 (
// Equation(s):
// \cpu|comb_947|Mux3~4_combout  = (\cpu|comb_947|Mux11~1_combout  & (((\cpu|select_A|Q [13]) # (\cpu|select_B|Q[13]~8_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|comb_947|Mux11~1_combout  & 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_A|Q [13] & \cpu|select_B|Q[13]~8_combout )))

	.dataa(\cpu|comb_947|Mux11~1_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_A|Q [13]),
	.datad(\cpu|select_B|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~4 .lut_mask = 16'hEAA2;
defparam \cpu|comb_947|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \cpu|comb_947|Mux3~5 (
// Equation(s):
// \cpu|comb_947|Mux3~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux3~4_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux3~4_combout  & ((\cpu|select_B|Q[14]~5_combout 
// ))) # (!\cpu|comb_947|Mux3~4_combout  & (\cpu|select_B|Q[12]~11_combout ))))

	.dataa(\cpu|select_B|Q[12]~11_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_B|Q[14]~5_combout ),
	.datad(\cpu|comb_947|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~5 .lut_mask = 16'hFC22;
defparam \cpu|comb_947|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \cpu|comb_947|Mux3~7 (
// Equation(s):
// \cpu|comb_947|Mux3~7_combout  = (\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux3~6_combout  & ((\cpu|select_A|Q [14]))) # (!\cpu|comb_947|Mux3~6_combout  & (\cpu|comb_947|Mux3~5_combout )))) # (!\cpu|comb_947|Mux11~2_combout  & 
// (\cpu|comb_947|Mux3~6_combout ))

	.dataa(\cpu|comb_947|Mux11~2_combout ),
	.datab(\cpu|comb_947|Mux3~6_combout ),
	.datac(\cpu|comb_947|Mux3~5_combout ),
	.datad(\cpu|select_A|Q [14]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~7 .lut_mask = 16'hEC64;
defparam \cpu|comb_947|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \cpu|comb_947|Mux3~8 (
// Equation(s):
// \cpu|comb_947|Mux3~8_combout  = (\cpu|comb_947|Mux4~2_combout  & ((\cpu|comb_947|Mux3~3_combout  & ((\cpu|comb_947|Mux3~7_combout ))) # (!\cpu|comb_947|Mux3~3_combout  & (\cpu|select_B|Q[13]~8_combout )))) # (!\cpu|comb_947|Mux4~2_combout  & 
// (((\cpu|comb_947|Mux3~3_combout ))))

	.dataa(\cpu|comb_947|Mux4~2_combout ),
	.datab(\cpu|select_B|Q[13]~8_combout ),
	.datac(\cpu|comb_947|Mux3~3_combout ),
	.datad(\cpu|comb_947|Mux3~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~8 .lut_mask = 16'hF858;
defparam \cpu|comb_947|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \cpu|comb_947|Mux3~9 (
// Equation(s):
// \cpu|comb_947|Mux3~9_combout  = (!\cpu|comb_947|Mux4~3_combout  & ((\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Add6~26_combout )) # (!\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Mux3~8_combout )))))

	.dataa(\cpu|comb_947|Mux11~7_combout ),
	.datab(\cpu|comb_947|Mux4~3_combout ),
	.datac(\cpu|comb_947|Add6~26_combout ),
	.datad(\cpu|comb_947|Mux3~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~9 .lut_mask = 16'h3120;
defparam \cpu|comb_947|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \cpu|comb_947|Mux3~10 (
// Equation(s):
// \cpu|comb_947|Mux3~10_combout  = (\cpu|comb_947|Mux3~9_combout ) # ((\cpu|comb_947|Mux4~3_combout  & \cpu|select_A|Q [13]))

	.dataa(\cpu|comb_947|Mux3~9_combout ),
	.datab(\cpu|comb_947|Mux4~3_combout ),
	.datac(gnd),
	.datad(\cpu|select_A|Q [13]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux3~10 .lut_mask = 16'hEEAA;
defparam \cpu|comb_947|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \cpu|comb_947|F[13] (
// Equation(s):
// \cpu|comb_947|F [13] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [13]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux3~10_combout ))

	.dataa(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datab(\cpu|comb_947|Mux3~10_combout ),
	.datac(\cpu|comb_947|F [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|F [13]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[13] .lut_mask = 16'hE4E4;
defparam \cpu|comb_947|F[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \cpu|select_B|Q[11]~13 (
// Equation(s):
// \cpu|select_B|Q[11]~13_combout  = (\cpu|select_RB|Q [11] & ((\cpu|select_B|three_two_translator|15~2_combout ) # ((\cpu|select_B|three_two_translator|15~4_combout  & \cpu|select_RA|Q [11])))) # (!\cpu|select_RB|Q [11] & 
// (\cpu|select_B|three_two_translator|15~4_combout  & ((\cpu|select_RA|Q [11]))))

	.dataa(\cpu|select_RB|Q [11]),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|select_B|three_two_translator|15~2_combout ),
	.datad(\cpu|select_RA|Q [11]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[11]~13 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \cpu|select_B|Q[11]~14 (
// Equation(s):
// \cpu|select_B|Q[11]~14_combout  = (\cpu|select_B|Q[11]~12_combout ) # ((\cpu|select_B|Q[11]~13_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \cpu|select_B|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_B|Q[11]~12_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datac(\cpu|select_B|three_two_translator|15~3_combout ),
	.datad(\cpu|select_B|Q[11]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[11]~14 .lut_mask = 16'hFFEA;
defparam \cpu|select_B|Q[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \cpu|comb_947|Mux4~8 (
// Equation(s):
// \cpu|comb_947|Mux4~8_combout  = (\cpu|comb_947|Mux11~1_combout  & (((\cpu|select_B|Q[12]~11_combout ) # (\cpu|select_A|Q[12]~11_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|comb_947|Mux11~1_combout  & 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q[12]~11_combout  & \cpu|select_A|Q[12]~11_combout )))

	.dataa(\cpu|comb_947|Mux11~1_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_B|Q[12]~11_combout ),
	.datad(\cpu|select_A|Q[12]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~8 .lut_mask = 16'hEAA2;
defparam \cpu|comb_947|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \cpu|comb_947|Mux4~9 (
// Equation(s):
// \cpu|comb_947|Mux4~9_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux4~8_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux4~8_combout  & (\cpu|select_B|Q[13]~8_combout )) 
// # (!\cpu|comb_947|Mux4~8_combout  & ((\cpu|select_B|Q[11]~14_combout )))))

	.dataa(\cpu|select_B|Q[13]~8_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_B|Q[11]~14_combout ),
	.datad(\cpu|comb_947|Mux4~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~9 .lut_mask = 16'hEE30;
defparam \cpu|comb_947|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[12].row|union[0].unit|add|S~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[12].row|union[0].unit|add|S~2_combout  = \cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S~combout  $ (((\cpu|select_B|Q[12]~11_combout  & \cpu|select_A|Q[0]~62_combout )))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[12]~11_combout ),
	.datac(\cpu|select_A|Q[0]~62_combout ),
	.datad(\cpu|comb_947|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[12].row|union[0].unit|add|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[12].row|union[0].unit|add|S~2 .lut_mask = 16'h3FC0;
defparam \cpu|comb_947|comb_22|union[12].row|union[0].unit|add|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \cpu|comb_947|Mux4~10 (
// Equation(s):
// \cpu|comb_947|Mux4~10_combout  = (\cpu|comb_947|Mux11~0_combout  & (((\cpu|comb_947|Mux11~2_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux11~2_combout  & (\cpu|comb_947|Mux4~9_combout )) # (!\cpu|comb_947|Mux11~2_combout  & 
// ((\cpu|comb_947|comb_22|union[12].row|union[0].unit|add|S~2_combout )))))

	.dataa(\cpu|comb_947|Mux11~0_combout ),
	.datab(\cpu|comb_947|Mux4~9_combout ),
	.datac(\cpu|comb_947|comb_22|union[12].row|union[0].unit|add|S~2_combout ),
	.datad(\cpu|comb_947|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~10 .lut_mask = 16'hEE50;
defparam \cpu|comb_947|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \cpu|comb_947|Mux4~11 (
// Equation(s):
// \cpu|comb_947|Mux4~11_combout  = (\cpu|comb_947|Mux4~10_combout  & (((\cpu|select_A|Q [13]) # (!\cpu|comb_947|Mux11~0_combout )))) # (!\cpu|comb_947|Mux4~10_combout  & (\cpu|select_A|Q[11]~14_combout  & (\cpu|comb_947|Mux11~0_combout )))

	.dataa(\cpu|comb_947|Mux4~10_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(\cpu|comb_947|Mux11~0_combout ),
	.datad(\cpu|select_A|Q [13]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~11 .lut_mask = 16'hEA4A;
defparam \cpu|comb_947|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \cpu|comb_947|Mux4~7 (
// Equation(s):
// \cpu|comb_947|Mux4~7_combout  = (\cpu|comb_947|Mux4~1_combout  & (((\cpu|comb_947|Mux4~2_combout )))) # (!\cpu|comb_947|Mux4~1_combout  & ((\cpu|comb_947|Mux4~2_combout  & ((\cpu|select_B|Q[12]~11_combout ))) # (!\cpu|comb_947|Mux4~2_combout  & 
// (\cpu|comb_947|Add0~85_combout ))))

	.dataa(\cpu|comb_947|Add0~85_combout ),
	.datab(\cpu|select_B|Q[12]~11_combout ),
	.datac(\cpu|comb_947|Mux4~1_combout ),
	.datad(\cpu|comb_947|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~7 .lut_mask = 16'hFC0A;
defparam \cpu|comb_947|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \cpu|comb_947|Mux4~4 (
// Equation(s):
// \cpu|comb_947|Mux4~4_combout  = (\cpu|select_A|Q[12]~11_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~4 .lut_mask = 16'hFFAA;
defparam \cpu|comb_947|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \cpu|comb_947|Mux4~5 (
// Equation(s):
// \cpu|comb_947|Mux4~5_combout  = (\cpu|comb_947|Mux11~5_combout  & ((\cpu|comb_947|Mux11~6_combout  & ((\cpu|select_A|Q[4]~42_combout ))) # (!\cpu|comb_947|Mux11~6_combout  & (!\cpu|comb_947|Mux4~4_combout )))) # (!\cpu|comb_947|Mux11~5_combout  & 
// (((!\cpu|comb_947|Mux11~6_combout ))))

	.dataa(\cpu|comb_947|Mux11~5_combout ),
	.datab(\cpu|comb_947|Mux4~4_combout ),
	.datac(\cpu|comb_947|Mux11~6_combout ),
	.datad(\cpu|select_A|Q[4]~42_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~5 .lut_mask = 16'hA707;
defparam \cpu|comb_947|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \cpu|comb_947|Mux4~6 (
// Equation(s):
// \cpu|comb_947|Mux4~6_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[12]~11_combout  $ (((\cpu|select_A|Q[12]~11_combout ) # (!\cpu|comb_947|Mux4~5_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (((\cpu|comb_947|Mux4~5_combout ))))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|select_B|Q[12]~11_combout ),
	.datac(\cpu|comb_947|Mux1~1_combout ),
	.datad(\cpu|comb_947|Mux4~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~6 .lut_mask = 16'h6F30;
defparam \cpu|comb_947|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \cpu|comb_947|Mux4~12 (
// Equation(s):
// \cpu|comb_947|Mux4~12_combout  = (\cpu|comb_947|Mux4~1_combout  & ((\cpu|comb_947|Mux4~7_combout  & (\cpu|comb_947|Mux4~11_combout )) # (!\cpu|comb_947|Mux4~7_combout  & ((\cpu|comb_947|Mux4~6_combout ))))) # (!\cpu|comb_947|Mux4~1_combout  & 
// (((\cpu|comb_947|Mux4~7_combout ))))

	.dataa(\cpu|comb_947|Mux4~11_combout ),
	.datab(\cpu|comb_947|Mux4~1_combout ),
	.datac(\cpu|comb_947|Mux4~7_combout ),
	.datad(\cpu|comb_947|Mux4~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~12 .lut_mask = 16'hBCB0;
defparam \cpu|comb_947|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \cpu|comb_947|Mux4~13 (
// Equation(s):
// \cpu|comb_947|Mux4~13_combout  = (!\cpu|comb_947|Mux4~3_combout  & ((\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Add6~24_combout )) # (!\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Mux4~12_combout )))))

	.dataa(\cpu|comb_947|Add6~24_combout ),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(\cpu|comb_947|Mux4~12_combout ),
	.datad(\cpu|comb_947|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~13 .lut_mask = 16'h00B8;
defparam \cpu|comb_947|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \cpu|comb_947|Mux4~14 (
// Equation(s):
// \cpu|comb_947|Mux4~14_combout  = (\cpu|comb_947|Mux4~13_combout ) # ((\cpu|select_A|Q[12]~11_combout  & \cpu|comb_947|Mux4~3_combout ))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(gnd),
	.datac(\cpu|comb_947|Mux4~3_combout ),
	.datad(\cpu|comb_947|Mux4~13_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux4~14 .lut_mask = 16'hFFA0;
defparam \cpu|comb_947|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \cpu|comb_947|F[12] (
// Equation(s):
// \cpu|comb_947|F [12] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [12]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux4~14_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux4~14_combout ),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [12]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [12]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[12] .lut_mask = 16'hFC0C;
defparam \cpu|comb_947|F[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \cpu|select_A|Q[12]~9 (
// Equation(s):
// \cpu|select_A|Q[12]~9_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_A|three_two_translator|15~1_combout  & \cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[12]~9 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \cpu|select_A|Q[12]~10 (
// Equation(s):
// \cpu|select_A|Q[12]~10_combout  = (\cpu|select_RA|Q [12] & ((\cpu|select_A|three_two_translator|15~4_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [12])))) # (!\cpu|select_RA|Q [12] & 
// (\cpu|select_A|three_two_translator|15~3_combout  & ((\cpu|select_RB|Q [12]))))

	.dataa(\cpu|select_RA|Q [12]),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_A|three_two_translator|15~4_combout ),
	.datad(\cpu|select_RB|Q [12]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[12]~10 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \cpu|select_A|Q[12]~11 (
// Equation(s):
// \cpu|select_A|Q[12]~11_combout  = (\cpu|select_A|Q[12]~9_combout ) # ((\cpu|select_A|Q[12]~10_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [12] & \cpu|select_A|three_two_translator|15~2_combout )))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|select_A|Q[12]~9_combout ),
	.datad(\cpu|select_A|Q[12]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[12]~11 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[11].row|union[0].unit|add|S~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[11].row|union[0].unit|add|S~2_combout  = \cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S~combout  $ (((\cpu|select_A|Q[0]~62_combout  & \cpu|select_B|Q[11]~14_combout )))

	.dataa(\cpu|select_A|Q[0]~62_combout ),
	.datab(\cpu|comb_947|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[11]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[11].row|union[0].unit|add|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[11].row|union[0].unit|add|S~2 .lut_mask = 16'h6C6C;
defparam \cpu|comb_947|comb_22|union[11].row|union[0].unit|add|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \cpu|comb_947|Mux5~6 (
// Equation(s):
// \cpu|comb_947|Mux5~6_combout  = (\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux11~2_combout ) # ((\cpu|select_A|Q [10])))) # (!\cpu|comb_947|Mux11~0_combout  & (!\cpu|comb_947|Mux11~2_combout  & 
// ((\cpu|comb_947|comb_22|union[11].row|union[0].unit|add|S~2_combout ))))

	.dataa(\cpu|comb_947|Mux11~0_combout ),
	.datab(\cpu|comb_947|Mux11~2_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|comb_947|comb_22|union[11].row|union[0].unit|add|S~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~6 .lut_mask = 16'hB9A8;
defparam \cpu|comb_947|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \cpu|comb_947|Mux5~4 (
// Equation(s):
// \cpu|comb_947|Mux5~4_combout  = (\cpu|select_A|Q[11]~14_combout  & ((\cpu|comb_947|Mux11~1_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & \cpu|select_B|Q[11]~14_combout )))) # (!\cpu|select_A|Q[11]~14_combout  & 
// (\cpu|comb_947|Mux11~1_combout  & ((\cpu|select_B|Q[11]~14_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_A|Q[11]~14_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_B|Q[11]~14_combout ),
	.datad(\cpu|comb_947|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~4 .lut_mask = 16'hFB80;
defparam \cpu|comb_947|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \cpu|comb_947|Mux5~5 (
// Equation(s):
// \cpu|comb_947|Mux5~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux5~4_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux5~4_combout  & ((\cpu|select_B|Q[12]~11_combout 
// ))) # (!\cpu|comb_947|Mux5~4_combout  & (\cpu|select_B|Q [10]))))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_B|Q[12]~11_combout ),
	.datad(\cpu|comb_947|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~5 .lut_mask = 16'hFC22;
defparam \cpu|comb_947|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \cpu|comb_947|Mux5~7 (
// Equation(s):
// \cpu|comb_947|Mux5~7_combout  = (\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux5~6_combout  & (\cpu|select_A|Q[12]~11_combout )) # (!\cpu|comb_947|Mux5~6_combout  & ((\cpu|comb_947|Mux5~5_combout ))))) # (!\cpu|comb_947|Mux11~2_combout  & 
// (((\cpu|comb_947|Mux5~6_combout ))))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|comb_947|Mux11~2_combout ),
	.datac(\cpu|comb_947|Mux5~6_combout ),
	.datad(\cpu|comb_947|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~7 .lut_mask = 16'hBCB0;
defparam \cpu|comb_947|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \cpu|comb_947|Mux5~0 (
// Equation(s):
// \cpu|comb_947|Mux5~0_combout  = (\cpu|select_A|Q[11]~14_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[11]~14_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~0 .lut_mask = 16'hFFF0;
defparam \cpu|comb_947|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \cpu|comb_947|Mux5~1 (
// Equation(s):
// \cpu|comb_947|Mux5~1_combout  = (\cpu|comb_947|Mux11~6_combout  & (((\cpu|comb_947|Mux11~5_combout  & \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux11~5_combout )) # (!\cpu|comb_947|Mux5~0_combout )))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|comb_947|Mux5~0_combout ),
	.datac(\cpu|comb_947|Mux11~5_combout ),
	.datad(\cpu|select_A|Q[3]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~1 .lut_mask = 16'hB515;
defparam \cpu|comb_947|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \cpu|comb_947|Mux5~2 (
// Equation(s):
// \cpu|comb_947|Mux5~2_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[11]~14_combout  $ (((\cpu|select_A|Q[11]~14_combout ) # (!\cpu|comb_947|Mux5~1_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (((\cpu|comb_947|Mux5~1_combout ))))

	.dataa(\cpu|select_A|Q[11]~14_combout ),
	.datab(\cpu|comb_947|Mux1~1_combout ),
	.datac(\cpu|select_B|Q[11]~14_combout ),
	.datad(\cpu|comb_947|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~2 .lut_mask = 16'h7B0C;
defparam \cpu|comb_947|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \cpu|comb_947|Mux5~3 (
// Equation(s):
// \cpu|comb_947|Mux5~3_combout  = (\cpu|comb_947|Mux4~1_combout  & ((\cpu|comb_947|Mux4~2_combout ) # ((\cpu|comb_947|Mux5~2_combout )))) # (!\cpu|comb_947|Mux4~1_combout  & (!\cpu|comb_947|Mux4~2_combout  & ((\cpu|comb_947|Add0~80_combout ))))

	.dataa(\cpu|comb_947|Mux4~1_combout ),
	.datab(\cpu|comb_947|Mux4~2_combout ),
	.datac(\cpu|comb_947|Mux5~2_combout ),
	.datad(\cpu|comb_947|Add0~80_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~3 .lut_mask = 16'hB9A8;
defparam \cpu|comb_947|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \cpu|comb_947|Mux5~8 (
// Equation(s):
// \cpu|comb_947|Mux5~8_combout  = (\cpu|comb_947|Mux5~3_combout  & ((\cpu|comb_947|Mux5~7_combout ) # ((!\cpu|comb_947|Mux4~2_combout )))) # (!\cpu|comb_947|Mux5~3_combout  & (((\cpu|select_B|Q[11]~14_combout  & \cpu|comb_947|Mux4~2_combout ))))

	.dataa(\cpu|comb_947|Mux5~7_combout ),
	.datab(\cpu|select_B|Q[11]~14_combout ),
	.datac(\cpu|comb_947|Mux5~3_combout ),
	.datad(\cpu|comb_947|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~8 .lut_mask = 16'hACF0;
defparam \cpu|comb_947|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \cpu|comb_947|Mux5~9 (
// Equation(s):
// \cpu|comb_947|Mux5~9_combout  = (!\cpu|comb_947|Mux4~3_combout  & ((\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Add6~22_combout ))) # (!\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux5~8_combout ))))

	.dataa(\cpu|comb_947|Mux5~8_combout ),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(\cpu|comb_947|Add6~22_combout ),
	.datad(\cpu|comb_947|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~9 .lut_mask = 16'h00E2;
defparam \cpu|comb_947|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \cpu|comb_947|Mux5~10 (
// Equation(s):
// \cpu|comb_947|Mux5~10_combout  = (\cpu|comb_947|Mux5~9_combout ) # ((\cpu|select_A|Q[11]~14_combout  & \cpu|comb_947|Mux4~3_combout ))

	.dataa(\cpu|comb_947|Mux5~9_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(gnd),
	.datad(\cpu|comb_947|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux5~10 .lut_mask = 16'hEEAA;
defparam \cpu|comb_947|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \cpu|comb_947|F[11] (
// Equation(s):
// \cpu|comb_947|F [11] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [11]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux5~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux5~10_combout ),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [11]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [11]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[11] .lut_mask = 16'hFC0C;
defparam \cpu|comb_947|F[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~5 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~5 .lut_mask = 16'h00C0;
defparam \cpu|select_A|three_two_translator|15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \cpu|select_A|Q[10]~15 (
// Equation(s):
// \cpu|select_A|Q[10]~15_combout  = (\cpu|select_A|three_two_translator|15~2_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [10]) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_A|three_two_translator|15~5_combout 
// )))) # (!\cpu|select_A|three_two_translator|15~2_combout  & (((\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_A|three_two_translator|15~5_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_A|three_two_translator|15~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10]~15 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \cpu|select_A|Q[10]~16 (
// Equation(s):
// \cpu|select_A|Q[10]~16_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_A|three_two_translator|15~1_combout  & \cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10]~16 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \cpu|select_A|Q[10]~17 (
// Equation(s):
// \cpu|select_A|Q[10]~17_combout  = (\cpu|select_A|Q[10]~15_combout ) # ((\cpu|select_A|Q[10]~16_combout ) # ((\cpu|select_RA|Q [10] & \cpu|select_A|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_RA|Q [10]),
	.datab(\cpu|select_A|three_two_translator|15~4_combout ),
	.datac(\cpu|select_A|Q[10]~15_combout ),
	.datad(\cpu|select_A|Q[10]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10]~17 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \cpu|select_A|Q[10] (
// Equation(s):
// \cpu|select_A|Q [10] = (\cpu|select_A|Q[10]~17_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [10]))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[10]~17_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_RB|Q [10]),
	.cin(gnd),
	.combout(\cpu|select_A|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10] .lut_mask = 16'hFCCC;
defparam \cpu|select_A|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[0].unit|add|S~0_combout  = \cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2_combout )

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_947|comb_22|union[10].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[0].unit|add|S~0 .lut_mask = 16'h55AA;
defparam \cpu|comb_947|comb_22|union[10].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \cpu|comb_947|Mux6~4 (
// Equation(s):
// \cpu|comb_947|Mux6~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux11~1_combout  & ((\cpu|select_A|Q [10]) # (\cpu|select_B|Q [10]))) # (!\cpu|comb_947|Mux11~1_combout  & (\cpu|select_A|Q [10] & \cpu|select_B|Q 
// [10])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_947|Mux11~1_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|comb_947|Mux11~1_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~4 .lut_mask = 16'hECC4;
defparam \cpu|comb_947|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \cpu|comb_947|Mux6~5 (
// Equation(s):
// \cpu|comb_947|Mux6~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux6~4_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux6~4_combout  & ((\cpu|select_B|Q[11]~14_combout 
// ))) # (!\cpu|comb_947|Mux6~4_combout  & (\cpu|select_B|Q [9]))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_B|Q[11]~14_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~5 .lut_mask = 16'hFC0A;
defparam \cpu|comb_947|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \cpu|comb_947|Mux6~6 (
// Equation(s):
// \cpu|comb_947|Mux6~6_combout  = (\cpu|comb_947|Mux11~0_combout  & (((\cpu|comb_947|Mux11~2_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux6~5_combout ))) # (!\cpu|comb_947|Mux11~2_combout  & 
// (\cpu|comb_947|comb_22|union[10].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[10].row|union[0].unit|add|S~0_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|comb_947|Mux11~2_combout ),
	.datad(\cpu|comb_947|Mux6~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~6 .lut_mask = 16'hF2C2;
defparam \cpu|comb_947|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \cpu|comb_947|Mux6~7 (
// Equation(s):
// \cpu|comb_947|Mux6~7_combout  = (\cpu|comb_947|Mux6~6_combout  & (((\cpu|select_A|Q[11]~14_combout )) # (!\cpu|comb_947|Mux11~0_combout ))) # (!\cpu|comb_947|Mux6~6_combout  & (\cpu|comb_947|Mux11~0_combout  & (\cpu|select_A|Q [9])))

	.dataa(\cpu|comb_947|Mux6~6_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|select_A|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~7 .lut_mask = 16'hEA62;
defparam \cpu|comb_947|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \cpu|comb_947|Mux6~0 (
// Equation(s):
// \cpu|comb_947|Mux6~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_A|Q[10]~17_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [10])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_A|Q[10]~17_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_RB|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~0 .lut_mask = 16'hFEEE;
defparam \cpu|comb_947|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \cpu|comb_947|Mux6~1 (
// Equation(s):
// \cpu|comb_947|Mux6~1_combout  = (\cpu|comb_947|Mux11~6_combout  & (((\cpu|comb_947|Mux11~5_combout  & \cpu|select_A|Q[2]~52_combout )))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux11~5_combout )) # (!\cpu|comb_947|Mux6~0_combout )))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|comb_947|Mux6~0_combout ),
	.datac(\cpu|comb_947|Mux11~5_combout ),
	.datad(\cpu|select_A|Q[2]~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~1 .lut_mask = 16'hB515;
defparam \cpu|comb_947|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \cpu|comb_947|Mux6~2 (
// Equation(s):
// \cpu|comb_947|Mux6~2_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q [10] $ (((\cpu|select_A|Q [10]) # (!\cpu|comb_947|Mux6~1_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (\cpu|comb_947|Mux6~1_combout ))

	.dataa(\cpu|comb_947|Mux1~1_combout ),
	.datab(\cpu|comb_947|Mux6~1_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~2 .lut_mask = 16'h4CE6;
defparam \cpu|comb_947|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \cpu|comb_947|Mux6~3 (
// Equation(s):
// \cpu|comb_947|Mux6~3_combout  = (\cpu|comb_947|Mux4~2_combout  & (((\cpu|comb_947|Mux4~1_combout ) # (\cpu|select_B|Q [10])))) # (!\cpu|comb_947|Mux4~2_combout  & (\cpu|comb_947|Add0~75_combout  & (!\cpu|comb_947|Mux4~1_combout )))

	.dataa(\cpu|comb_947|Mux4~2_combout ),
	.datab(\cpu|comb_947|Add0~75_combout ),
	.datac(\cpu|comb_947|Mux4~1_combout ),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~3 .lut_mask = 16'hAEA4;
defparam \cpu|comb_947|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \cpu|comb_947|Mux6~8 (
// Equation(s):
// \cpu|comb_947|Mux6~8_combout  = (\cpu|comb_947|Mux4~1_combout  & ((\cpu|comb_947|Mux6~3_combout  & (\cpu|comb_947|Mux6~7_combout )) # (!\cpu|comb_947|Mux6~3_combout  & ((\cpu|comb_947|Mux6~2_combout ))))) # (!\cpu|comb_947|Mux4~1_combout  & 
// (((\cpu|comb_947|Mux6~3_combout ))))

	.dataa(\cpu|comb_947|Mux4~1_combout ),
	.datab(\cpu|comb_947|Mux6~7_combout ),
	.datac(\cpu|comb_947|Mux6~2_combout ),
	.datad(\cpu|comb_947|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~8 .lut_mask = 16'hDDA0;
defparam \cpu|comb_947|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \cpu|comb_947|Mux6~9 (
// Equation(s):
// \cpu|comb_947|Mux6~9_combout  = (!\cpu|comb_947|Mux4~3_combout  & ((\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Add6~20_combout ))) # (!\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux6~8_combout ))))

	.dataa(\cpu|comb_947|Mux6~8_combout ),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(\cpu|comb_947|Add6~20_combout ),
	.datad(\cpu|comb_947|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~9 .lut_mask = 16'h00E2;
defparam \cpu|comb_947|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \cpu|comb_947|Mux6~10 (
// Equation(s):
// \cpu|comb_947|Mux6~10_combout  = (\cpu|comb_947|Mux6~9_combout ) # ((\cpu|select_A|Q [10] & \cpu|comb_947|Mux4~3_combout ))

	.dataa(gnd),
	.datab(\cpu|select_A|Q [10]),
	.datac(\cpu|comb_947|Mux6~9_combout ),
	.datad(\cpu|comb_947|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux6~10 .lut_mask = 16'hFCF0;
defparam \cpu|comb_947|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \cpu|comb_947|F[10] (
// Equation(s):
// \cpu|comb_947|F [10] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [10]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux6~10_combout ))

	.dataa(\cpu|comb_947|Mux6~10_combout ),
	.datab(gnd),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [10]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[10] .lut_mask = 16'hFA0A;
defparam \cpu|comb_947|F[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [10]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \cpu|select_control_RA[5]~6 (
// Equation(s):
// \cpu|select_control_RA[5]~6_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~6 .lut_mask = 16'hC0C0;
defparam \cpu|select_control_RA[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \cpu|select_control_RA[5]~27 (
// Equation(s):
// \cpu|select_control_RA[5]~27_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & !\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~27 .lut_mask = 16'h0080;
defparam \cpu|select_control_RA[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \cpu|select_control_RA[5]~28 (
// Equation(s):
// \cpu|select_control_RA[5]~28_combout  = (\cpu|select_control_RA[5]~27_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (\cpu|select_control_RA[5]~6_combout  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|select_control_RA[5]~6_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[5]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~28 .lut_mask = 16'hFF04;
defparam \cpu|select_control_RA[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \cpu|select_control_RA[5]~37 (
// Equation(s):
// \cpu|select_control_RA[5]~37_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[5]~26_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & ((\cpu|select_control_RA[5]~28_combout )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datab(\cpu|select_control_RA[5]~26_combout ),
	.datac(\cpu|select_control_RA[5]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~37 .lut_mask = 16'hD8D8;
defparam \cpu|select_control_RA[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \cpu|select_RA|Q[9]~24 (
// Equation(s):
// \cpu|select_RA|Q[9]~24_combout  = (\cpu|select_control_RA[2]~15_combout  & ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[1]~11_combout  & \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[2]~15_combout  & (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[2]~15_combout ),
	.datab(\cpu|select_control_RA[1]~11_combout ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~24 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \cpu|select_RA|Q[9]~25 (
// Equation(s):
// \cpu|select_RA|Q[9]~25_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[4]~19_combout  & \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (\cpu|select_control_RA[4]~19_combout  & (\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|select_control_RA[4]~19_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~25 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \cpu|select_RA|Q[9]~26 (
// Equation(s):
// \cpu|select_RA|Q[9]~26_combout  = (\cpu|select_RA|Q[9]~24_combout ) # (\cpu|select_RA|Q[9]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_RA|Q[9]~24_combout ),
	.datad(\cpu|select_RA|Q[9]~25_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~26 .lut_mask = 16'hFFF0;
defparam \cpu|select_RA|Q[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \cpu|select_RA|Q[9]~27 (
// Equation(s):
// \cpu|select_RA|Q[9]~27_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[6]~36_combout  & \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|select_control_RA[6]~36_combout  & (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~27 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \cpu|select_RA|Q[9] (
// Equation(s):
// \cpu|select_RA|Q [9] = (\cpu|select_RA|Q[9]~26_combout ) # ((\cpu|select_RA|Q[9]~27_combout ) # ((\cpu|select_control_RA[5]~37_combout  & \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[5]~37_combout ),
	.datab(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_RA|Q[9]~26_combout ),
	.datad(\cpu|select_RA|Q[9]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9] .lut_mask = 16'hFFF8;
defparam \cpu|select_RA|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \cpu|select_A|Q[9]~19 (
// Equation(s):
// \cpu|select_A|Q[9]~19_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_A|three_two_translator|15~1_combout  & \cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|select_A|three_two_translator|15~1_combout ),
	.datac(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9]~19 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \cpu|select_A|Q[9]~18 (
// Equation(s):
// \cpu|select_A|Q[9]~18_combout  = (\cpu|select_A|three_two_translator|15~2_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [9]) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_A|three_two_translator|15~5_combout )))) 
// # (!\cpu|select_A|three_two_translator|15~2_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_A|three_two_translator|15~5_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\cpu|select_A|three_two_translator|15~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9]~18 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \cpu|select_A|Q[9]~20 (
// Equation(s):
// \cpu|select_A|Q[9]~20_combout  = (\cpu|select_A|Q[9]~19_combout ) # ((\cpu|select_A|Q[9]~18_combout ) # ((\cpu|select_RA|Q [9] & \cpu|select_A|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_RA|Q [9]),
	.datab(\cpu|select_A|Q[9]~19_combout ),
	.datac(\cpu|select_A|three_two_translator|15~4_combout ),
	.datad(\cpu|select_A|Q[9]~18_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9]~20 .lut_mask = 16'hFFEC;
defparam \cpu|select_A|Q[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \cpu|select_A|Q[9] (
// Equation(s):
// \cpu|select_A|Q [9] = (\cpu|select_A|Q[9]~20_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [9]))

	.dataa(\cpu|select_A|three_two_translator|15~3_combout ),
	.datab(gnd),
	.datac(\cpu|select_A|Q[9]~20_combout ),
	.datad(\cpu|select_RB|Q [9]),
	.cin(gnd),
	.combout(\cpu|select_A|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9] .lut_mask = 16'hFAF0;
defparam \cpu|select_A|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \cpu|comb_947|Mux7~0 (
// Equation(s):
// \cpu|comb_947|Mux7~0_combout  = (\cpu|select_A|Q[9]~20_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [9])))

	.dataa(\cpu|select_A|three_two_translator|15~3_combout ),
	.datab(\cpu|select_RB|Q [9]),
	.datac(\cpu|select_A|Q[9]~20_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~0 .lut_mask = 16'hFFF8;
defparam \cpu|comb_947|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \cpu|comb_947|Mux7~1 (
// Equation(s):
// \cpu|comb_947|Mux7~1_combout  = (\cpu|comb_947|Mux11~6_combout  & (((\cpu|select_A|Q[1]~57_combout  & \cpu|comb_947|Mux11~5_combout )))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux11~5_combout )) # (!\cpu|comb_947|Mux7~0_combout )))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|comb_947|Mux7~0_combout ),
	.datac(\cpu|select_A|Q[1]~57_combout ),
	.datad(\cpu|comb_947|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~1 .lut_mask = 16'hB155;
defparam \cpu|comb_947|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \cpu|comb_947|Mux7~2 (
// Equation(s):
// \cpu|comb_947|Mux7~2_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q [9] $ (((\cpu|select_A|Q [9]) # (!\cpu|comb_947|Mux7~1_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (((\cpu|comb_947|Mux7~1_combout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|comb_947|Mux7~1_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|comb_947|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~2 .lut_mask = 16'h59CC;
defparam \cpu|comb_947|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \cpu|comb_947|Mux7~3 (
// Equation(s):
// \cpu|comb_947|Mux7~3_combout  = (\cpu|comb_947|Mux4~2_combout  & (\cpu|comb_947|Mux4~1_combout )) # (!\cpu|comb_947|Mux4~2_combout  & ((\cpu|comb_947|Mux4~1_combout  & ((\cpu|comb_947|Mux7~2_combout ))) # (!\cpu|comb_947|Mux4~1_combout  & 
// (\cpu|comb_947|Add0~70_combout ))))

	.dataa(\cpu|comb_947|Mux4~2_combout ),
	.datab(\cpu|comb_947|Mux4~1_combout ),
	.datac(\cpu|comb_947|Add0~70_combout ),
	.datad(\cpu|comb_947|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~3 .lut_mask = 16'hDC98;
defparam \cpu|comb_947|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[0].unit|add|S~0_combout  = \cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2_combout  $ (\cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S~combout )

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[0].unit|comb~2_combout ),
	.datab(gnd),
	.datac(\cpu|comb_947|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[0].unit|add|S~0 .lut_mask = 16'h5A5A;
defparam \cpu|comb_947|comb_22|union[9].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \cpu|comb_947|Mux7~6 (
// Equation(s):
// \cpu|comb_947|Mux7~6_combout  = (\cpu|comb_947|Mux11~0_combout  & (((\cpu|comb_947|Mux11~2_combout ) # (\cpu|select_A|Q [8])))) # (!\cpu|comb_947|Mux11~0_combout  & (\cpu|comb_947|comb_22|union[9].row|union[0].unit|add|S~0_combout  & 
// (!\cpu|comb_947|Mux11~2_combout )))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[0].unit|add|S~0_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|comb_947|Mux11~2_combout ),
	.datad(\cpu|select_A|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~6 .lut_mask = 16'hCEC2;
defparam \cpu|comb_947|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \cpu|comb_947|Mux7~4 (
// Equation(s):
// \cpu|comb_947|Mux7~4_combout  = (\cpu|select_A|Q [9] & ((\cpu|comb_947|Mux11~1_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & \cpu|select_B|Q [9])))) # (!\cpu|select_A|Q [9] & (\cpu|comb_947|Mux11~1_combout  & ((\cpu|select_B|Q 
// [9]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|comb_947|Mux11~1_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~4 .lut_mask = 16'hEC8C;
defparam \cpu|comb_947|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \cpu|comb_947|Mux7~5 (
// Equation(s):
// \cpu|comb_947|Mux7~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux7~4_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux7~4_combout  & (\cpu|select_B|Q [10])) # 
// (!\cpu|comb_947|Mux7~4_combout  & ((\cpu|select_B|Q [8])))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|select_B|Q [8]),
	.datad(\cpu|comb_947|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~5 .lut_mask = 16'hEE50;
defparam \cpu|comb_947|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \cpu|comb_947|Mux7~7 (
// Equation(s):
// \cpu|comb_947|Mux7~7_combout  = (\cpu|comb_947|Mux7~6_combout  & (((\cpu|select_A|Q [10])) # (!\cpu|comb_947|Mux11~2_combout ))) # (!\cpu|comb_947|Mux7~6_combout  & (\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux7~5_combout ))))

	.dataa(\cpu|comb_947|Mux7~6_combout ),
	.datab(\cpu|comb_947|Mux11~2_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|comb_947|Mux7~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~7 .lut_mask = 16'hE6A2;
defparam \cpu|comb_947|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \cpu|comb_947|Mux7~8 (
// Equation(s):
// \cpu|comb_947|Mux7~8_combout  = (\cpu|comb_947|Mux4~2_combout  & ((\cpu|comb_947|Mux7~3_combout  & (\cpu|comb_947|Mux7~7_combout )) # (!\cpu|comb_947|Mux7~3_combout  & ((\cpu|select_B|Q [9]))))) # (!\cpu|comb_947|Mux4~2_combout  & 
// (\cpu|comb_947|Mux7~3_combout ))

	.dataa(\cpu|comb_947|Mux4~2_combout ),
	.datab(\cpu|comb_947|Mux7~3_combout ),
	.datac(\cpu|comb_947|Mux7~7_combout ),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~8 .lut_mask = 16'hE6C4;
defparam \cpu|comb_947|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \cpu|comb_947|Mux7~9 (
// Equation(s):
// \cpu|comb_947|Mux7~9_combout  = (!\cpu|comb_947|Mux4~3_combout  & ((\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Add6~18_combout ))) # (!\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux7~8_combout ))))

	.dataa(\cpu|comb_947|Mux7~8_combout ),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(\cpu|comb_947|Add6~18_combout ),
	.datad(\cpu|comb_947|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~9 .lut_mask = 16'h00E2;
defparam \cpu|comb_947|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \cpu|comb_947|Mux7~10 (
// Equation(s):
// \cpu|comb_947|Mux7~10_combout  = (\cpu|comb_947|Mux7~9_combout ) # ((\cpu|select_A|Q [9] & \cpu|comb_947|Mux4~3_combout ))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|comb_947|Mux7~9_combout ),
	.datac(gnd),
	.datad(\cpu|comb_947|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux7~10 .lut_mask = 16'hEECC;
defparam \cpu|comb_947|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \cpu|comb_947|F[9] (
// Equation(s):
// \cpu|comb_947|F [9] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [9]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux7~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux7~10_combout ),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [9]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[9] .lut_mask = 16'hFC0C;
defparam \cpu|comb_947|F[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [9]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \cpu|select_B|Q[5]~32 (
// Equation(s):
// \cpu|select_B|Q[5]~32_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [5])))))

	.dataa(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[5]~32 .lut_mask = 16'hB800;
defparam \cpu|select_B|Q[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \cpu|select_B|Q[5]~34 (
// Equation(s):
// \cpu|select_B|Q[5]~34_combout  = (\cpu|select_B|Q[5]~33_combout ) # ((\cpu|select_B|Q[5]~32_combout ) # ((\cpu|select_B|three_two_translator|15~4_combout  & \cpu|select_RA|Q [5])))

	.dataa(\cpu|select_B|Q[5]~33_combout ),
	.datab(\cpu|select_B|Q[5]~32_combout ),
	.datac(\cpu|select_B|three_two_translator|15~4_combout ),
	.datad(\cpu|select_RA|Q [5]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[5]~34 .lut_mask = 16'hFEEE;
defparam \cpu|select_B|Q[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \cpu|select_B|Q[5]~35 (
// Equation(s):
// \cpu|select_B|Q[5]~35_combout  = (\cpu|select_B|Q[5]~34_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [5]))

	.dataa(gnd),
	.datab(\cpu|select_B|three_two_translator|15~2_combout ),
	.datac(\cpu|select_B|Q[5]~34_combout ),
	.datad(\cpu|select_RB|Q [5]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[5]~35 .lut_mask = 16'hFCF0;
defparam \cpu|select_B|Q[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \cpu|comb_947|Mux11~3 (
// Equation(s):
// \cpu|comb_947|Mux11~3_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]) # 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~3 .lut_mask = 16'h00FE;
defparam \cpu|comb_947|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \cpu|comb_947|Mux11~13 (
// Equation(s):
// \cpu|comb_947|Mux11~13_combout  = (\cpu|select_A|Q[5]~34_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_RB|Q [5] & \cpu|select_A|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_RB|Q [5]),
	.datab(\cpu|select_A|Q[5]~34_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~13 .lut_mask = 16'hFFEC;
defparam \cpu|comb_947|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \cpu|comb_947|Mux11~14 (
// Equation(s):
// \cpu|comb_947|Mux11~14_combout  = (\cpu|comb_947|Mux11~6_combout  & (((\cpu|select_B|Q[13]~8_combout  & \cpu|comb_947|Mux11~5_combout )))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux11~5_combout )) # (!\cpu|comb_947|Mux11~13_combout )))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|comb_947|Mux11~13_combout ),
	.datac(\cpu|select_B|Q[13]~8_combout ),
	.datad(\cpu|comb_947|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~14 .lut_mask = 16'hB155;
defparam \cpu|comb_947|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \cpu|comb_947|Mux11~15 (
// Equation(s):
// \cpu|comb_947|Mux11~15_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[5]~35_combout  $ (((\cpu|select_A|Q[5]~35_combout ) # (!\cpu|comb_947|Mux11~14_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (((\cpu|comb_947|Mux11~14_combout ))))

	.dataa(\cpu|select_B|Q[5]~35_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|comb_947|Mux11~14_combout ),
	.datad(\cpu|comb_947|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~15 .lut_mask = 16'h65F0;
defparam \cpu|comb_947|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \cpu|comb_947|Mux11~16 (
// Equation(s):
// \cpu|comb_947|Mux11~16_combout  = (\cpu|comb_947|Mux11~4_combout  & ((\cpu|select_B|Q[5]~35_combout ) # ((\cpu|comb_947|Mux11~3_combout )))) # (!\cpu|comb_947|Mux11~4_combout  & (((!\cpu|comb_947|Mux11~3_combout  & \cpu|comb_947|Mux11~15_combout ))))

	.dataa(\cpu|comb_947|Mux11~4_combout ),
	.datab(\cpu|select_B|Q[5]~35_combout ),
	.datac(\cpu|comb_947|Mux11~3_combout ),
	.datad(\cpu|comb_947|Mux11~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~16 .lut_mask = 16'hADA8;
defparam \cpu|comb_947|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \cpu|comb_947|Mux11~9 (
// Equation(s):
// \cpu|comb_947|Mux11~9_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_A|Q[5]~35_combout  & ((\cpu|select_B|Q[5]~35_combout ) # (\cpu|comb_947|Mux11~1_combout ))) # (!\cpu|select_A|Q[5]~35_combout  & 
// (\cpu|select_B|Q[5]~35_combout  & \cpu|comb_947|Mux11~1_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux11~1_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|select_B|Q[5]~35_combout ),
	.datad(\cpu|comb_947|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~9 .lut_mask = 16'hFD80;
defparam \cpu|comb_947|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \cpu|comb_947|Mux11~10 (
// Equation(s):
// \cpu|comb_947|Mux11~10_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux11~9_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux11~9_combout  & 
// ((\cpu|select_B|Q[6]~31_combout ))) # (!\cpu|comb_947|Mux11~9_combout  & (\cpu|select_B|Q[4]~41_combout ))))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|Mux11~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~10 .lut_mask = 16'hFC0A;
defparam \cpu|comb_947|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[0].unit|add|S~0_combout  = \cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2_combout )

	.dataa(gnd),
	.datab(\cpu|comb_947|comb_22|union[4].row|union[1].unit|add|S~combout ),
	.datac(gnd),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[0].unit|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[0].unit|add|S~0 .lut_mask = 16'h33CC;
defparam \cpu|comb_947|comb_22|union[5].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \cpu|comb_947|Mux11~11 (
// Equation(s):
// \cpu|comb_947|Mux11~11_combout  = (\cpu|comb_947|Mux11~2_combout  & (((\cpu|comb_947|Mux11~0_combout )))) # (!\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux11~0_combout  & (\cpu|select_A|Q[4]~42_combout )) # (!\cpu|comb_947|Mux11~0_combout  & 
// ((\cpu|comb_947|comb_22|union[5].row|union[0].unit|add|S~0_combout )))))

	.dataa(\cpu|select_A|Q[4]~42_combout ),
	.datab(\cpu|comb_947|Mux11~2_combout ),
	.datac(\cpu|comb_947|Mux11~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~11 .lut_mask = 16'hE3E0;
defparam \cpu|comb_947|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \cpu|comb_947|Mux11~12 (
// Equation(s):
// \cpu|comb_947|Mux11~12_combout  = (\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux11~11_combout  & ((\cpu|select_A|Q[6]~31_combout ))) # (!\cpu|comb_947|Mux11~11_combout  & (\cpu|comb_947|Mux11~10_combout )))) # (!\cpu|comb_947|Mux11~2_combout  & 
// (((\cpu|comb_947|Mux11~11_combout ))))

	.dataa(\cpu|comb_947|Mux11~10_combout ),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|comb_947|Mux11~2_combout ),
	.datad(\cpu|comb_947|Mux11~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~12 .lut_mask = 16'hCFA0;
defparam \cpu|comb_947|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \cpu|comb_947|Mux11~17 (
// Equation(s):
// \cpu|comb_947|Mux11~17_combout  = (\cpu|comb_947|Mux11~16_combout  & ((\cpu|comb_947|Add0~50_combout ) # ((!\cpu|comb_947|Mux11~3_combout )))) # (!\cpu|comb_947|Mux11~16_combout  & (((\cpu|comb_947|Mux11~3_combout  & \cpu|comb_947|Mux11~12_combout ))))

	.dataa(\cpu|comb_947|Mux11~16_combout ),
	.datab(\cpu|comb_947|Add0~50_combout ),
	.datac(\cpu|comb_947|Mux11~3_combout ),
	.datad(\cpu|comb_947|Mux11~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~17 .lut_mask = 16'hDA8A;
defparam \cpu|comb_947|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \cpu|comb_947|Mux11~8 (
// Equation(s):
// \cpu|comb_947|Mux11~8_combout  = (\cpu|comb_947|Mux11~0_combout  & (\cpu|comb_947|Add6~10_combout )) # (!\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux1~0_combout  & (\cpu|comb_947|Add6~10_combout )) # (!\cpu|comb_947|Mux1~0_combout  & 
// ((\cpu|select_A|Q[5]~35_combout )))))

	.dataa(\cpu|comb_947|Mux11~0_combout ),
	.datab(\cpu|comb_947|Add6~10_combout ),
	.datac(\cpu|comb_947|Mux1~0_combout ),
	.datad(\cpu|select_A|Q[5]~35_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~8 .lut_mask = 16'hCDC8;
defparam \cpu|comb_947|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \cpu|comb_947|Mux11~18 (
// Equation(s):
// \cpu|comb_947|Mux11~18_combout  = (\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Mux11~8_combout ))) # (!\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux11~17_combout ))

	.dataa(\cpu|comb_947|Mux11~17_combout ),
	.datab(\cpu|comb_947|Mux11~8_combout ),
	.datac(\cpu|comb_947|Mux11~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux11~18 .lut_mask = 16'hCACA;
defparam \cpu|comb_947|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \cpu|comb_947|F[5] (
// Equation(s):
// \cpu|comb_947|F [5] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [5]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux11~18_combout ))

	.dataa(\cpu|comb_947|Mux11~18_combout ),
	.datab(gnd),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [5]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [5]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[5] .lut_mask = 16'hFA0A;
defparam \cpu|comb_947|F[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [5]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \cpu|select_control_RB[1]~0 (
// Equation(s):
// \cpu|select_control_RB[1]~0_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~0 .lut_mask = 16'h1100;
defparam \cpu|select_control_RB[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \cpu|select_control_RA[1]~8 (
// Equation(s):
// \cpu|select_control_RA[1]~8_combout  = (\cpu|select_control_RB[1]~0_combout  & (((\cpu|select_control_RA[1]~7_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [12])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]))) # 
// (!\cpu|select_control_RB[1]~0_combout  & (\cpu|select_control_RA[1]~7_combout  & ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\cpu|select_control_RB[1]~0_combout ),
	.datab(\cpu|select_control_RA[1]~7_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~8 .lut_mask = 16'h0ACE;
defparam \cpu|select_control_RA[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \cpu|select_control_RA[1]~10 (
// Equation(s):
// \cpu|select_control_RA[1]~10_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~10 .lut_mask = 16'h0200;
defparam \cpu|select_control_RA[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \cpu|select_control_RA[1]~9 (
// Equation(s):
// \cpu|select_control_RA[1]~9_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~9 .lut_mask = 16'h0010;
defparam \cpu|select_control_RA[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \cpu|select_control_RA[1]~11 (
// Equation(s):
// \cpu|select_control_RA[1]~11_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[1]~8_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (((\cpu|select_control_RA[1]~10_combout ) # 
// (\cpu|select_control_RA[1]~9_combout ))))

	.dataa(\cpu|select_control_RA[1]~8_combout ),
	.datab(\cpu|select_control_RA[1]~10_combout ),
	.datac(\cpu|select_control_RA[1]~9_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~11 .lut_mask = 16'hAAFC;
defparam \cpu|select_control_RA[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \cpu|select_RA|Q[4]~44 (
// Equation(s):
// \cpu|select_RA|Q[4]~44_combout  = (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|select_control_RA[1]~11_combout  & (\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|select_control_RA[1]~11_combout ),
	.datab(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4]~44 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \cpu|select_RA|Q[4]~45 (
// Equation(s):
// \cpu|select_RA|Q[4]~45_combout  = (\cpu|select_control_RA[3]~25_combout  & ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[4]~19_combout )))) # 
// (!\cpu|select_control_RA[3]~25_combout  & (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[4]~19_combout ))))

	.dataa(\cpu|select_control_RA[3]~25_combout ),
	.datab(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[4]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4]~45 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \cpu|select_RA|Q[4]~47 (
// Equation(s):
// \cpu|select_RA|Q[4]~47_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RA[6]~36_combout  & \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (\cpu|select_control_RA[6]~36_combout  & ((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|select_control_RA[6]~36_combout ),
	.datac(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4]~47 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \cpu|select_RA|Q~46 (
// Equation(s):
// \cpu|select_RA|Q~46_combout  = (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[5]~26_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// ((\cpu|select_control_RA[5]~28_combout )))))

	.dataa(\cpu|select_control_RA[5]~26_combout ),
	.datab(\cpu|select_control_RA[5]~28_combout ),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~46 .lut_mask = 16'hA0C0;
defparam \cpu|select_RA|Q~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \cpu|select_RA|Q[4] (
// Equation(s):
// \cpu|select_RA|Q [4] = (\cpu|select_RA|Q[4]~44_combout ) # ((\cpu|select_RA|Q[4]~45_combout ) # ((\cpu|select_RA|Q[4]~47_combout ) # (\cpu|select_RA|Q~46_combout )))

	.dataa(\cpu|select_RA|Q[4]~44_combout ),
	.datab(\cpu|select_RA|Q[4]~45_combout ),
	.datac(\cpu|select_RA|Q[4]~47_combout ),
	.datad(\cpu|select_RA|Q~46_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [4]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4] .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \cpu|select_B|Q[4]~38 (
// Equation(s):
// \cpu|select_B|Q[4]~38_combout  = (\cpu|select_B|Q[0]~37_combout  & ((\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ) # ((!\cpu|select_B|three_two_translator|15~6_combout )))) # (!\cpu|select_B|Q[0]~37_combout  & 
// (((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \cpu|select_B|three_two_translator|15~6_combout ))))

	.dataa(\cpu|select_B|Q[0]~37_combout ),
	.datab(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~38 .lut_mask = 16'hD8AA;
defparam \cpu|select_B|Q[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \cpu|select_B|Q[4]~39 (
// Equation(s):
// \cpu|select_B|Q[4]~39_combout  = (\cpu|select_B|Q[4]~38_combout  & (((\cpu|select_RB|Q [4]) # (\cpu|select_B|three_two_translator|15~6_combout )))) # (!\cpu|select_B|Q[4]~38_combout  & (\cpu|select_RA|Q [4] & 
// ((!\cpu|select_B|three_two_translator|15~6_combout ))))

	.dataa(\cpu|select_RA|Q [4]),
	.datab(\cpu|select_B|Q[4]~38_combout ),
	.datac(\cpu|select_RB|Q [4]),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~39 .lut_mask = 16'hCCE2;
defparam \cpu|select_B|Q[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \cpu|select_B|Q[4]~40 (
// Equation(s):
// \cpu|select_B|Q[4]~40_combout  = (\cpu|select_B|Q[0]~36_combout  & ((\cpu|select_B|three_two_translator|15~8_combout  & ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ))) # (!\cpu|select_B|three_two_translator|15~8_combout  & (\cpu|select_B|Q[4]~39_combout 
// ))))

	.dataa(\cpu|select_B|three_two_translator|15~8_combout ),
	.datab(\cpu|select_B|Q[4]~39_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|Q[0]~36_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~40 .lut_mask = 16'hE400;
defparam \cpu|select_B|Q[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \cpu|comb_947|Mux12~1 (
// Equation(s):
// \cpu|comb_947|Mux12~1_combout  = (\cpu|select_B|Q[4]~40_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & !\cpu|select_B|Q[0]~36_combout ))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|Q[4]~40_combout ),
	.datac(gnd),
	.datad(\cpu|select_B|Q[0]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~1 .lut_mask = 16'hCCEE;
defparam \cpu|comb_947|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \cpu|comb_947|Mux12~2 (
// Equation(s):
// \cpu|comb_947|Mux12~2_combout  = (\cpu|comb_947|Mux11~1_combout  & ((\cpu|select_B|Q[5]~35_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|comb_947|Mux11~1_combout  & (((!\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [23] & \cpu|select_B|Q[3]~45_combout ))))

	.dataa(\cpu|comb_947|Mux11~1_combout ),
	.datab(\cpu|select_B|Q[5]~35_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_B|Q[3]~45_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~2 .lut_mask = 16'hADA8;
defparam \cpu|comb_947|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \cpu|comb_947|Mux12~3 (
// Equation(s):
// \cpu|comb_947|Mux12~3_combout  = (\cpu|comb_947|Mux12~1_combout  & ((\cpu|comb_947|Mux12~2_combout ) # ((\cpu|select_A|Q[4]~42_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|comb_947|Mux12~1_combout  & 
// (\cpu|comb_947|Mux12~2_combout  & ((\cpu|select_A|Q[4]~42_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|comb_947|Mux12~1_combout ),
	.datab(\cpu|select_A|Q[4]~42_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|Mux12~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~3 .lut_mask = 16'hEF80;
defparam \cpu|comb_947|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[0].unit|add|S~0_combout  = \cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_947|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_947|comb_22|union[4].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \cpu|comb_947|Mux12~4 (
// Equation(s):
// \cpu|comb_947|Mux12~4_combout  = (\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux11~0_combout ) # ((\cpu|comb_947|Mux12~3_combout )))) # (!\cpu|comb_947|Mux11~2_combout  & (!\cpu|comb_947|Mux11~0_combout  & 
// ((\cpu|comb_947|comb_22|union[4].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_947|Mux11~2_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|comb_947|Mux12~3_combout ),
	.datad(\cpu|comb_947|comb_22|union[4].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~4 .lut_mask = 16'hB9A8;
defparam \cpu|comb_947|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \cpu|comb_947|Mux12~5 (
// Equation(s):
// \cpu|comb_947|Mux12~5_combout  = (\cpu|comb_947|Mux12~4_combout  & (((\cpu|select_A|Q[5]~35_combout ) # (!\cpu|comb_947|Mux11~0_combout )))) # (!\cpu|comb_947|Mux12~4_combout  & (\cpu|select_A|Q[3]~47_combout  & (\cpu|comb_947|Mux11~0_combout )))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|comb_947|Mux12~4_combout ),
	.datac(\cpu|comb_947|Mux11~0_combout ),
	.datad(\cpu|select_A|Q[5]~35_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~5 .lut_mask = 16'hEC2C;
defparam \cpu|comb_947|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \cpu|comb_947|Mux12~6 (
// Equation(s):
// \cpu|comb_947|Mux12~6_combout  = (\cpu|select_A|Q[4]~42_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(\cpu|select_A|Q[4]~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~6 .lut_mask = 16'hFFAA;
defparam \cpu|comb_947|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \cpu|comb_947|Mux12~7 (
// Equation(s):
// \cpu|comb_947|Mux12~7_combout  = (\cpu|comb_947|Mux11~6_combout  & (((\cpu|select_B|Q[12]~11_combout  & \cpu|comb_947|Mux11~5_combout )))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux11~5_combout )) # (!\cpu|comb_947|Mux12~6_combout )))

	.dataa(\cpu|comb_947|Mux12~6_combout ),
	.datab(\cpu|select_B|Q[12]~11_combout ),
	.datac(\cpu|comb_947|Mux11~6_combout ),
	.datad(\cpu|comb_947|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~7 .lut_mask = 16'hC50F;
defparam \cpu|comb_947|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \cpu|comb_947|Mux12~8 (
// Equation(s):
// \cpu|comb_947|Mux12~8_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[4]~41_combout  $ (((\cpu|select_A|Q[4]~42_combout ) # (!\cpu|comb_947|Mux12~7_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (((\cpu|comb_947|Mux12~7_combout ))))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|comb_947|Mux12~7_combout ),
	.datac(\cpu|comb_947|Mux1~1_combout ),
	.datad(\cpu|select_A|Q[4]~42_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~8 .lut_mask = 16'h5C9C;
defparam \cpu|comb_947|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \cpu|comb_947|Mux12~9 (
// Equation(s):
// \cpu|comb_947|Mux12~9_combout  = (\cpu|comb_947|Mux11~3_combout  & ((\cpu|comb_947|Mux12~5_combout ) # ((\cpu|comb_947|Mux11~4_combout )))) # (!\cpu|comb_947|Mux11~3_combout  & (((!\cpu|comb_947|Mux11~4_combout  & \cpu|comb_947|Mux12~8_combout ))))

	.dataa(\cpu|comb_947|Mux12~5_combout ),
	.datab(\cpu|comb_947|Mux11~3_combout ),
	.datac(\cpu|comb_947|Mux11~4_combout ),
	.datad(\cpu|comb_947|Mux12~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~9 .lut_mask = 16'hCBC8;
defparam \cpu|comb_947|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \cpu|comb_947|Mux12~10 (
// Equation(s):
// \cpu|comb_947|Mux12~10_combout  = (\cpu|comb_947|Mux12~9_combout  & ((\cpu|comb_947|Add0~45_combout ) # ((!\cpu|comb_947|Mux11~4_combout )))) # (!\cpu|comb_947|Mux12~9_combout  & (((\cpu|comb_947|Mux11~4_combout  & \cpu|select_B|Q[4]~41_combout ))))

	.dataa(\cpu|comb_947|Mux12~9_combout ),
	.datab(\cpu|comb_947|Add0~45_combout ),
	.datac(\cpu|comb_947|Mux11~4_combout ),
	.datad(\cpu|select_B|Q[4]~41_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~10 .lut_mask = 16'hDA8A;
defparam \cpu|comb_947|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \cpu|comb_947|Mux12~0 (
// Equation(s):
// \cpu|comb_947|Mux12~0_combout  = (\cpu|comb_947|Mux11~0_combout  & (((\cpu|comb_947|Add6~8_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux1~0_combout  & ((\cpu|comb_947|Add6~8_combout ))) # (!\cpu|comb_947|Mux1~0_combout  & 
// (\cpu|select_A|Q[4]~42_combout ))))

	.dataa(\cpu|select_A|Q[4]~42_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|comb_947|Mux1~0_combout ),
	.datad(\cpu|comb_947|Add6~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~0 .lut_mask = 16'hFE02;
defparam \cpu|comb_947|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \cpu|comb_947|Mux12~11 (
// Equation(s):
// \cpu|comb_947|Mux12~11_combout  = (\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Mux12~0_combout ))) # (!\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux12~10_combout ))

	.dataa(\cpu|comb_947|Mux12~10_combout ),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(gnd),
	.datad(\cpu|comb_947|Mux12~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux12~11 .lut_mask = 16'hEE22;
defparam \cpu|comb_947|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \cpu|comb_947|F[4] (
// Equation(s):
// \cpu|comb_947|F [4] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [4]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux12~11_combout ))

	.dataa(\cpu|comb_947|Mux12~11_combout ),
	.datab(gnd),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [4]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [4]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[4] .lut_mask = 16'hFA0A;
defparam \cpu|comb_947|F[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_947|F [4]),
	.asdata(vcc),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \cpu|select_A|Q[3]~45 (
// Equation(s):
// \cpu|select_A|Q[3]~45_combout  = (\cpu|select_A|Q[0]~38_combout  & (((\cpu|select_A|three_two_translator|15~6_combout ) # (\cpu|select_RB|Q [3])))) # (!\cpu|select_A|Q[0]~38_combout  & (\cpu|select_RA|Q [3] & 
// (!\cpu|select_A|three_two_translator|15~6_combout )))

	.dataa(\cpu|select_A|Q[0]~38_combout ),
	.datab(\cpu|select_RA|Q [3]),
	.datac(\cpu|select_A|three_two_translator|15~6_combout ),
	.datad(\cpu|select_RB|Q [3]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~45 .lut_mask = 16'hAEA4;
defparam \cpu|select_A|Q[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \cpu|select_A|Q[3]~46 (
// Equation(s):
// \cpu|select_A|Q[3]~46_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|select_A|Q[3]~45_combout  & ((\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ))) # (!\cpu|select_A|Q[3]~45_combout  & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) # (!\cpu|select_A|three_two_translator|15~6_combout  & (((\cpu|select_A|Q[3]~45_combout ))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_A|three_two_translator|15~6_combout ),
	.datad(\cpu|select_A|Q[3]~45_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~46 .lut_mask = 16'hCFA0;
defparam \cpu|select_A|Q[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \cpu|select_A|Q[3]~43 (
// Equation(s):
// \cpu|select_A|Q[3]~43_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~43 .lut_mask = 16'h08A0;
defparam \cpu|select_A|Q[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \cpu|select_A|Q[3]~47 (
// Equation(s):
// \cpu|select_A|Q[3]~47_combout  = (\cpu|select_A|Q[3]~44_combout ) # ((\cpu|select_A|Q[3]~43_combout ) # ((\cpu|select_A|Q[3]~46_combout  & \cpu|select_A|Q[0]~41_combout )))

	.dataa(\cpu|select_A|Q[3]~44_combout ),
	.datab(\cpu|select_A|Q[3]~46_combout ),
	.datac(\cpu|select_A|Q[3]~43_combout ),
	.datad(\cpu|select_A|Q[0]~41_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~47 .lut_mask = 16'hFEFA;
defparam \cpu|select_A|Q[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \cpu|comb_947|Mux13~0 (
// Equation(s):
// \cpu|comb_947|Mux13~0_combout  = (\cpu|comb_947|Mux11~0_combout  & (\cpu|comb_947|Add6~6_combout )) # (!\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux1~0_combout  & (\cpu|comb_947|Add6~6_combout )) # (!\cpu|comb_947|Mux1~0_combout  & 
// ((\cpu|select_A|Q[3]~47_combout )))))

	.dataa(\cpu|comb_947|Add6~6_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~0 .lut_mask = 16'hAAB8;
defparam \cpu|comb_947|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \cpu|comb_947|Mux13~6 (
// Equation(s):
// \cpu|comb_947|Mux13~6_combout  = (\cpu|select_A|Q[3]~47_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(gnd),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~6 .lut_mask = 16'hFFCC;
defparam \cpu|comb_947|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \cpu|comb_947|Mux13~7 (
// Equation(s):
// \cpu|comb_947|Mux13~7_combout  = (\cpu|comb_947|Mux11~6_combout  & (\cpu|select_B|Q[11]~14_combout  & ((\cpu|comb_947|Mux11~5_combout )))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux11~5_combout ) # (!\cpu|comb_947|Mux13~6_combout ))))

	.dataa(\cpu|select_B|Q[11]~14_combout ),
	.datab(\cpu|comb_947|Mux13~6_combout ),
	.datac(\cpu|comb_947|Mux11~6_combout ),
	.datad(\cpu|comb_947|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~7 .lut_mask = 16'hA30F;
defparam \cpu|comb_947|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \cpu|comb_947|Mux13~8 (
// Equation(s):
// \cpu|comb_947|Mux13~8_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[3]~45_combout  $ (((\cpu|select_A|Q[3]~47_combout ) # (!\cpu|comb_947|Mux13~7_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (((\cpu|comb_947|Mux13~7_combout ))))

	.dataa(\cpu|comb_947|Mux1~1_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_947|Mux13~7_combout ),
	.datad(\cpu|select_B|Q[3]~45_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~8 .lut_mask = 16'h70DA;
defparam \cpu|comb_947|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \cpu|comb_947|Mux13~9 (
// Equation(s):
// \cpu|comb_947|Mux13~9_combout  = (\cpu|comb_947|Mux11~3_combout  & (((\cpu|comb_947|Mux11~4_combout )))) # (!\cpu|comb_947|Mux11~3_combout  & ((\cpu|comb_947|Mux11~4_combout  & (\cpu|select_B|Q[3]~45_combout )) # (!\cpu|comb_947|Mux11~4_combout  & 
// ((\cpu|comb_947|Mux13~8_combout )))))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|comb_947|Mux13~8_combout ),
	.datac(\cpu|comb_947|Mux11~3_combout ),
	.datad(\cpu|comb_947|Mux11~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~9 .lut_mask = 16'hFA0C;
defparam \cpu|comb_947|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[0].unit|add|S~0_combout  = \cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0_combout )

	.dataa(gnd),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.datac(gnd),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[0].unit|add|S~0 .lut_mask = 16'h33CC;
defparam \cpu|comb_947|comb_22|union[3].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \cpu|comb_947|Mux13~4 (
// Equation(s):
// \cpu|comb_947|Mux13~4_combout  = (\cpu|comb_947|Mux11~0_combout  & ((\cpu|select_A|Q[2]~52_combout ) # ((\cpu|comb_947|Mux11~2_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & (((!\cpu|comb_947|Mux11~2_combout  & 
// \cpu|comb_947|comb_22|union[3].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_947|Mux11~0_combout ),
	.datab(\cpu|select_A|Q[2]~52_combout ),
	.datac(\cpu|comb_947|Mux11~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~4 .lut_mask = 16'hADA8;
defparam \cpu|comb_947|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \cpu|comb_947|Mux13~1 (
// Equation(s):
// \cpu|comb_947|Mux13~1_combout  = (\cpu|select_B|Q[0]~36_combout  & ((\cpu|select_B|Q[3]~44_combout ))) # (!\cpu|select_B|Q[0]~36_combout  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ))

	.dataa(\cpu|select_B|Q[0]~36_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_B|Q[3]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~1 .lut_mask = 16'hE4E4;
defparam \cpu|comb_947|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \cpu|comb_947|Mux13~2 (
// Equation(s):
// \cpu|comb_947|Mux13~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux11~1_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux11~1_combout  & 
// ((\cpu|select_B|Q[4]~41_combout ))) # (!\cpu|comb_947|Mux11~1_combout  & (\cpu|select_B|Q[2]~51_combout ))))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|select_B|Q[4]~41_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~2 .lut_mask = 16'hFC0A;
defparam \cpu|comb_947|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \cpu|comb_947|Mux13~3 (
// Equation(s):
// \cpu|comb_947|Mux13~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux13~1_combout  & ((\cpu|select_A|Q[3]~47_combout ) # (\cpu|comb_947|Mux13~2_combout ))) # (!\cpu|comb_947|Mux13~1_combout  & 
// (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_947|Mux13~2_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux13~2_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|comb_947|Mux13~1_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|Mux13~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~3 .lut_mask = 16'hFD80;
defparam \cpu|comb_947|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \cpu|comb_947|Mux13~5 (
// Equation(s):
// \cpu|comb_947|Mux13~5_combout  = (\cpu|comb_947|Mux13~4_combout  & (((\cpu|select_A|Q[4]~42_combout )) # (!\cpu|comb_947|Mux11~2_combout ))) # (!\cpu|comb_947|Mux13~4_combout  & (\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux13~3_combout ))))

	.dataa(\cpu|comb_947|Mux13~4_combout ),
	.datab(\cpu|comb_947|Mux11~2_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|Mux13~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~5 .lut_mask = 16'hE6A2;
defparam \cpu|comb_947|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \cpu|comb_947|Mux13~10 (
// Equation(s):
// \cpu|comb_947|Mux13~10_combout  = (\cpu|comb_947|Mux13~9_combout  & (((\cpu|comb_947|Add0~38_combout )) # (!\cpu|comb_947|Mux11~3_combout ))) # (!\cpu|comb_947|Mux13~9_combout  & (\cpu|comb_947|Mux11~3_combout  & (\cpu|comb_947|Mux13~5_combout )))

	.dataa(\cpu|comb_947|Mux13~9_combout ),
	.datab(\cpu|comb_947|Mux11~3_combout ),
	.datac(\cpu|comb_947|Mux13~5_combout ),
	.datad(\cpu|comb_947|Add0~38_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~10 .lut_mask = 16'hEA62;
defparam \cpu|comb_947|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \cpu|comb_947|Mux13~11 (
// Equation(s):
// \cpu|comb_947|Mux13~11_combout  = (\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux13~0_combout )) # (!\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Mux13~10_combout )))

	.dataa(\cpu|comb_947|Mux13~0_combout ),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(gnd),
	.datad(\cpu|comb_947|Mux13~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux13~11 .lut_mask = 16'hBB88;
defparam \cpu|comb_947|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \cpu|comb_947|F[3] (
// Equation(s):
// \cpu|comb_947|F [3] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [3]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux13~11_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux13~11_combout ),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [3]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [3]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[3] .lut_mask = 16'hFC0C;
defparam \cpu|comb_947|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_947|F [3]),
	.asdata(vcc),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \cpu|select_A|Q[2]~50 (
// Equation(s):
// \cpu|select_A|Q[2]~50_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|select_A|Q[0]~38_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q )) # (!\cpu|select_A|Q[0]~38_combout  & 
// ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))) # (!\cpu|select_A|three_two_translator|15~6_combout  & (((\cpu|select_A|Q[0]~38_combout ))))

	.dataa(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\cpu|select_A|three_two_translator|15~6_combout ),
	.datad(\cpu|select_A|Q[0]~38_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~50 .lut_mask = 16'hAFC0;
defparam \cpu|select_A|Q[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \cpu|select_A|Q[2]~51 (
// Equation(s):
// \cpu|select_A|Q[2]~51_combout  = (\cpu|select_A|Q[2]~50_combout  & (((\cpu|select_A|three_two_translator|15~6_combout ) # (\cpu|select_RB|Q [2])))) # (!\cpu|select_A|Q[2]~50_combout  & (\cpu|select_RA|Q [2] & 
// (!\cpu|select_A|three_two_translator|15~6_combout )))

	.dataa(\cpu|select_A|Q[2]~50_combout ),
	.datab(\cpu|select_RA|Q [2]),
	.datac(\cpu|select_A|three_two_translator|15~6_combout ),
	.datad(\cpu|select_RB|Q [2]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~51 .lut_mask = 16'hAEA4;
defparam \cpu|select_A|Q[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \cpu|select_A|Q[2]~48 (
// Equation(s):
// \cpu|select_A|Q[2]~48_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] 
// & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~48 .lut_mask = 16'h4808;
defparam \cpu|select_A|Q[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \cpu|select_A|Q[2]~49 (
// Equation(s):
// \cpu|select_A|Q[2]~49_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~49 .lut_mask = 16'h8000;
defparam \cpu|select_A|Q[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \cpu|select_A|Q[2]~52 (
// Equation(s):
// \cpu|select_A|Q[2]~52_combout  = (\cpu|select_A|Q[2]~48_combout ) # ((\cpu|select_A|Q[2]~49_combout ) # ((\cpu|select_A|Q[0]~41_combout  & \cpu|select_A|Q[2]~51_combout )))

	.dataa(\cpu|select_A|Q[0]~41_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|select_A|Q[2]~48_combout ),
	.datad(\cpu|select_A|Q[2]~49_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~52 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \cpu|comb_947|Mux14~0 (
// Equation(s):
// \cpu|comb_947|Mux14~0_combout  = (\cpu|comb_947|Mux11~0_combout  & (((\cpu|comb_947|Add6~4_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux1~0_combout  & ((\cpu|comb_947|Add6~4_combout ))) # (!\cpu|comb_947|Mux1~0_combout  & 
// (\cpu|select_A|Q[2]~52_combout ))))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|comb_947|Add6~4_combout ),
	.datad(\cpu|comb_947|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~0 .lut_mask = 16'hF0E2;
defparam \cpu|comb_947|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[0].unit|add|S~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[0].unit|add|S~2_combout  = \cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S~combout  $ (((\cpu|select_B|Q[2]~51_combout  & \cpu|select_A|Q[0]~62_combout )))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(gnd),
	.datac(\cpu|select_A|Q[0]~62_combout ),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[0].unit|add|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[0].unit|add|S~2 .lut_mask = 16'h5FA0;
defparam \cpu|comb_947|comb_22|union[2].row|union[0].unit|add|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \cpu|comb_947|Mux14~1 (
// Equation(s):
// \cpu|comb_947|Mux14~1_combout  = (\cpu|select_B|Q[2]~51_combout  & ((\cpu|comb_947|Mux11~1_combout ) # ((\cpu|select_A|Q[2]~52_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|select_B|Q[2]~51_combout  & 
// (\cpu|comb_947|Mux11~1_combout  & ((\cpu|select_A|Q[2]~52_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|select_A|Q[2]~52_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~1 .lut_mask = 16'hEF80;
defparam \cpu|comb_947|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \cpu|comb_947|Mux14~2 (
// Equation(s):
// \cpu|comb_947|Mux14~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux14~1_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux14~1_combout  & (\cpu|select_B|Q[3]~45_combout 
// )) # (!\cpu|comb_947|Mux14~1_combout  & ((\cpu|select_B|Q[1]~56_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q[3]~45_combout ),
	.datac(\cpu|select_B|Q[1]~56_combout ),
	.datad(\cpu|comb_947|Mux14~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~2 .lut_mask = 16'hEE50;
defparam \cpu|comb_947|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \cpu|comb_947|Mux14~3 (
// Equation(s):
// \cpu|comb_947|Mux14~3_combout  = (\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux11~0_combout ) # ((\cpu|comb_947|Mux14~2_combout )))) # (!\cpu|comb_947|Mux11~2_combout  & (!\cpu|comb_947|Mux11~0_combout  & 
// (\cpu|comb_947|comb_22|union[2].row|union[0].unit|add|S~2_combout )))

	.dataa(\cpu|comb_947|Mux11~2_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[2].row|union[0].unit|add|S~2_combout ),
	.datad(\cpu|comb_947|Mux14~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~3 .lut_mask = 16'hBA98;
defparam \cpu|comb_947|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \cpu|comb_947|Mux14~4 (
// Equation(s):
// \cpu|comb_947|Mux14~4_combout  = (\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux14~3_combout  & ((\cpu|select_A|Q[3]~47_combout ))) # (!\cpu|comb_947|Mux14~3_combout  & (\cpu|select_A|Q[1]~57_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & 
// (((\cpu|comb_947|Mux14~3_combout ))))

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_947|Mux14~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~4 .lut_mask = 16'hF388;
defparam \cpu|comb_947|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \cpu|comb_947|Mux14~5 (
// Equation(s):
// \cpu|comb_947|Mux14~5_combout  = (\cpu|select_A|Q[2]~52_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~5 .lut_mask = 16'hFAFA;
defparam \cpu|comb_947|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \cpu|comb_947|Mux14~6 (
// Equation(s):
// \cpu|comb_947|Mux14~6_combout  = (\cpu|comb_947|Mux11~6_combout  & (\cpu|select_B|Q [10] & (\cpu|comb_947|Mux11~5_combout ))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux14~5_combout ) # (!\cpu|comb_947|Mux11~5_combout ))))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|comb_947|Mux11~5_combout ),
	.datad(\cpu|comb_947|Mux14~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~6 .lut_mask = 16'h85D5;
defparam \cpu|comb_947|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \cpu|comb_947|Mux14~7 (
// Equation(s):
// \cpu|comb_947|Mux14~7_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[2]~51_combout  $ (((\cpu|select_A|Q[2]~52_combout ) # (!\cpu|comb_947|Mux14~6_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (\cpu|comb_947|Mux14~6_combout ))

	.dataa(\cpu|comb_947|Mux14~6_combout ),
	.datab(\cpu|select_A|Q[2]~52_combout ),
	.datac(\cpu|select_B|Q[2]~51_combout ),
	.datad(\cpu|comb_947|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~7 .lut_mask = 16'h2DAA;
defparam \cpu|comb_947|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \cpu|comb_947|Mux14~8 (
// Equation(s):
// \cpu|comb_947|Mux14~8_combout  = (\cpu|comb_947|Mux11~4_combout  & (((\cpu|comb_947|Mux11~3_combout )))) # (!\cpu|comb_947|Mux11~4_combout  & ((\cpu|comb_947|Mux11~3_combout  & (\cpu|comb_947|Mux14~4_combout )) # (!\cpu|comb_947|Mux11~3_combout  & 
// ((\cpu|comb_947|Mux14~7_combout )))))

	.dataa(\cpu|comb_947|Mux14~4_combout ),
	.datab(\cpu|comb_947|Mux11~4_combout ),
	.datac(\cpu|comb_947|Mux11~3_combout ),
	.datad(\cpu|comb_947|Mux14~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~8 .lut_mask = 16'hE3E0;
defparam \cpu|comb_947|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \cpu|comb_947|Mux14~9 (
// Equation(s):
// \cpu|comb_947|Mux14~9_combout  = (\cpu|comb_947|Mux11~4_combout  & ((\cpu|comb_947|Mux14~8_combout  & ((\cpu|comb_947|Add0~31_combout ))) # (!\cpu|comb_947|Mux14~8_combout  & (\cpu|select_B|Q[2]~51_combout )))) # (!\cpu|comb_947|Mux11~4_combout  & 
// (((\cpu|comb_947|Mux14~8_combout ))))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|comb_947|Mux11~4_combout ),
	.datac(\cpu|comb_947|Add0~31_combout ),
	.datad(\cpu|comb_947|Mux14~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~9 .lut_mask = 16'hF388;
defparam \cpu|comb_947|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \cpu|comb_947|Mux14~10 (
// Equation(s):
// \cpu|comb_947|Mux14~10_combout  = (\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux14~0_combout )) # (!\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Mux14~9_combout )))

	.dataa(\cpu|comb_947|Mux14~0_combout ),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(\cpu|comb_947|Mux14~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux14~10 .lut_mask = 16'hB8B8;
defparam \cpu|comb_947|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \cpu|comb_947|F[2] (
// Equation(s):
// \cpu|comb_947|F [2] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [2]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux14~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux14~10_combout ),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [2]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [2]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[2] .lut_mask = 16'hFC0C;
defparam \cpu|comb_947|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_947|F [2]),
	.asdata(vcc),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \cpu|select_B|Q[15]~1 (
// Equation(s):
// \cpu|select_B|Q[15]~1_combout  = (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\cpu|select_B|three_two_translator|15~3_combout ) # ((\cpu|select_B|three_two_translator|15~4_combout  & \cpu|select_RA|Q [15])))) # 
// (!\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\cpu|select_B|three_two_translator|15~4_combout  & ((\cpu|select_RA|Q [15]))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|select_B|three_two_translator|15~3_combout ),
	.datad(\cpu|select_RA|Q [15]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[15]~1 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \cpu|select_B|Q[15]~0 (
// Equation(s):
// \cpu|select_B|Q[15]~0_combout  = (\cpu|select_B|three_two_translator|15~1_combout  & (!\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q  & ((!\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ) # (!\cpu|select_B|three_two_translator|15~0_combout )))) # 
// (!\cpu|select_B|three_two_translator|15~1_combout  & (((!\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q )) # (!\cpu|select_B|three_two_translator|15~0_combout )))

	.dataa(\cpu|select_B|three_two_translator|15~1_combout ),
	.datab(\cpu|select_B|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[15]~0 .lut_mask = 16'h153F;
defparam \cpu|select_B|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \cpu|select_B|Q[15]~2 (
// Equation(s):
// \cpu|select_B|Q[15]~2_combout  = (!\cpu|select_B|Q[15]~1_combout  & (\cpu|select_B|Q[15]~0_combout  & ((!\cpu|select_RB|Q [15]) # (!\cpu|select_B|three_two_translator|15~2_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(\cpu|select_B|Q[15]~1_combout ),
	.datac(\cpu|select_RB|Q [15]),
	.datad(\cpu|select_B|Q[15]~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[15]~2 .lut_mask = 16'h1300;
defparam \cpu|select_B|Q[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \cpu|comb_947|LessThan3~1 (
// Equation(s):
// \cpu|comb_947|LessThan3~1_cout  = CARRY((\cpu|select_B|Q[0]~61_combout  & !\cpu|select_A|Q[0]~62_combout ))

	.dataa(\cpu|select_B|Q[0]~61_combout ),
	.datab(\cpu|select_A|Q[0]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~1_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~1 .lut_mask = 16'h0022;
defparam \cpu|comb_947|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \cpu|comb_947|LessThan3~3 (
// Equation(s):
// \cpu|comb_947|LessThan3~3_cout  = CARRY((\cpu|select_A|Q[1]~57_combout  & ((!\cpu|comb_947|LessThan3~1_cout ) # (!\cpu|select_B|Q[1]~56_combout ))) # (!\cpu|select_A|Q[1]~57_combout  & (!\cpu|select_B|Q[1]~56_combout  & !\cpu|comb_947|LessThan3~1_cout )))

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~1_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~3_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~3 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \cpu|comb_947|LessThan3~5 (
// Equation(s):
// \cpu|comb_947|LessThan3~5_cout  = CARRY((\cpu|select_A|Q[2]~52_combout  & (\cpu|select_B|Q[2]~51_combout  & !\cpu|comb_947|LessThan3~3_cout )) # (!\cpu|select_A|Q[2]~52_combout  & ((\cpu|select_B|Q[2]~51_combout ) # (!\cpu|comb_947|LessThan3~3_cout ))))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~3_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~5_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~5 .lut_mask = 16'h004D;
defparam \cpu|comb_947|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \cpu|comb_947|LessThan3~7 (
// Equation(s):
// \cpu|comb_947|LessThan3~7_cout  = CARRY((\cpu|select_B|Q[3]~45_combout  & (\cpu|select_A|Q[3]~47_combout  & !\cpu|comb_947|LessThan3~5_cout )) # (!\cpu|select_B|Q[3]~45_combout  & ((\cpu|select_A|Q[3]~47_combout ) # (!\cpu|comb_947|LessThan3~5_cout ))))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~5_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~7_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~7 .lut_mask = 16'h004D;
defparam \cpu|comb_947|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \cpu|comb_947|LessThan3~9 (
// Equation(s):
// \cpu|comb_947|LessThan3~9_cout  = CARRY((\cpu|select_B|Q[4]~41_combout  & ((!\cpu|comb_947|LessThan3~7_cout ) # (!\cpu|select_A|Q[4]~42_combout ))) # (!\cpu|select_B|Q[4]~41_combout  & (!\cpu|select_A|Q[4]~42_combout  & !\cpu|comb_947|LessThan3~7_cout )))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[4]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~7_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~9_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~9 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \cpu|comb_947|LessThan3~11 (
// Equation(s):
// \cpu|comb_947|LessThan3~11_cout  = CARRY((\cpu|select_B|Q[5]~35_combout  & (\cpu|select_A|Q[5]~35_combout  & !\cpu|comb_947|LessThan3~9_cout )) # (!\cpu|select_B|Q[5]~35_combout  & ((\cpu|select_A|Q[5]~35_combout ) # (!\cpu|comb_947|LessThan3~9_cout ))))

	.dataa(\cpu|select_B|Q[5]~35_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~9_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~11_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~11 .lut_mask = 16'h004D;
defparam \cpu|comb_947|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \cpu|comb_947|LessThan3~13 (
// Equation(s):
// \cpu|comb_947|LessThan3~13_cout  = CARRY((\cpu|select_A|Q[6]~31_combout  & (\cpu|select_B|Q[6]~31_combout  & !\cpu|comb_947|LessThan3~11_cout )) # (!\cpu|select_A|Q[6]~31_combout  & ((\cpu|select_B|Q[6]~31_combout ) # (!\cpu|comb_947|LessThan3~11_cout 
// ))))

	.dataa(\cpu|select_A|Q[6]~31_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~11_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~13_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~13 .lut_mask = 16'h004D;
defparam \cpu|comb_947|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \cpu|comb_947|LessThan3~15 (
// Equation(s):
// \cpu|comb_947|LessThan3~15_cout  = CARRY((\cpu|select_B|Q[7]~27_combout  & (\cpu|select_A|Q[7]~27_combout  & !\cpu|comb_947|LessThan3~13_cout )) # (!\cpu|select_B|Q[7]~27_combout  & ((\cpu|select_A|Q[7]~27_combout ) # (!\cpu|comb_947|LessThan3~13_cout 
// ))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~13_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~15_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~15 .lut_mask = 16'h004D;
defparam \cpu|comb_947|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \cpu|comb_947|LessThan3~17 (
// Equation(s):
// \cpu|comb_947|LessThan3~17_cout  = CARRY((\cpu|select_B|Q [8] & ((!\cpu|comb_947|LessThan3~15_cout ) # (!\cpu|select_A|Q [8]))) # (!\cpu|select_B|Q [8] & (!\cpu|select_A|Q [8] & !\cpu|comb_947|LessThan3~15_cout )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~15_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~17_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~17 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \cpu|comb_947|LessThan3~19 (
// Equation(s):
// \cpu|comb_947|LessThan3~19_cout  = CARRY((\cpu|select_B|Q [9] & (\cpu|select_A|Q [9] & !\cpu|comb_947|LessThan3~17_cout )) # (!\cpu|select_B|Q [9] & ((\cpu|select_A|Q [9]) # (!\cpu|comb_947|LessThan3~17_cout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~17_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~19_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~19 .lut_mask = 16'h004D;
defparam \cpu|comb_947|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \cpu|comb_947|LessThan3~21 (
// Equation(s):
// \cpu|comb_947|LessThan3~21_cout  = CARRY((\cpu|select_A|Q [10] & (\cpu|select_B|Q [10] & !\cpu|comb_947|LessThan3~19_cout )) # (!\cpu|select_A|Q [10] & ((\cpu|select_B|Q [10]) # (!\cpu|comb_947|LessThan3~19_cout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~19_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~21_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~21 .lut_mask = 16'h004D;
defparam \cpu|comb_947|LessThan3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \cpu|comb_947|LessThan3~23 (
// Equation(s):
// \cpu|comb_947|LessThan3~23_cout  = CARRY((\cpu|select_B|Q[11]~14_combout  & (\cpu|select_A|Q[11]~14_combout  & !\cpu|comb_947|LessThan3~21_cout )) # (!\cpu|select_B|Q[11]~14_combout  & ((\cpu|select_A|Q[11]~14_combout ) # (!\cpu|comb_947|LessThan3~21_cout 
// ))))

	.dataa(\cpu|select_B|Q[11]~14_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~21_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~23_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~23 .lut_mask = 16'h004D;
defparam \cpu|comb_947|LessThan3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \cpu|comb_947|LessThan3~25 (
// Equation(s):
// \cpu|comb_947|LessThan3~25_cout  = CARRY((\cpu|select_B|Q[12]~11_combout  & ((!\cpu|comb_947|LessThan3~23_cout ) # (!\cpu|select_A|Q[12]~11_combout ))) # (!\cpu|select_B|Q[12]~11_combout  & (!\cpu|select_A|Q[12]~11_combout  & 
// !\cpu|comb_947|LessThan3~23_cout )))

	.dataa(\cpu|select_B|Q[12]~11_combout ),
	.datab(\cpu|select_A|Q[12]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~23_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~25_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~25 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan3~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \cpu|comb_947|LessThan3~27 (
// Equation(s):
// \cpu|comb_947|LessThan3~27_cout  = CARRY((\cpu|select_A|Q [13] & ((!\cpu|comb_947|LessThan3~25_cout ) # (!\cpu|select_B|Q[13]~8_combout ))) # (!\cpu|select_A|Q [13] & (!\cpu|select_B|Q[13]~8_combout  & !\cpu|comb_947|LessThan3~25_cout )))

	.dataa(\cpu|select_A|Q [13]),
	.datab(\cpu|select_B|Q[13]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~25_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~27_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~27 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \cpu|comb_947|LessThan3~29 (
// Equation(s):
// \cpu|comb_947|LessThan3~29_cout  = CARRY((\cpu|select_B|Q[14]~5_combout  & ((!\cpu|comb_947|LessThan3~27_cout ) # (!\cpu|select_A|Q [14]))) # (!\cpu|select_B|Q[14]~5_combout  & (!\cpu|select_A|Q [14] & !\cpu|comb_947|LessThan3~27_cout )))

	.dataa(\cpu|select_B|Q[14]~5_combout ),
	.datab(\cpu|select_A|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan3~27_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan3~29_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~29 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \cpu|comb_947|LessThan3~30 (
// Equation(s):
// \cpu|comb_947|LessThan3~30_combout  = (\cpu|select_B|Q[15]~2_combout  & (\cpu|comb_947|LessThan3~29_cout  & !\cpu|select_A|Q[15]~2_combout )) # (!\cpu|select_B|Q[15]~2_combout  & ((\cpu|comb_947|LessThan3~29_cout ) # (!\cpu|select_A|Q[15]~2_combout )))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[15]~2_combout ),
	.datac(gnd),
	.datad(\cpu|select_A|Q[15]~2_combout ),
	.cin(\cpu|comb_947|LessThan3~29_cout ),
	.combout(\cpu|comb_947|LessThan3~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|LessThan3~30 .lut_mask = 16'h30F3;
defparam \cpu|comb_947|LessThan3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \cpu|comb_947|Equal1~1 (
// Equation(s):
// \cpu|comb_947|Equal1~1_combout  = (\cpu|select_B|Q[7]~27_combout  & (\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q [8] $ (!\cpu|select_A|Q [8])))) # (!\cpu|select_B|Q[7]~27_combout  & (!\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q [8] $ 
// (!\cpu|select_A|Q [8]))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|select_A|Q[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~1 .lut_mask = 16'h8241;
defparam \cpu|comb_947|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \cpu|comb_947|Equal1~0 (
// Equation(s):
// \cpu|comb_947|Equal1~0_combout  = (\cpu|select_B|Q[6]~31_combout  & (\cpu|select_A|Q[6]~31_combout  & (\cpu|select_B|Q[5]~35_combout  $ (!\cpu|select_A|Q[5]~35_combout )))) # (!\cpu|select_B|Q[6]~31_combout  & (!\cpu|select_A|Q[6]~31_combout  & 
// (\cpu|select_B|Q[5]~35_combout  $ (!\cpu|select_A|Q[5]~35_combout ))))

	.dataa(\cpu|select_B|Q[6]~31_combout ),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|select_B|Q[5]~35_combout ),
	.datad(\cpu|select_A|Q[5]~35_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~0 .lut_mask = 16'h9009;
defparam \cpu|comb_947|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \cpu|comb_947|Equal1~2 (
// Equation(s):
// \cpu|comb_947|Equal1~2_combout  = (\cpu|comb_947|Equal1~1_combout  & \cpu|comb_947|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_947|Equal1~1_combout ),
	.datad(\cpu|comb_947|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~2 .lut_mask = 16'hF000;
defparam \cpu|comb_947|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \cpu|comb_947|Equal1~4 (
// Equation(s):
// \cpu|comb_947|Equal1~4_combout  = (\cpu|select_A|Q[11]~14_combout  & (\cpu|select_B|Q[11]~14_combout  & (\cpu|select_B|Q[12]~11_combout  $ (!\cpu|select_A|Q[12]~11_combout )))) # (!\cpu|select_A|Q[11]~14_combout  & (!\cpu|select_B|Q[11]~14_combout  & 
// (\cpu|select_B|Q[12]~11_combout  $ (!\cpu|select_A|Q[12]~11_combout ))))

	.dataa(\cpu|select_A|Q[11]~14_combout ),
	.datab(\cpu|select_B|Q[11]~14_combout ),
	.datac(\cpu|select_B|Q[12]~11_combout ),
	.datad(\cpu|select_A|Q[12]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~4 .lut_mask = 16'h9009;
defparam \cpu|comb_947|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \cpu|comb_947|Equal1~3 (
// Equation(s):
// \cpu|comb_947|Equal1~3_combout  = (\cpu|select_B|Q [10] & (\cpu|select_A|Q [10] & (\cpu|select_B|Q [9] $ (!\cpu|select_A|Q [9])))) # (!\cpu|select_B|Q [10] & (!\cpu|select_A|Q [10] & (\cpu|select_B|Q [9] $ (!\cpu|select_A|Q [9]))))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|select_A|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~3 .lut_mask = 16'h8241;
defparam \cpu|comb_947|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \cpu|comb_947|Equal1~7 (
// Equation(s):
// \cpu|comb_947|Equal1~7_combout  = (\cpu|select_B|Q[2]~51_combout  & (\cpu|select_A|Q[2]~52_combout  & (\cpu|select_A|Q[3]~47_combout  $ (!\cpu|select_B|Q[3]~45_combout )))) # (!\cpu|select_B|Q[2]~51_combout  & (!\cpu|select_A|Q[2]~52_combout  & 
// (\cpu|select_A|Q[3]~47_combout  $ (!\cpu|select_B|Q[3]~45_combout ))))

	.dataa(\cpu|select_B|Q[2]~51_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|select_B|Q[3]~45_combout ),
	.datad(\cpu|select_A|Q[2]~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~7 .lut_mask = 16'h8241;
defparam \cpu|comb_947|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \cpu|comb_947|Equal1~6 (
// Equation(s):
// \cpu|comb_947|Equal1~6_combout  = (\cpu|select_A|Q[1]~57_combout  & (\cpu|select_B|Q[1]~56_combout  & (\cpu|select_B|Q[0]~61_combout  $ (!\cpu|select_A|Q[0]~62_combout )))) # (!\cpu|select_A|Q[1]~57_combout  & (!\cpu|select_B|Q[1]~56_combout  & 
// (\cpu|select_B|Q[0]~61_combout  $ (!\cpu|select_A|Q[0]~62_combout ))))

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|select_B|Q[0]~61_combout ),
	.datad(\cpu|select_A|Q[0]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~6 .lut_mask = 16'h9009;
defparam \cpu|comb_947|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \cpu|comb_947|Equal1~8 (
// Equation(s):
// \cpu|comb_947|Equal1~8_combout  = (\cpu|comb_947|Equal1~7_combout  & (\cpu|comb_947|Equal1~6_combout  & (\cpu|select_A|Q[4]~42_combout  $ (!\cpu|select_B|Q[4]~41_combout ))))

	.dataa(\cpu|select_A|Q[4]~42_combout ),
	.datab(\cpu|comb_947|Equal1~7_combout ),
	.datac(\cpu|select_B|Q[4]~41_combout ),
	.datad(\cpu|comb_947|Equal1~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~8 .lut_mask = 16'h8400;
defparam \cpu|comb_947|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \cpu|comb_947|Equal1~5 (
// Equation(s):
// \cpu|comb_947|Equal1~5_combout  = (\cpu|select_B|Q[14]~5_combout  & (\cpu|select_A|Q [14] & (\cpu|select_A|Q [13] $ (!\cpu|select_B|Q[13]~8_combout )))) # (!\cpu|select_B|Q[14]~5_combout  & (!\cpu|select_A|Q [14] & (\cpu|select_A|Q [13] $ 
// (!\cpu|select_B|Q[13]~8_combout ))))

	.dataa(\cpu|select_B|Q[14]~5_combout ),
	.datab(\cpu|select_A|Q [14]),
	.datac(\cpu|select_A|Q [13]),
	.datad(\cpu|select_B|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~5 .lut_mask = 16'h9009;
defparam \cpu|comb_947|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \cpu|comb_947|Equal1~9 (
// Equation(s):
// \cpu|comb_947|Equal1~9_combout  = (\cpu|comb_947|Equal1~8_combout  & (\cpu|comb_947|Equal1~5_combout  & (\cpu|select_A|Q[15]~2_combout  $ (\cpu|select_B|Q[15]~2_combout ))))

	.dataa(\cpu|select_A|Q[15]~2_combout ),
	.datab(\cpu|comb_947|Equal1~8_combout ),
	.datac(\cpu|select_B|Q[15]~2_combout ),
	.datad(\cpu|comb_947|Equal1~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~9 .lut_mask = 16'h4800;
defparam \cpu|comb_947|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \cpu|comb_947|Equal1~10 (
// Equation(s):
// \cpu|comb_947|Equal1~10_combout  = (\cpu|comb_947|Equal1~2_combout  & (\cpu|comb_947|Equal1~4_combout  & (\cpu|comb_947|Equal1~3_combout  & \cpu|comb_947|Equal1~9_combout )))

	.dataa(\cpu|comb_947|Equal1~2_combout ),
	.datab(\cpu|comb_947|Equal1~4_combout ),
	.datac(\cpu|comb_947|Equal1~3_combout ),
	.datad(\cpu|comb_947|Equal1~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Equal1~10 .lut_mask = 16'h8000;
defparam \cpu|comb_947|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \cpu|comb_947|jumpTag~1 (
// Equation(s):
// \cpu|comb_947|jumpTag~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((!\cpu|comb_947|Equal1~10_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|comb_947|LessThan3~30_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|comb_947|LessThan3~30_combout ),
	.datad(\cpu|comb_947|Equal1~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|jumpTag~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|jumpTag~1 .lut_mask = 16'h64EC;
defparam \cpu|comb_947|jumpTag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \cpu|comb_947|LessThan2~1 (
// Equation(s):
// \cpu|comb_947|LessThan2~1_cout  = CARRY((!\cpu|select_B|Q[0]~61_combout  & \cpu|select_A|Q[0]~62_combout ))

	.dataa(\cpu|select_B|Q[0]~61_combout ),
	.datab(\cpu|select_A|Q[0]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~1_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~1 .lut_mask = 16'h0044;
defparam \cpu|comb_947|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \cpu|comb_947|LessThan2~3 (
// Equation(s):
// \cpu|comb_947|LessThan2~3_cout  = CARRY((\cpu|select_B|Q[1]~56_combout  & ((!\cpu|comb_947|LessThan2~1_cout ) # (!\cpu|select_A|Q[1]~57_combout ))) # (!\cpu|select_B|Q[1]~56_combout  & (!\cpu|select_A|Q[1]~57_combout  & !\cpu|comb_947|LessThan2~1_cout )))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|select_A|Q[1]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~1_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~3_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~3 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \cpu|comb_947|LessThan2~5 (
// Equation(s):
// \cpu|comb_947|LessThan2~5_cout  = CARRY((\cpu|select_A|Q[2]~52_combout  & ((!\cpu|comb_947|LessThan2~3_cout ) # (!\cpu|select_B|Q[2]~51_combout ))) # (!\cpu|select_A|Q[2]~52_combout  & (!\cpu|select_B|Q[2]~51_combout  & !\cpu|comb_947|LessThan2~3_cout )))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~3_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~5_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~5 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \cpu|comb_947|LessThan2~7 (
// Equation(s):
// \cpu|comb_947|LessThan2~7_cout  = CARRY((\cpu|select_B|Q[3]~45_combout  & ((!\cpu|comb_947|LessThan2~5_cout ) # (!\cpu|select_A|Q[3]~47_combout ))) # (!\cpu|select_B|Q[3]~45_combout  & (!\cpu|select_A|Q[3]~47_combout  & !\cpu|comb_947|LessThan2~5_cout )))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~5_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~7_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~7 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \cpu|comb_947|LessThan2~9 (
// Equation(s):
// \cpu|comb_947|LessThan2~9_cout  = CARRY((\cpu|select_A|Q[4]~42_combout  & ((!\cpu|comb_947|LessThan2~7_cout ) # (!\cpu|select_B|Q[4]~41_combout ))) # (!\cpu|select_A|Q[4]~42_combout  & (!\cpu|select_B|Q[4]~41_combout  & !\cpu|comb_947|LessThan2~7_cout )))

	.dataa(\cpu|select_A|Q[4]~42_combout ),
	.datab(\cpu|select_B|Q[4]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~7_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~9_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~9 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \cpu|comb_947|LessThan2~11 (
// Equation(s):
// \cpu|comb_947|LessThan2~11_cout  = CARRY((\cpu|select_B|Q[5]~35_combout  & ((!\cpu|comb_947|LessThan2~9_cout ) # (!\cpu|select_A|Q[5]~35_combout ))) # (!\cpu|select_B|Q[5]~35_combout  & (!\cpu|select_A|Q[5]~35_combout  & !\cpu|comb_947|LessThan2~9_cout 
// )))

	.dataa(\cpu|select_B|Q[5]~35_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~9_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~11_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~11 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \cpu|comb_947|LessThan2~13 (
// Equation(s):
// \cpu|comb_947|LessThan2~13_cout  = CARRY((\cpu|select_A|Q[6]~31_combout  & ((!\cpu|comb_947|LessThan2~11_cout ) # (!\cpu|select_B|Q[6]~31_combout ))) # (!\cpu|select_A|Q[6]~31_combout  & (!\cpu|select_B|Q[6]~31_combout  & !\cpu|comb_947|LessThan2~11_cout 
// )))

	.dataa(\cpu|select_A|Q[6]~31_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~11_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~13_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~13 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \cpu|comb_947|LessThan2~15 (
// Equation(s):
// \cpu|comb_947|LessThan2~15_cout  = CARRY((\cpu|select_B|Q[7]~27_combout  & ((!\cpu|comb_947|LessThan2~13_cout ) # (!\cpu|select_A|Q[7]~27_combout ))) # (!\cpu|select_B|Q[7]~27_combout  & (!\cpu|select_A|Q[7]~27_combout  & !\cpu|comb_947|LessThan2~13_cout 
// )))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~13_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~15_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~15 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \cpu|comb_947|LessThan2~17 (
// Equation(s):
// \cpu|comb_947|LessThan2~17_cout  = CARRY((\cpu|select_B|Q [8] & (\cpu|select_A|Q [8] & !\cpu|comb_947|LessThan2~15_cout )) # (!\cpu|select_B|Q [8] & ((\cpu|select_A|Q [8]) # (!\cpu|comb_947|LessThan2~15_cout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~15_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~17_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~17 .lut_mask = 16'h004D;
defparam \cpu|comb_947|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \cpu|comb_947|LessThan2~19 (
// Equation(s):
// \cpu|comb_947|LessThan2~19_cout  = CARRY((\cpu|select_B|Q [9] & ((!\cpu|comb_947|LessThan2~17_cout ) # (!\cpu|select_A|Q [9]))) # (!\cpu|select_B|Q [9] & (!\cpu|select_A|Q [9] & !\cpu|comb_947|LessThan2~17_cout )))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~17_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~19_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~19 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \cpu|comb_947|LessThan2~21 (
// Equation(s):
// \cpu|comb_947|LessThan2~21_cout  = CARRY((\cpu|select_A|Q [10] & ((!\cpu|comb_947|LessThan2~19_cout ) # (!\cpu|select_B|Q [10]))) # (!\cpu|select_A|Q [10] & (!\cpu|select_B|Q [10] & !\cpu|comb_947|LessThan2~19_cout )))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~19_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~21_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~21 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \cpu|comb_947|LessThan2~23 (
// Equation(s):
// \cpu|comb_947|LessThan2~23_cout  = CARRY((\cpu|select_B|Q[11]~14_combout  & ((!\cpu|comb_947|LessThan2~21_cout ) # (!\cpu|select_A|Q[11]~14_combout ))) # (!\cpu|select_B|Q[11]~14_combout  & (!\cpu|select_A|Q[11]~14_combout  & 
// !\cpu|comb_947|LessThan2~21_cout )))

	.dataa(\cpu|select_B|Q[11]~14_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~21_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~23_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~23 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \cpu|comb_947|LessThan2~25 (
// Equation(s):
// \cpu|comb_947|LessThan2~25_cout  = CARRY((\cpu|select_A|Q[12]~11_combout  & ((!\cpu|comb_947|LessThan2~23_cout ) # (!\cpu|select_B|Q[12]~11_combout ))) # (!\cpu|select_A|Q[12]~11_combout  & (!\cpu|select_B|Q[12]~11_combout  & 
// !\cpu|comb_947|LessThan2~23_cout )))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|select_B|Q[12]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~23_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~25_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~25 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \cpu|comb_947|LessThan2~27 (
// Equation(s):
// \cpu|comb_947|LessThan2~27_cout  = CARRY((\cpu|select_A|Q [13] & (\cpu|select_B|Q[13]~8_combout  & !\cpu|comb_947|LessThan2~25_cout )) # (!\cpu|select_A|Q [13] & ((\cpu|select_B|Q[13]~8_combout ) # (!\cpu|comb_947|LessThan2~25_cout ))))

	.dataa(\cpu|select_A|Q [13]),
	.datab(\cpu|select_B|Q[13]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~25_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~27_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~27 .lut_mask = 16'h004D;
defparam \cpu|comb_947|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \cpu|comb_947|LessThan2~29 (
// Equation(s):
// \cpu|comb_947|LessThan2~29_cout  = CARRY((\cpu|select_A|Q [14] & ((!\cpu|comb_947|LessThan2~27_cout ) # (!\cpu|select_B|Q[14]~5_combout ))) # (!\cpu|select_A|Q [14] & (!\cpu|select_B|Q[14]~5_combout  & !\cpu|comb_947|LessThan2~27_cout )))

	.dataa(\cpu|select_A|Q [14]),
	.datab(\cpu|select_B|Q[14]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_947|LessThan2~27_cout ),
	.combout(),
	.cout(\cpu|comb_947|LessThan2~29_cout ));
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~29 .lut_mask = 16'h002B;
defparam \cpu|comb_947|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \cpu|comb_947|LessThan2~30 (
// Equation(s):
// \cpu|comb_947|LessThan2~30_combout  = (\cpu|select_A|Q[15]~2_combout  & ((\cpu|comb_947|LessThan2~29_cout ) # (\cpu|select_B|Q[15]~2_combout ))) # (!\cpu|select_A|Q[15]~2_combout  & (\cpu|comb_947|LessThan2~29_cout  & \cpu|select_B|Q[15]~2_combout ))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[15]~2_combout ),
	.datac(gnd),
	.datad(\cpu|select_B|Q[15]~2_combout ),
	.cin(\cpu|comb_947|LessThan2~29_cout ),
	.combout(\cpu|comb_947|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|LessThan2~30 .lut_mask = 16'hFCC0;
defparam \cpu|comb_947|LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \cpu|comb_947|jumpTag~2 (
// Equation(s):
// \cpu|comb_947|jumpTag~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|comb_947|LessThan2~30_combout  & \cpu|comb_947|jumpTag~1_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(\cpu|comb_947|LessThan2~30_combout ),
	.datad(\cpu|comb_947|jumpTag~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|jumpTag~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|jumpTag~2 .lut_mask = 16'hFAAA;
defparam \cpu|comb_947|jumpTag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \cpu|comb_947|jumpTag~3 (
// Equation(s):
// \cpu|comb_947|jumpTag~3_combout  = (\cpu|comb_947|jumpTag~0_combout  & ((\cpu|comb_947|jumpTag~1_combout  & (!\cpu|comb_947|jumpTag~2_combout )) # (!\cpu|comb_947|jumpTag~1_combout  & ((\cpu|comb_947|jumpTag~2_combout ) # (\cpu|comb_947|jumpTag~q ))))) # 
// (!\cpu|comb_947|jumpTag~0_combout  & (((\cpu|comb_947|jumpTag~q ))))

	.dataa(\cpu|comb_947|jumpTag~1_combout ),
	.datab(\cpu|comb_947|jumpTag~2_combout ),
	.datac(\cpu|comb_947|jumpTag~q ),
	.datad(\cpu|comb_947|jumpTag~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|jumpTag~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|jumpTag~3 .lut_mask = 16'h76F0;
defparam \cpu|comb_947|jumpTag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \cpu|comb_947|jumpTag (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|comb_947|jumpTag~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|comb_947|jumpTag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|comb_947|jumpTag .is_wysiwyg = "true";
defparam \cpu|comb_947|jumpTag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \cpu|comb_947|Mux1~0 (
// Equation(s):
// \cpu|comb_947|Mux1~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & \cpu|comb_947|jumpTag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|comb_947|jumpTag~q ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~0 .lut_mask = 16'hF000;
defparam \cpu|comb_947|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \cpu|comb_947|Mux10~0 (
// Equation(s):
// \cpu|comb_947|Mux10~0_combout  = (\cpu|comb_947|Mux1~0_combout  & (\cpu|comb_947|Add6~12_combout )) # (!\cpu|comb_947|Mux1~0_combout  & ((\cpu|comb_947|Mux11~0_combout  & (\cpu|comb_947|Add6~12_combout )) # (!\cpu|comb_947|Mux11~0_combout  & 
// ((\cpu|select_A|Q[6]~31_combout )))))

	.dataa(\cpu|comb_947|Mux1~0_combout ),
	.datab(\cpu|comb_947|Add6~12_combout ),
	.datac(\cpu|comb_947|Mux11~0_combout ),
	.datad(\cpu|select_A|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~0 .lut_mask = 16'hCDC8;
defparam \cpu|comb_947|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \cpu|comb_947|Mux10~5 (
// Equation(s):
// \cpu|comb_947|Mux10~5_combout  = (\cpu|select_A|Q[6]~30_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_RB|Q [6] & \cpu|select_A|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_RB|Q [6]),
	.datab(\cpu|select_A|Q[6]~30_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~5 .lut_mask = 16'hFFEC;
defparam \cpu|comb_947|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \cpu|comb_947|Mux10~6 (
// Equation(s):
// \cpu|comb_947|Mux10~6_combout  = (\cpu|comb_947|Mux11~6_combout  & (\cpu|select_B|Q[14]~5_combout  & ((\cpu|comb_947|Mux11~5_combout )))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux11~5_combout ) # (!\cpu|comb_947|Mux10~5_combout ))))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|select_B|Q[14]~5_combout ),
	.datac(\cpu|comb_947|Mux10~5_combout ),
	.datad(\cpu|comb_947|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~6 .lut_mask = 16'h8D55;
defparam \cpu|comb_947|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \cpu|comb_947|Mux10~7 (
// Equation(s):
// \cpu|comb_947|Mux10~7_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[6]~31_combout  $ (((\cpu|select_A|Q[6]~31_combout ) # (!\cpu|comb_947|Mux10~6_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (\cpu|comb_947|Mux10~6_combout ))

	.dataa(\cpu|comb_947|Mux10~6_combout ),
	.datab(\cpu|comb_947|Mux1~1_combout ),
	.datac(\cpu|select_A|Q[6]~31_combout ),
	.datad(\cpu|select_B|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~7 .lut_mask = 16'h2AE6;
defparam \cpu|comb_947|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[0].unit|add|S~0_combout  = \cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2_combout  $ (\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[0].unit|comb~2_combout ),
	.datac(gnd),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[0].unit|add|S~0 .lut_mask = 16'h33CC;
defparam \cpu|comb_947|comb_22|union[6].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \cpu|comb_947|Mux10~1 (
// Equation(s):
// \cpu|comb_947|Mux10~1_combout  = (\cpu|select_B|Q[6]~31_combout  & ((\cpu|comb_947|Mux11~1_combout ) # ((\cpu|select_A|Q[6]~31_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|select_B|Q[6]~31_combout  & 
// (\cpu|comb_947|Mux11~1_combout  & ((\cpu|select_A|Q[6]~31_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_B|Q[6]~31_combout ),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~1 .lut_mask = 16'hEF80;
defparam \cpu|comb_947|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \cpu|comb_947|Mux10~2 (
// Equation(s):
// \cpu|comb_947|Mux10~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux10~1_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux10~1_combout  & 
// ((\cpu|select_B|Q[7]~27_combout ))) # (!\cpu|comb_947|Mux10~1_combout  & (\cpu|select_B|Q[5]~35_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q[5]~35_combout ),
	.datac(\cpu|comb_947|Mux10~1_combout ),
	.datad(\cpu|select_B|Q[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~2 .lut_mask = 16'hF4A4;
defparam \cpu|comb_947|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \cpu|comb_947|Mux10~3 (
// Equation(s):
// \cpu|comb_947|Mux10~3_combout  = (\cpu|comb_947|Mux11~0_combout  & (((\cpu|comb_947|Mux11~2_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux10~2_combout ))) # (!\cpu|comb_947|Mux11~2_combout  & 
// (\cpu|comb_947|comb_22|union[6].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_947|Mux11~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[0].unit|add|S~0_combout ),
	.datac(\cpu|comb_947|Mux11~2_combout ),
	.datad(\cpu|comb_947|Mux10~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~3 .lut_mask = 16'hF4A4;
defparam \cpu|comb_947|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \cpu|comb_947|Mux10~4 (
// Equation(s):
// \cpu|comb_947|Mux10~4_combout  = (\cpu|comb_947|Mux10~3_combout  & (((\cpu|select_A|Q[7]~27_combout ) # (!\cpu|comb_947|Mux11~0_combout )))) # (!\cpu|comb_947|Mux10~3_combout  & (\cpu|select_A|Q[5]~35_combout  & (\cpu|comb_947|Mux11~0_combout )))

	.dataa(\cpu|comb_947|Mux10~3_combout ),
	.datab(\cpu|select_A|Q[5]~35_combout ),
	.datac(\cpu|comb_947|Mux11~0_combout ),
	.datad(\cpu|select_A|Q[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~4 .lut_mask = 16'hEA4A;
defparam \cpu|comb_947|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \cpu|comb_947|Mux10~8 (
// Equation(s):
// \cpu|comb_947|Mux10~8_combout  = (\cpu|comb_947|Mux11~3_combout  & ((\cpu|comb_947|Mux11~4_combout ) # ((\cpu|comb_947|Mux10~4_combout )))) # (!\cpu|comb_947|Mux11~3_combout  & (!\cpu|comb_947|Mux11~4_combout  & (\cpu|comb_947|Mux10~7_combout )))

	.dataa(\cpu|comb_947|Mux11~3_combout ),
	.datab(\cpu|comb_947|Mux11~4_combout ),
	.datac(\cpu|comb_947|Mux10~7_combout ),
	.datad(\cpu|comb_947|Mux10~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~8 .lut_mask = 16'hBA98;
defparam \cpu|comb_947|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \cpu|comb_947|Mux10~9 (
// Equation(s):
// \cpu|comb_947|Mux10~9_combout  = (\cpu|comb_947|Mux10~8_combout  & (((\cpu|comb_947|Add0~55_combout ) # (!\cpu|comb_947|Mux11~4_combout )))) # (!\cpu|comb_947|Mux10~8_combout  & (\cpu|select_B|Q[6]~31_combout  & (\cpu|comb_947|Mux11~4_combout )))

	.dataa(\cpu|comb_947|Mux10~8_combout ),
	.datab(\cpu|select_B|Q[6]~31_combout ),
	.datac(\cpu|comb_947|Mux11~4_combout ),
	.datad(\cpu|comb_947|Add0~55_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~9 .lut_mask = 16'hEA4A;
defparam \cpu|comb_947|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \cpu|comb_947|Mux10~10 (
// Equation(s):
// \cpu|comb_947|Mux10~10_combout  = (\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux10~0_combout )) # (!\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Mux10~9_combout )))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(\cpu|comb_947|Mux10~0_combout ),
	.datad(\cpu|comb_947|Mux10~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux10~10 .lut_mask = 16'hF3C0;
defparam \cpu|comb_947|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \cpu|comb_947|F[6] (
// Equation(s):
// \cpu|comb_947|F [6] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [6]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux10~10_combout ))

	.dataa(\cpu|comb_947|Mux10~10_combout ),
	.datab(gnd),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [6]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [6]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[6] .lut_mask = 16'hFA0A;
defparam \cpu|comb_947|F[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [6]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \cpu|select_control_RB[4]~30 (
// Equation(s):
// \cpu|select_control_RB[4]~30_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~30 .lut_mask = 16'h00AA;
defparam \cpu|select_control_RB[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \cpu|select_control_RB[5]~31 (
// Equation(s):
// \cpu|select_control_RB[5]~31_combout  = (\cpu|select_control_RB[4]~30_combout  & ((\cpu|select_control_RB[3]~15_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & \cpu|select_control_RB[5]~1_combout )))) # 
// (!\cpu|select_control_RB[4]~30_combout  & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & \cpu|select_control_RB[5]~1_combout ))))

	.dataa(\cpu|select_control_RB[4]~30_combout ),
	.datab(\cpu|select_control_RB[3]~15_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|select_control_RB[5]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~31 .lut_mask = 16'hF888;
defparam \cpu|select_control_RB[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \cpu|select_RB|Q~34 (
// Equation(s):
// \cpu|select_RB|Q~34_combout  = (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (\cpu|select_control_RB[5]~31_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// ((\cpu|select_control_RB[5]~33_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|select_control_RB[5]~31_combout ),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[5]~33_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~34 .lut_mask = 16'hD080;
defparam \cpu|select_RB|Q~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \cpu|select_RB|Q[7]~33 (
// Equation(s):
// \cpu|select_RB|Q[7]~33_combout  = (\cpu|select_control_RB[3]~20_combout  & ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[4]~13_combout )))) # 
// (!\cpu|select_control_RB[3]~20_combout  & (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[4]~13_combout ))))

	.dataa(\cpu|select_control_RB[3]~20_combout ),
	.datab(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7]~33 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \cpu|select_RB|Q[7]~35 (
// Equation(s):
// \cpu|select_RB|Q[7]~35_combout  = (\cpu|select_control_RB[7]~25_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[6]~29_combout  & \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[7]~25_combout  & (\cpu|select_control_RB[6]~29_combout  & ((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[7]~25_combout ),
	.datab(\cpu|select_control_RB[6]~29_combout ),
	.datac(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7]~35 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \cpu|select_RB|Q[7]~32 (
// Equation(s):
// \cpu|select_RB|Q[7]~32_combout  = (\cpu|select_control_RB[1]~5_combout  & ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[2]~9_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[1]~5_combout  & (\cpu|select_control_RB[2]~9_combout  & ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[1]~5_combout ),
	.datab(\cpu|select_control_RB[2]~9_combout ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7]~32 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \cpu|select_RB|Q[7] (
// Equation(s):
// \cpu|select_RB|Q [7] = (\cpu|select_RB|Q~34_combout ) # ((\cpu|select_RB|Q[7]~33_combout ) # ((\cpu|select_RB|Q[7]~35_combout ) # (\cpu|select_RB|Q[7]~32_combout )))

	.dataa(\cpu|select_RB|Q~34_combout ),
	.datab(\cpu|select_RB|Q[7]~33_combout ),
	.datac(\cpu|select_RB|Q[7]~35_combout ),
	.datad(\cpu|select_RB|Q[7]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [7]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \cpu|select_B|Q[7]~27 (
// Equation(s):
// \cpu|select_B|Q[7]~27_combout  = (\cpu|select_B|Q[7]~26_combout ) # ((\cpu|select_RB|Q [7] & \cpu|select_B|three_two_translator|15~2_combout ))

	.dataa(gnd),
	.datab(\cpu|select_RB|Q [7]),
	.datac(\cpu|select_B|three_two_translator|15~2_combout ),
	.datad(\cpu|select_B|Q[7]~26_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[7]~27 .lut_mask = 16'hFFC0;
defparam \cpu|select_B|Q[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \cpu|comb_947|Mux9~5 (
// Equation(s):
// \cpu|comb_947|Mux9~5_combout  = (\cpu|select_A|Q[7]~26_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [7])))

	.dataa(\cpu|select_A|Q[7]~26_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_RB|Q [7]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~5 .lut_mask = 16'hFEFA;
defparam \cpu|comb_947|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \cpu|comb_947|Mux9~6 (
// Equation(s):
// \cpu|comb_947|Mux9~6_combout  = (\cpu|comb_947|Mux11~6_combout  & (!\cpu|select_B|Q[15]~2_combout  & (\cpu|comb_947|Mux11~5_combout ))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux9~5_combout ) # (!\cpu|comb_947|Mux11~5_combout ))))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|select_B|Q[15]~2_combout ),
	.datac(\cpu|comb_947|Mux11~5_combout ),
	.datad(\cpu|comb_947|Mux9~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~6 .lut_mask = 16'h2575;
defparam \cpu|comb_947|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \cpu|comb_947|Mux9~7 (
// Equation(s):
// \cpu|comb_947|Mux9~7_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[7]~27_combout  $ (((\cpu|select_A|Q[7]~27_combout ) # (!\cpu|comb_947|Mux9~6_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (((\cpu|comb_947|Mux9~6_combout ))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|comb_947|Mux9~6_combout ),
	.datac(\cpu|comb_947|Mux1~1_combout ),
	.datad(\cpu|select_B|Q[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~7 .lut_mask = 16'h4CBC;
defparam \cpu|comb_947|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \cpu|comb_947|Mux9~8 (
// Equation(s):
// \cpu|comb_947|Mux9~8_combout  = (\cpu|comb_947|Mux11~3_combout  & (((\cpu|comb_947|Mux11~4_combout )))) # (!\cpu|comb_947|Mux11~3_combout  & ((\cpu|comb_947|Mux11~4_combout  & (\cpu|select_B|Q[7]~27_combout )) # (!\cpu|comb_947|Mux11~4_combout  & 
// ((\cpu|comb_947|Mux9~7_combout )))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|comb_947|Mux11~3_combout ),
	.datac(\cpu|comb_947|Mux11~4_combout ),
	.datad(\cpu|comb_947|Mux9~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~8 .lut_mask = 16'hE3E0;
defparam \cpu|comb_947|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[0].unit|add|S~0_combout  = \cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2_combout  $ (\cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_947|comb_22|union[7].row|union[0].unit|comb~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[6].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_947|comb_22|union[7].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \cpu|comb_947|Mux9~3 (
// Equation(s):
// \cpu|comb_947|Mux9~3_combout  = (\cpu|comb_947|Mux11~0_combout  & ((\cpu|select_A|Q[6]~31_combout ) # ((\cpu|comb_947|Mux11~2_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & (((!\cpu|comb_947|Mux11~2_combout  & 
// \cpu|comb_947|comb_22|union[7].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_947|Mux11~0_combout ),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|comb_947|Mux11~2_combout ),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~3 .lut_mask = 16'hADA8;
defparam \cpu|comb_947|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \cpu|comb_947|Mux9~1 (
// Equation(s):
// \cpu|comb_947|Mux9~1_combout  = (\cpu|comb_947|Mux11~1_combout  & ((\cpu|select_B|Q[7]~27_combout ) # ((\cpu|select_A|Q[7]~27_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|comb_947|Mux11~1_combout  & 
// (\cpu|select_B|Q[7]~27_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & \cpu|select_A|Q[7]~27_combout )))

	.dataa(\cpu|comb_947|Mux11~1_combout ),
	.datab(\cpu|select_B|Q[7]~27_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_A|Q[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~1 .lut_mask = 16'hEA8A;
defparam \cpu|comb_947|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \cpu|comb_947|Mux9~2 (
// Equation(s):
// \cpu|comb_947|Mux9~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux9~1_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Mux9~1_combout  & ((\cpu|select_B|Q [8]))) # 
// (!\cpu|comb_947|Mux9~1_combout  & (\cpu|select_B|Q[6]~31_combout ))))

	.dataa(\cpu|select_B|Q[6]~31_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~2 .lut_mask = 16'hFC0A;
defparam \cpu|comb_947|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \cpu|comb_947|Mux9~4 (
// Equation(s):
// \cpu|comb_947|Mux9~4_combout  = (\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux9~3_combout  & (\cpu|select_A|Q [8])) # (!\cpu|comb_947|Mux9~3_combout  & ((\cpu|comb_947|Mux9~2_combout ))))) # (!\cpu|comb_947|Mux11~2_combout  & 
// (((\cpu|comb_947|Mux9~3_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_947|Mux11~2_combout ),
	.datac(\cpu|comb_947|Mux9~3_combout ),
	.datad(\cpu|comb_947|Mux9~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~4 .lut_mask = 16'hBCB0;
defparam \cpu|comb_947|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \cpu|comb_947|Mux9~9 (
// Equation(s):
// \cpu|comb_947|Mux9~9_combout  = (\cpu|comb_947|Mux9~8_combout  & (((\cpu|comb_947|Add0~60_combout )) # (!\cpu|comb_947|Mux11~3_combout ))) # (!\cpu|comb_947|Mux9~8_combout  & (\cpu|comb_947|Mux11~3_combout  & ((\cpu|comb_947|Mux9~4_combout ))))

	.dataa(\cpu|comb_947|Mux9~8_combout ),
	.datab(\cpu|comb_947|Mux11~3_combout ),
	.datac(\cpu|comb_947|Add0~60_combout ),
	.datad(\cpu|comb_947|Mux9~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~9 .lut_mask = 16'hE6A2;
defparam \cpu|comb_947|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \cpu|comb_947|Mux9~0 (
// Equation(s):
// \cpu|comb_947|Mux9~0_combout  = (\cpu|comb_947|Mux11~0_combout  & (((\cpu|comb_947|Add6~14_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux1~0_combout  & ((\cpu|comb_947|Add6~14_combout ))) # (!\cpu|comb_947|Mux1~0_combout  & 
// (\cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|comb_947|Mux1~0_combout ),
	.datad(\cpu|comb_947|Add6~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~0 .lut_mask = 16'hFE02;
defparam \cpu|comb_947|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \cpu|comb_947|Mux9~10 (
// Equation(s):
// \cpu|comb_947|Mux9~10_combout  = (\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Mux9~0_combout ))) # (!\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux9~9_combout ))

	.dataa(\cpu|comb_947|Mux9~9_combout ),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(\cpu|comb_947|Mux9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux9~10 .lut_mask = 16'hE2E2;
defparam \cpu|comb_947|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \cpu|comb_947|F[7] (
// Equation(s):
// \cpu|comb_947|F [7] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [7]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux9~10_combout ))

	.dataa(\cpu|comb_947|Mux9~10_combout ),
	.datab(gnd),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [7]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [7]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[7] .lut_mask = 16'hFA0A;
defparam \cpu|comb_947|F[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [7]),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \cpu|select_control_RB[6]~21 (
// Equation(s):
// \cpu|select_control_RB[6]~21_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~21 .lut_mask = 16'hAA00;
defparam \cpu|select_control_RB[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \cpu|select_control_RA[7]~29 (
// Equation(s):
// \cpu|select_control_RA[7]~29_combout  = (\cpu|select_control_RA[3]~21_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]) # ((\cpu|select_control_RB[6]~21_combout  & \cpu|select_control_RA[3]~20_combout )))) # 
// (!\cpu|select_control_RA[3]~21_combout  & (\cpu|select_control_RB[6]~21_combout  & (\cpu|select_control_RA[3]~20_combout )))

	.dataa(\cpu|select_control_RA[3]~21_combout ),
	.datab(\cpu|select_control_RB[6]~21_combout ),
	.datac(\cpu|select_control_RA[3]~20_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[7]~29 .lut_mask = 16'hEAC0;
defparam \cpu|select_control_RA[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \cpu|select_control_RA[7]~31 (
// Equation(s):
// \cpu|select_control_RA[7]~31_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[7]~31 .lut_mask = 16'h8000;
defparam \cpu|select_control_RA[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \cpu|select_control_RA[7]~30 (
// Equation(s):
// \cpu|select_control_RA[7]~30_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[7]~30 .lut_mask = 16'h0080;
defparam \cpu|select_control_RA[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \cpu|select_control_RA[7]~32 (
// Equation(s):
// \cpu|select_control_RA[7]~32_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[7]~29_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (((\cpu|select_control_RA[7]~31_combout ) # 
// (\cpu|select_control_RA[7]~30_combout ))))

	.dataa(\cpu|select_control_RA[7]~29_combout ),
	.datab(\cpu|select_control_RA[7]~31_combout ),
	.datac(\cpu|select_control_RA[7]~30_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[7]~32 .lut_mask = 16'hAAFC;
defparam \cpu|select_control_RA[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \cpu|select_RA|Q[8]~31 (
// Equation(s):
// \cpu|select_RA|Q[8]~31_combout  = (\cpu|select_control_RA[7]~32_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[6]~36_combout )))) # 
// (!\cpu|select_control_RA[7]~32_combout  & (((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[6]~36_combout ))))

	.dataa(\cpu|select_control_RA[7]~32_combout ),
	.datab(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[6]~36_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~31 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \cpu|select_RA|Q[8]~29 (
// Equation(s):
// \cpu|select_RA|Q[8]~29_combout  = (\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[3]~25_combout ) # ((\cpu|select_control_RA[4]~19_combout  & \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RA[4]~19_combout  & (\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[4]~19_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[3]~25_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~29 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \cpu|select_RA|Q[8]~28 (
// Equation(s):
// \cpu|select_RA|Q[8]~28_combout  = (\cpu|select_control_RA[1]~11_combout  & ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[2]~15_combout )))) # 
// (!\cpu|select_control_RA[1]~11_combout  & (((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[2]~15_combout ))))

	.dataa(\cpu|select_control_RA[1]~11_combout ),
	.datab(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~28 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \cpu|select_RA|Q~30 (
// Equation(s):
// \cpu|select_RA|Q~30_combout  = (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & ((\cpu|select_control_RA[5]~26_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// (\cpu|select_control_RA[5]~28_combout ))))

	.dataa(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[5]~28_combout ),
	.datac(\cpu|select_control_RA[5]~26_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~30 .lut_mask = 16'hA088;
defparam \cpu|select_RA|Q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \cpu|select_RA|Q[8] (
// Equation(s):
// \cpu|select_RA|Q [8] = (\cpu|select_RA|Q[8]~31_combout ) # ((\cpu|select_RA|Q[8]~29_combout ) # ((\cpu|select_RA|Q[8]~28_combout ) # (\cpu|select_RA|Q~30_combout )))

	.dataa(\cpu|select_RA|Q[8]~31_combout ),
	.datab(\cpu|select_RA|Q[8]~29_combout ),
	.datac(\cpu|select_RA|Q[8]~28_combout ),
	.datad(\cpu|select_RA|Q~30_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8] .lut_mask = 16'hFFFE;
defparam \cpu|select_RA|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \cpu|select_A|Q[8]~21 (
// Equation(s):
// \cpu|select_A|Q[8]~21_combout  = (\cpu|select_A|three_two_translator|15~2_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [8]) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|three_two_translator|15~5_combout )))) 
// # (!\cpu|select_A|three_two_translator|15~2_combout  & (((\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|three_two_translator|15~5_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_A|three_two_translator|15~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8]~21 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \cpu|select_A|Q[8]~23 (
// Equation(s):
// \cpu|select_A|Q[8]~23_combout  = (\cpu|select_A|Q[8]~22_combout ) # ((\cpu|select_A|Q[8]~21_combout ) # ((\cpu|select_RA|Q [8] & \cpu|select_A|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_A|Q[8]~22_combout ),
	.datab(\cpu|select_RA|Q [8]),
	.datac(\cpu|select_A|three_two_translator|15~4_combout ),
	.datad(\cpu|select_A|Q[8]~21_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8]~23 .lut_mask = 16'hFFEA;
defparam \cpu|select_A|Q[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \cpu|select_A|Q[8] (
// Equation(s):
// \cpu|select_A|Q [8] = (\cpu|select_A|Q[8]~23_combout ) # ((\cpu|select_RB|Q [8] & \cpu|select_A|three_two_translator|15~3_combout ))

	.dataa(\cpu|select_A|Q[8]~23_combout ),
	.datab(gnd),
	.datac(\cpu|select_RB|Q [8]),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8] .lut_mask = 16'hFAAA;
defparam \cpu|select_A|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \cpu|comb_947|Mux8~4 (
// Equation(s):
// \cpu|comb_947|Mux8~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q [8] & ((\cpu|select_A|Q [8]) # (\cpu|comb_947|Mux11~1_combout ))) # (!\cpu|select_B|Q [8] & (\cpu|select_A|Q [8] & \cpu|comb_947|Mux11~1_combout 
// )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Mux11~1_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|comb_947|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~4 .lut_mask = 16'hFD80;
defparam \cpu|comb_947|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \cpu|comb_947|Mux8~5 (
// Equation(s):
// \cpu|comb_947|Mux8~5_combout  = (\cpu|comb_947|Mux8~4_combout  & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (\cpu|select_B|Q [9])))) # (!\cpu|comb_947|Mux8~4_combout  & (\cpu|select_B|Q[7]~27_combout  & 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|comb_947|Mux8~4_combout ),
	.datab(\cpu|select_B|Q[7]~27_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~5 .lut_mask = 16'hAEA4;
defparam \cpu|comb_947|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[0].unit|add|S~0_combout  = \cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S~combout  $ (\cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2_combout )

	.dataa(gnd),
	.datab(\cpu|comb_947|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_947|comb_22|union[8].row|union[0].unit|comb~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[0].unit|add|S~0 .lut_mask = 16'h3C3C;
defparam \cpu|comb_947|comb_22|union[8].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \cpu|comb_947|Mux8~6 (
// Equation(s):
// \cpu|comb_947|Mux8~6_combout  = (\cpu|comb_947|Mux11~0_combout  & (\cpu|comb_947|Mux11~2_combout )) # (!\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux11~2_combout  & (\cpu|comb_947|Mux8~5_combout )) # (!\cpu|comb_947|Mux11~2_combout  & 
// ((\cpu|comb_947|comb_22|union[8].row|union[0].unit|add|S~0_combout )))))

	.dataa(\cpu|comb_947|Mux11~0_combout ),
	.datab(\cpu|comb_947|Mux11~2_combout ),
	.datac(\cpu|comb_947|Mux8~5_combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~6 .lut_mask = 16'hD9C8;
defparam \cpu|comb_947|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \cpu|comb_947|Mux8~7 (
// Equation(s):
// \cpu|comb_947|Mux8~7_combout  = (\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux8~6_combout  & ((\cpu|select_A|Q [9]))) # (!\cpu|comb_947|Mux8~6_combout  & (\cpu|select_A|Q[7]~27_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & 
// (\cpu|comb_947|Mux8~6_combout ))

	.dataa(\cpu|comb_947|Mux11~0_combout ),
	.datab(\cpu|comb_947|Mux8~6_combout ),
	.datac(\cpu|select_A|Q[7]~27_combout ),
	.datad(\cpu|select_A|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~7 .lut_mask = 16'hEC64;
defparam \cpu|comb_947|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \cpu|comb_947|Mux8~0 (
// Equation(s):
// \cpu|comb_947|Mux8~0_combout  = (\cpu|select_A|Q[8]~23_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_RB|Q [8] & \cpu|select_A|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_A|Q[8]~23_combout ),
	.datab(\cpu|select_RB|Q [8]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~0 .lut_mask = 16'hFEFA;
defparam \cpu|comb_947|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \cpu|comb_947|Mux8~1 (
// Equation(s):
// \cpu|comb_947|Mux8~1_combout  = (\cpu|comb_947|Mux11~6_combout  & (\cpu|select_A|Q[0]~62_combout  & (\cpu|comb_947|Mux11~5_combout ))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux8~0_combout ) # (!\cpu|comb_947|Mux11~5_combout ))))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|select_A|Q[0]~62_combout ),
	.datac(\cpu|comb_947|Mux11~5_combout ),
	.datad(\cpu|comb_947|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~1 .lut_mask = 16'h85D5;
defparam \cpu|comb_947|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \cpu|comb_947|Mux8~2 (
// Equation(s):
// \cpu|comb_947|Mux8~2_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q [8] $ (((\cpu|select_A|Q [8]) # (!\cpu|comb_947|Mux8~1_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (((\cpu|comb_947|Mux8~1_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|comb_947|Mux1~1_combout ),
	.datad(\cpu|comb_947|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~2 .lut_mask = 16'h6F50;
defparam \cpu|comb_947|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \cpu|comb_947|Mux8~3 (
// Equation(s):
// \cpu|comb_947|Mux8~3_combout  = (\cpu|comb_947|Mux4~1_combout  & (((\cpu|comb_947|Mux4~2_combout )))) # (!\cpu|comb_947|Mux4~1_combout  & ((\cpu|comb_947|Mux4~2_combout  & (\cpu|select_B|Q [8])) # (!\cpu|comb_947|Mux4~2_combout  & 
// ((\cpu|comb_947|Add0~65_combout )))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_947|Mux4~1_combout ),
	.datac(\cpu|comb_947|Mux4~2_combout ),
	.datad(\cpu|comb_947|Add0~65_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~3 .lut_mask = 16'hE3E0;
defparam \cpu|comb_947|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \cpu|comb_947|Mux8~8 (
// Equation(s):
// \cpu|comb_947|Mux8~8_combout  = (\cpu|comb_947|Mux8~3_combout  & ((\cpu|comb_947|Mux8~7_combout ) # ((!\cpu|comb_947|Mux4~1_combout )))) # (!\cpu|comb_947|Mux8~3_combout  & (((\cpu|comb_947|Mux8~2_combout  & \cpu|comb_947|Mux4~1_combout ))))

	.dataa(\cpu|comb_947|Mux8~7_combout ),
	.datab(\cpu|comb_947|Mux8~2_combout ),
	.datac(\cpu|comb_947|Mux8~3_combout ),
	.datad(\cpu|comb_947|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~8 .lut_mask = 16'hACF0;
defparam \cpu|comb_947|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \cpu|comb_947|Mux8~9 (
// Equation(s):
// \cpu|comb_947|Mux8~9_combout  = (!\cpu|comb_947|Mux4~3_combout  & ((\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Add6~16_combout )) # (!\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Mux8~8_combout )))))

	.dataa(\cpu|comb_947|Add6~16_combout ),
	.datab(\cpu|comb_947|Mux4~3_combout ),
	.datac(\cpu|comb_947|Mux11~7_combout ),
	.datad(\cpu|comb_947|Mux8~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~9 .lut_mask = 16'h2320;
defparam \cpu|comb_947|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \cpu|comb_947|Mux8~10 (
// Equation(s):
// \cpu|comb_947|Mux8~10_combout  = (\cpu|comb_947|Mux8~9_combout ) # ((\cpu|select_A|Q [8] & \cpu|comb_947|Mux4~3_combout ))

	.dataa(gnd),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|comb_947|Mux8~9_combout ),
	.datad(\cpu|comb_947|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux8~10 .lut_mask = 16'hFCF0;
defparam \cpu|comb_947|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \cpu|comb_947|F[8] (
// Equation(s):
// \cpu|comb_947|F [8] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [8]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux8~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux8~10_combout ),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [8]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [8]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[8] .lut_mask = 16'hFC0C;
defparam \cpu|comb_947|F[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [8]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \cpu|select_B|Q[8]~22 (
// Equation(s):
// \cpu|select_B|Q[8]~22_combout  = (\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_B|three_two_translator|15~1_combout ) # ((\cpu|select_B|three_two_translator|15~0_combout  & \cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[8]~22 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \cpu|select_B|Q[8]~21 (
// Equation(s):
// \cpu|select_B|Q[8]~21_combout  = (\cpu|select_B|three_two_translator|15~3_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [8]) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_B|three_two_translator|15~5_combout )))) 
// # (!\cpu|select_B|three_two_translator|15~3_combout  & (((\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_B|three_two_translator|15~5_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|three_two_translator|15~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[8]~21 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \cpu|select_B|Q[8]~23 (
// Equation(s):
// \cpu|select_B|Q[8]~23_combout  = (\cpu|select_B|Q[8]~22_combout ) # ((\cpu|select_B|Q[8]~21_combout ) # ((\cpu|select_RA|Q [8] & \cpu|select_B|three_two_translator|15~4_combout )))

	.dataa(\cpu|select_B|Q[8]~22_combout ),
	.datab(\cpu|select_RA|Q [8]),
	.datac(\cpu|select_B|three_two_translator|15~4_combout ),
	.datad(\cpu|select_B|Q[8]~21_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[8]~23 .lut_mask = 16'hFFEA;
defparam \cpu|select_B|Q[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \cpu|select_B|Q[8] (
// Equation(s):
// \cpu|select_B|Q [8] = (\cpu|select_B|Q[8]~23_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [8]))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[8]~23_combout ),
	.datad(\cpu|select_RB|Q [8]),
	.cin(gnd),
	.combout(\cpu|select_B|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[8] .lut_mask = 16'hFAF0;
defparam \cpu|select_B|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \cpu|comb_947|Add0~9 (
// Equation(s):
// \cpu|comb_947|Add0~9_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q [8])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|Equal1~10_combout )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\cpu|comb_947|Equal1~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~9 .lut_mask = 16'hBB88;
defparam \cpu|comb_947|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \cpu|comb_947|Add0~8 (
// Equation(s):
// \cpu|comb_947|Add0~8_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((!\cpu|select_B|Q[0]~61_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_947|Add6~0_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_947|Add6~0_combout ),
	.datac(\cpu|select_B|Q[0]~61_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~8 .lut_mask = 16'h0FCC;
defparam \cpu|comb_947|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \cpu|comb_947|Add0~7 (
// Equation(s):
// \cpu|comb_947|Add0~7_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((!\cpu|comb_947|Equal1~10_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_947|LessThan3~30_combout ))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|comb_947|LessThan3~30_combout ),
	.datad(\cpu|comb_947|Equal1~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~7 .lut_mask = 16'h30FC;
defparam \cpu|comb_947|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \cpu|comb_947|Mux16~0 (
// Equation(s):
// \cpu|comb_947|Mux16~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (((\cpu|comb_947|Add0~7_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|comb_947|Add0~8_combout  & ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|comb_947|Add0~8_combout ),
	.datac(\cpu|comb_947|Add0~7_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~0 .lut_mask = 16'hAAE4;
defparam \cpu|comb_947|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \cpu|comb_947|Add0~6 (
// Equation(s):
// \cpu|comb_947|Add0~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_947|LessThan2~30_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (!\cpu|select_A|Q[0]~62_combout ))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[0]~62_combout ),
	.datac(\cpu|comb_947|LessThan2~30_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~6 .lut_mask = 16'hF033;
defparam \cpu|comb_947|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \cpu|comb_947|Mux16~1 (
// Equation(s):
// \cpu|comb_947|Mux16~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|comb_947|Mux16~0_combout  & (\cpu|comb_947|Add0~9_combout )) # (!\cpu|comb_947|Mux16~0_combout  & ((\cpu|comb_947|Add0~6_combout ))))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (((\cpu|comb_947|Mux16~0_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|comb_947|Add0~9_combout ),
	.datac(\cpu|comb_947|Mux16~0_combout ),
	.datad(\cpu|comb_947|Add0~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~1 .lut_mask = 16'hDAD0;
defparam \cpu|comb_947|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \cpu|comb_947|Mux16~12 (
// Equation(s):
// \cpu|comb_947|Mux16~12_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|comb_947|jumpTag~q  & ((\cpu|comb_947|Add6~0_combout ))) # (!\cpu|comb_947|jumpTag~q  & (\cpu|select_A|Q[0]~62_combout ))))

	.dataa(\cpu|comb_947|jumpTag~q ),
	.datab(\cpu|select_A|Q[0]~62_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|comb_947|Add6~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~12 .lut_mask = 16'hE040;
defparam \cpu|comb_947|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \cpu|comb_947|Mux16~13 (
// Equation(s):
// \cpu|comb_947|Mux16~13_combout  = (\cpu|comb_947|Mux16~11_combout  & ((\cpu|comb_947|Mux16~12_combout ) # ((\cpu|select_B|Q[0]~61_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|comb_947|Mux16~11_combout ),
	.datab(\cpu|select_B|Q[0]~61_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|comb_947|Mux16~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~13 .lut_mask = 16'hAA08;
defparam \cpu|comb_947|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \cpu|comb_947|Mux16~7 (
// Equation(s):
// \cpu|comb_947|Mux16~7_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_947|Add6~0_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_A|Q[0]~62_combout )))))

	.dataa(\cpu|comb_947|Add6~0_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_A|Q[0]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~7 .lut_mask = 16'hE3E0;
defparam \cpu|comb_947|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \cpu|comb_947|Mux16~8 (
// Equation(s):
// \cpu|comb_947|Mux16~8_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|comb_947|Mux16~7_combout  & (\cpu|comb_947|Add0~18_combout )) # (!\cpu|comb_947|Mux16~7_combout  & ((\cpu|select_B|Q[0]~61_combout ))))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (((\cpu|comb_947|Mux16~7_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|comb_947|Add0~18_combout ),
	.datac(\cpu|select_B|Q[0]~61_combout ),
	.datad(\cpu|comb_947|Mux16~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~8 .lut_mask = 16'hDDA0;
defparam \cpu|comb_947|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \cpu|comb_947|Mux16~9 (
// Equation(s):
// \cpu|comb_947|Mux16~9_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|comb_947|Add0~18_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|comb_947|Mux16~8_combout )))

	.dataa(gnd),
	.datab(\cpu|comb_947|Add0~18_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|comb_947|Mux16~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~9 .lut_mask = 16'hCFC0;
defparam \cpu|comb_947|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \cpu|comb_947|Mux16~4 (
// Equation(s):
// \cpu|comb_947|Mux16~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~4 .lut_mask = 16'hFA5A;
defparam \cpu|comb_947|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \cpu|comb_947|Mux16~3 (
// Equation(s):
// \cpu|comb_947|Mux16~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~3 .lut_mask = 16'hA5A0;
defparam \cpu|comb_947|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \cpu|comb_947|Mux16~5 (
// Equation(s):
// \cpu|comb_947|Mux16~5_combout  = (\cpu|select_A|Q[0]~62_combout  & ((\cpu|comb_947|Mux16~4_combout ) # ((\cpu|comb_947|Mux16~3_combout  & \cpu|select_B|Q[0]~61_combout )))) # (!\cpu|select_A|Q[0]~62_combout  & (\cpu|comb_947|Mux16~4_combout  & 
// ((\cpu|select_B|Q[0]~61_combout ) # (!\cpu|comb_947|Mux16~3_combout ))))

	.dataa(\cpu|select_A|Q[0]~62_combout ),
	.datab(\cpu|comb_947|Mux16~4_combout ),
	.datac(\cpu|comb_947|Mux16~3_combout ),
	.datad(\cpu|select_B|Q[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~5 .lut_mask = 16'hEC8C;
defparam \cpu|comb_947|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \cpu|comb_947|Mux16~2 (
// Equation(s):
// \cpu|comb_947|Mux16~2_combout  = (\cpu|comb_947|shift_direction~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|select_B|Q[1]~56_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|select_A|Q[1]~57_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_A|Q[1]~57_combout ),
	.datac(\cpu|comb_947|shift_direction~combout ),
	.datad(\cpu|select_B|Q[1]~56_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~2 .lut_mask = 16'hE040;
defparam \cpu|comb_947|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \cpu|comb_947|Mux16~6 (
// Equation(s):
// \cpu|comb_947|Mux16~6_combout  = (\cpu|comb_947|Mux16~5_combout  & (((\cpu|comb_947|Mux16~3_combout ) # (\cpu|comb_947|Mux16~2_combout )))) # (!\cpu|comb_947|Mux16~5_combout  & (\cpu|comb_947|Add0~18_combout  & (!\cpu|comb_947|Mux16~3_combout )))

	.dataa(\cpu|comb_947|Mux16~5_combout ),
	.datab(\cpu|comb_947|Add0~18_combout ),
	.datac(\cpu|comb_947|Mux16~3_combout ),
	.datad(\cpu|comb_947|Mux16~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~6 .lut_mask = 16'hAEA4;
defparam \cpu|comb_947|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \cpu|comb_947|Mux16~10 (
// Equation(s):
// \cpu|comb_947|Mux16~10_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (((\cpu|comb_947|Mux16~6_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [26])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & 
// (\cpu|comb_947|Mux16~9_combout  & ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\cpu|comb_947|Mux16~9_combout ),
	.datab(\cpu|comb_947|Mux16~6_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~10 .lut_mask = 16'hF0CA;
defparam \cpu|comb_947|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \cpu|comb_947|Mux16~14 (
// Equation(s):
// \cpu|comb_947|Mux16~14_combout  = (\cpu|comb_947|Mux16~10_combout  & (((\cpu|comb_947|Mux16~13_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26])))) # (!\cpu|comb_947|Mux16~10_combout  & (\cpu|comb_947|Mux16~1_combout  & 
// ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\cpu|comb_947|Mux16~1_combout ),
	.datab(\cpu|comb_947|Mux16~13_combout ),
	.datac(\cpu|comb_947|Mux16~10_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux16~14 .lut_mask = 16'hCAF0;
defparam \cpu|comb_947|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \cpu|comb_947|F[0] (
// Equation(s):
// \cpu|comb_947|F [0] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [0]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux16~14_combout ))

	.dataa(\cpu|comb_947|Mux16~14_combout ),
	.datab(gnd),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [0]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [0]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[0] .lut_mask = 16'hFA0A;
defparam \cpu|comb_947|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|comb_947|F [0]),
	.asdata(vcc),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hF5A0;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFA50;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFA50;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFA50;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFA50;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE04;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hAACC;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hFA0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hFA02;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hECEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h0F73;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \cpu|select_A|Q[1]~55 (
// Equation(s):
// \cpu|select_A|Q[1]~55_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|select_A|Q[0]~38_combout  & ((\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ))) # (!\cpu|select_A|Q[0]~38_combout  & 
// (\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\cpu|select_A|three_two_translator|15~6_combout  & (((\cpu|select_A|Q[0]~38_combout ))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_A|Q[0]~38_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~55 .lut_mask = 16'hF388;
defparam \cpu|select_A|Q[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \cpu|select_A|Q[1]~56 (
// Equation(s):
// \cpu|select_A|Q[1]~56_combout  = (\cpu|select_A|Q[1]~55_combout  & ((\cpu|select_RB|Q [1]) # ((\cpu|select_A|three_two_translator|15~6_combout )))) # (!\cpu|select_A|Q[1]~55_combout  & (((!\cpu|select_A|three_two_translator|15~6_combout  & 
// \cpu|select_RA|Q [1]))))

	.dataa(\cpu|select_A|Q[1]~55_combout ),
	.datab(\cpu|select_RB|Q [1]),
	.datac(\cpu|select_A|three_two_translator|15~6_combout ),
	.datad(\cpu|select_RA|Q [1]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~56 .lut_mask = 16'hADA8;
defparam \cpu|select_A|Q[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \cpu|select_A|Q[1]~54 (
// Equation(s):
// \cpu|select_A|Q[1]~54_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~54 .lut_mask = 16'h8000;
defparam \cpu|select_A|Q[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \cpu|select_A|Q[1]~57 (
// Equation(s):
// \cpu|select_A|Q[1]~57_combout  = (\cpu|select_A|Q[1]~53_combout ) # ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[0]~41_combout  & \cpu|select_A|Q[1]~56_combout )))

	.dataa(\cpu|select_A|Q[0]~41_combout ),
	.datab(\cpu|select_A|Q[1]~53_combout ),
	.datac(\cpu|select_A|Q[1]~56_combout ),
	.datad(\cpu|select_A|Q[1]~54_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~57 .lut_mask = 16'hFFEC;
defparam \cpu|select_A|Q[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \cpu|comb_947|Mux15~0 (
// Equation(s):
// \cpu|comb_947|Mux15~0_combout  = (\cpu|comb_947|Mux11~0_combout  & (((\cpu|comb_947|Add6~2_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux1~0_combout  & ((\cpu|comb_947|Add6~2_combout ))) # (!\cpu|comb_947|Mux1~0_combout  & 
// (\cpu|select_A|Q[1]~57_combout ))))

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(\cpu|comb_947|Mux11~0_combout ),
	.datac(\cpu|comb_947|Add6~2_combout ),
	.datad(\cpu|comb_947|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~0 .lut_mask = 16'hF0E2;
defparam \cpu|comb_947|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \cpu|comb_947|Mux15~5 (
// Equation(s):
// \cpu|comb_947|Mux15~5_combout  = (\cpu|select_A|Q[1]~57_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(gnd),
	.datab(\cpu|select_A|Q[1]~57_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~5 .lut_mask = 16'hFCFC;
defparam \cpu|comb_947|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \cpu|comb_947|Mux15~6 (
// Equation(s):
// \cpu|comb_947|Mux15~6_combout  = (\cpu|comb_947|Mux11~6_combout  & (((\cpu|comb_947|Mux11~5_combout  & \cpu|select_B|Q [9])))) # (!\cpu|comb_947|Mux11~6_combout  & (((!\cpu|comb_947|Mux11~5_combout )) # (!\cpu|comb_947|Mux15~5_combout )))

	.dataa(\cpu|comb_947|Mux11~6_combout ),
	.datab(\cpu|comb_947|Mux15~5_combout ),
	.datac(\cpu|comb_947|Mux11~5_combout ),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~6 .lut_mask = 16'hB515;
defparam \cpu|comb_947|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \cpu|comb_947|Mux15~7 (
// Equation(s):
// \cpu|comb_947|Mux15~7_combout  = (\cpu|comb_947|Mux1~1_combout  & (\cpu|select_B|Q[1]~56_combout  $ (((\cpu|select_A|Q[1]~57_combout ) # (!\cpu|comb_947|Mux15~6_combout ))))) # (!\cpu|comb_947|Mux1~1_combout  & (((\cpu|comb_947|Mux15~6_combout ))))

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(\cpu|comb_947|Mux15~6_combout ),
	.datac(\cpu|select_B|Q[1]~56_combout ),
	.datad(\cpu|comb_947|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~7 .lut_mask = 16'h4BCC;
defparam \cpu|comb_947|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \cpu|comb_947|Mux15~8 (
// Equation(s):
// \cpu|comb_947|Mux15~8_combout  = (\cpu|comb_947|Mux11~3_combout  & (((\cpu|comb_947|Mux11~4_combout )))) # (!\cpu|comb_947|Mux11~3_combout  & ((\cpu|comb_947|Mux11~4_combout  & ((\cpu|select_B|Q[1]~56_combout ))) # (!\cpu|comb_947|Mux11~4_combout  & 
// (\cpu|comb_947|Mux15~7_combout ))))

	.dataa(\cpu|comb_947|Mux15~7_combout ),
	.datab(\cpu|comb_947|Mux11~3_combout ),
	.datac(\cpu|select_B|Q[1]~56_combout ),
	.datad(\cpu|comb_947|Mux11~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~8 .lut_mask = 16'hFC22;
defparam \cpu|comb_947|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \cpu|comb_947|F~0 (
// Equation(s):
// \cpu|comb_947|F~0_combout  = (\cpu|select_A|Q[1]~57_combout ) # (\cpu|select_B|Q[1]~56_combout )

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[1]~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F~0 .lut_mask = 16'hFAFA;
defparam \cpu|comb_947|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \cpu|comb_947|Mux15~1 (
// Equation(s):
// \cpu|comb_947|Mux15~1_combout  = (\cpu|comb_947|Mux11~1_combout  & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|comb_947|Mux11~1_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q[0]~61_combout ))))

	.dataa(\cpu|comb_947|Mux11~1_combout ),
	.datab(\cpu|select_B|Q[0]~61_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|comb_22|union[1].row|union[1].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~1 .lut_mask = 16'hF4A4;
defparam \cpu|comb_947|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \cpu|comb_947|Mux15~2 (
// Equation(s):
// \cpu|comb_947|Mux15~2_combout  = (\cpu|comb_947|Mux11~1_combout  & ((\cpu|comb_947|Mux15~1_combout  & (\cpu|comb_947|F~0_combout )) # (!\cpu|comb_947|Mux15~1_combout  & ((\cpu|select_B|Q[2]~51_combout ))))) # (!\cpu|comb_947|Mux11~1_combout  & 
// (((\cpu|comb_947|Mux15~1_combout ))))

	.dataa(\cpu|comb_947|Mux11~1_combout ),
	.datab(\cpu|comb_947|F~0_combout ),
	.datac(\cpu|select_B|Q[2]~51_combout ),
	.datad(\cpu|comb_947|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~2 .lut_mask = 16'hDDA0;
defparam \cpu|comb_947|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[0].unit|add|S~0_combout  = (\cpu|select_A|Q[1]~57_combout  & (\cpu|select_B|Q[0]~61_combout  $ (((\cpu|select_B|Q[1]~56_combout  & \cpu|select_A|Q[0]~62_combout ))))) # (!\cpu|select_A|Q[1]~57_combout  & 
// (\cpu|select_B|Q[1]~56_combout  & ((\cpu|select_A|Q[0]~62_combout ))))

	.dataa(\cpu|select_A|Q[1]~57_combout ),
	.datab(\cpu|select_B|Q[1]~56_combout ),
	.datac(\cpu|select_B|Q[0]~61_combout ),
	.datad(\cpu|select_A|Q[0]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[0].unit|add|S~0 .lut_mask = 16'h6CA0;
defparam \cpu|comb_947|comb_22|union[1].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \cpu|comb_947|Mux15~3 (
// Equation(s):
// \cpu|comb_947|Mux15~3_combout  = (\cpu|comb_947|Mux11~0_combout  & ((\cpu|comb_947|Mux11~2_combout ) # ((\cpu|select_A|Q[0]~62_combout )))) # (!\cpu|comb_947|Mux11~0_combout  & (!\cpu|comb_947|Mux11~2_combout  & 
// (\cpu|comb_947|comb_22|union[1].row|union[0].unit|add|S~0_combout )))

	.dataa(\cpu|comb_947|Mux11~0_combout ),
	.datab(\cpu|comb_947|Mux11~2_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[0].unit|add|S~0_combout ),
	.datad(\cpu|select_A|Q[0]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~3 .lut_mask = 16'hBA98;
defparam \cpu|comb_947|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \cpu|comb_947|Mux15~4 (
// Equation(s):
// \cpu|comb_947|Mux15~4_combout  = (\cpu|comb_947|Mux11~2_combout  & ((\cpu|comb_947|Mux15~3_combout  & ((\cpu|select_A|Q[2]~52_combout ))) # (!\cpu|comb_947|Mux15~3_combout  & (\cpu|comb_947|Mux15~2_combout )))) # (!\cpu|comb_947|Mux11~2_combout  & 
// (((\cpu|comb_947|Mux15~3_combout ))))

	.dataa(\cpu|comb_947|Mux15~2_combout ),
	.datab(\cpu|select_A|Q[2]~52_combout ),
	.datac(\cpu|comb_947|Mux11~2_combout ),
	.datad(\cpu|comb_947|Mux15~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~4 .lut_mask = 16'hCFA0;
defparam \cpu|comb_947|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \cpu|comb_947|Mux15~9 (
// Equation(s):
// \cpu|comb_947|Mux15~9_combout  = (\cpu|comb_947|Mux15~8_combout  & ((\cpu|comb_947|Add0~25_combout ) # ((!\cpu|comb_947|Mux11~3_combout )))) # (!\cpu|comb_947|Mux15~8_combout  & (((\cpu|comb_947|Mux11~3_combout  & \cpu|comb_947|Mux15~4_combout ))))

	.dataa(\cpu|comb_947|Mux15~8_combout ),
	.datab(\cpu|comb_947|Add0~25_combout ),
	.datac(\cpu|comb_947|Mux11~3_combout ),
	.datad(\cpu|comb_947|Mux15~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~9 .lut_mask = 16'hDA8A;
defparam \cpu|comb_947|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \cpu|comb_947|Mux15~10 (
// Equation(s):
// \cpu|comb_947|Mux15~10_combout  = (\cpu|comb_947|Mux11~7_combout  & (\cpu|comb_947|Mux15~0_combout )) # (!\cpu|comb_947|Mux11~7_combout  & ((\cpu|comb_947|Mux15~9_combout )))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux11~7_combout ),
	.datac(\cpu|comb_947|Mux15~0_combout ),
	.datad(\cpu|comb_947|Mux15~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux15~10 .lut_mask = 16'hF3C0;
defparam \cpu|comb_947|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \cpu|comb_947|F[1] (
// Equation(s):
// \cpu|comb_947|F [1] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [1]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux15~10_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_947|Mux15~10_combout ),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [1]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [1]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[1] .lut_mask = 16'hFC0C;
defparam \cpu|comb_947|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_947|F [1]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \cpu|select_B|Q[1]~53 (
// Equation(s):
// \cpu|select_B|Q[1]~53_combout  = (\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~53 .lut_mask = 16'h8000;
defparam \cpu|select_B|Q[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \cpu|select_B|Q[1]~52 (
// Equation(s):
// \cpu|select_B|Q[1]~52_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] 
// & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~52 .lut_mask = 16'h6200;
defparam \cpu|select_B|Q[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \cpu|select_B|Q[1]~56 (
// Equation(s):
// \cpu|select_B|Q[1]~56_combout  = (\cpu|select_B|Q[1]~53_combout ) # ((\cpu|select_B|Q[1]~52_combout ) # ((\cpu|select_B|Q[1]~55_combout  & \cpu|select_B|Q[2]~50_combout )))

	.dataa(\cpu|select_B|Q[1]~53_combout ),
	.datab(\cpu|select_B|Q[1]~55_combout ),
	.datac(\cpu|select_B|Q[1]~52_combout ),
	.datad(\cpu|select_B|Q[2]~50_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~56 .lut_mask = 16'hFEFA;
defparam \cpu|select_B|Q[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0_combout  & ((\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[1]~56_combout  & 
// \cpu|select_A|Q [13])))) # (!\cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0_combout  & (\cpu|select_B|Q[1]~56_combout  & (\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0_combout  & \cpu|select_A|Q [13])))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|comb_947|comb_22|union[0].row|union[14].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[12].unit|add|C4~0_combout ),
	.datad(\cpu|select_A|Q [13]),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[13].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~41_combout  & 
// \cpu|select_A|Q [10])))) # (!\cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~41_combout  & (\cpu|select_A|Q [10] & \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[9].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[11].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[4].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[12]~11_combout  & 
// \cpu|select_B|Q[2]~51_combout )))) # (!\cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S~combout  & (\cpu|select_A|Q[12]~11_combout  & (\cpu|select_B|Q[2]~51_combout  & \cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[13].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[2].row|union[11].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[2].row|union[12].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[2].row|union[12].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[3]~45_combout  & 
// \cpu|select_A|Q[11]~14_combout )))) # (!\cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S~combout  & (\cpu|select_B|Q[3]~45_combout  & (\cpu|select_A|Q[11]~14_combout  & \cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[12].unit|add|S~combout ),
	.datac(\cpu|select_A|Q[11]~14_combout ),
	.datad(\cpu|comb_947|comb_22|union[3].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[3].row|union[11].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[3].row|union[11].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[5]~35_combout )))) # (!\cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S~combout  & (\cpu|select_A|Q [9] & (\cpu|select_B|Q[5]~35_combout  & \cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[10].unit|add|S~combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|select_B|Q[5]~35_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[5].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~5 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~5_combout  = \cpu|comb_947|comb_22|union[4].row|union[10].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[2].row|union[12].unit|add|C4~0_combout  $ 
// (\cpu|comb_947|comb_22|union[3].row|union[11].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[5].row|union[9].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[4].row|union[10].unit|add|C4~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[2].row|union[12].unit|add|C4~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[3].row|union[11].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[9].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~5 .lut_mask = 16'h6996;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S~combout ) # ((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[5]~35_combout )))) # (!\cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0_combout  & (\cpu|select_B|Q [9] & (\cpu|select_A|Q[5]~35_combout  & \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[4].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|select_A|Q[5]~35_combout ),
	.datad(\cpu|comb_947|comb_22|union[8].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[9].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S~combout ) # ((\cpu|select_B|Q[7]~27_combout  & 
// \cpu|select_A|Q[7]~27_combout )))) # (!\cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0_combout  & (\cpu|select_B|Q[7]~27_combout  & (\cpu|select_A|Q[7]~27_combout  & \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|comb_947|comb_22|union[7].row|union[6].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[7]~27_combout ),
	.datad(\cpu|comb_947|comb_22|union[6].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[7].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S~combout ) # ((\cpu|select_A|Q[6]~31_combout  & 
// \cpu|select_B|Q [8])))) # (!\cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0_combout  & (\cpu|select_A|Q[6]~31_combout  & (\cpu|select_B|Q [8] & \cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S~combout )))

	.dataa(\cpu|comb_947|comb_22|union[8].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|select_B|Q [8]),
	.datad(\cpu|comb_947|comb_22|union[7].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[8].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[8].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S~combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[6]~31_combout )))) # (!\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0_combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[6]~31_combout  & \cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_947|comb_22|union[6].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[6]~31_combout ),
	.datad(\cpu|comb_947|comb_22|union[5].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[6].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_947|comb_22|union[6].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~4 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~4_combout  = \cpu|comb_947|comb_22|union[9].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[7].row|union[7].unit|add|C4~0_combout  $ 
// (\cpu|comb_947|comb_22|union[8].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[6].row|union[8].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[5].unit|add|C4~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[7].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[8].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[6].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~4 .lut_mask = 16'h6996;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[2]~52_combout  & 
// \cpu|select_B|Q[12]~11_combout )))) # (!\cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S~combout  & (\cpu|select_A|Q[2]~52_combout  & (\cpu|select_B|Q[12]~11_combout  & \cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[2]~52_combout ),
	.datab(\cpu|select_B|Q[12]~11_combout ),
	.datac(\cpu|comb_947|comb_22|union[11].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[12].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[10].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[10].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[4]~42_combout )))) # (!\cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S~combout  & (\cpu|select_B|Q [10] & (\cpu|select_A|Q[4]~42_combout  & \cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[9].row|union[5].unit|add|S~combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|comb_947|comb_22|union[10].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[10].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[10].row|union[4].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_947|comb_22|union[10].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S~combout ) # ((\cpu|select_B|Q[11]~14_combout  & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q[11]~14_combout  & (\cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S~combout  & \cpu|select_A|Q[3]~47_combout )))

	.dataa(\cpu|select_B|Q[11]~14_combout ),
	.datab(\cpu|comb_947|comb_22|union[11].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[10].row|union[4].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[3]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[11].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_947|comb_22|union[11].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S~combout  & ((\cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0_combout ) # 
// ((\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0_combout )))) # (!\cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S~combout  & 
// (\cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0_combout  & (\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S~combout  & \cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[12].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_947|comb_22|union[13].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_947|comb_22|union[13].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[13].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~3 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~3_combout  = \cpu|comb_947|comb_22|union[12].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[10].row|union[4].unit|add|C4~0_combout  $ 
// (\cpu|comb_947|comb_22|union[11].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[13].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_947|comb_22|union[12].row|union[2].unit|add|C4~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[10].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[11].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[13].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~3 .lut_mask = 16'h6996;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~6 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~6_combout  = \cpu|comb_947|comb_22|union[1].row|union[13].unit|add|C4~0_combout  $ (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~5_combout  $ 
// (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~4_combout  $ (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~3_combout )))

	.dataa(\cpu|comb_947|comb_22|union[1].row|union[13].unit|add|C4~0_combout ),
	.datab(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~5_combout ),
	.datac(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~4_combout ),
	.datad(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~6 .lut_mask = 16'h6996;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[0].row|union[15].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[0].row|union[15].unit|comb~0_combout  = (\cpu|select_A|Q[15]~2_combout  & \cpu|select_B|Q[0]~61_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[15]~2_combout ),
	.datad(\cpu|select_B|Q[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[0].row|union[15].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[0].row|union[15].unit|comb~0 .lut_mask = 16'hF000;
defparam \cpu|comb_947|comb_22|union[0].row|union[15].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[1].row|union[14].unit|comb~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[1].row|union[14].unit|comb~0_combout  = (\cpu|select_B|Q[1]~56_combout  & ((\cpu|select_A|Q[14]~5_combout ) # ((\cpu|select_RB|Q [14] & \cpu|select_A|three_two_translator|15~3_combout ))))

	.dataa(\cpu|select_B|Q[1]~56_combout ),
	.datab(\cpu|select_A|Q[14]~5_combout ),
	.datac(\cpu|select_RB|Q [14]),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[1].row|union[14].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[1].row|union[14].unit|comb~0 .lut_mask = 16'hA888;
defparam \cpu|comb_947|comb_22|union[1].row|union[14].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~2 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~2_combout  = (\cpu|select_A|Q[6]~31_combout  & (\cpu|select_B|Q [9] $ (((\cpu|select_B|Q [10] & \cpu|select_A|Q[5]~35_combout ))))) # (!\cpu|select_A|Q[6]~31_combout  & (((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[5]~35_combout ))))

	.dataa(\cpu|select_A|Q[6]~31_combout ),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|select_B|Q [10]),
	.datad(\cpu|select_A|Q[5]~35_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~2 .lut_mask = 16'h7888;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~7 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~7_combout  = \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~6_combout  $ (\cpu|comb_947|comb_22|union[0].row|union[15].unit|comb~0_combout  $ 
// (\cpu|comb_947|comb_22|union[1].row|union[14].unit|comb~0_combout  $ (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~2_combout )))

	.dataa(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~6_combout ),
	.datab(\cpu|comb_947|comb_22|union[0].row|union[15].unit|comb~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[1].row|union[14].unit|comb~0_combout ),
	.datad(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~7 .lut_mask = 16'h6996;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~0_combout  = (\cpu|select_A|Q [10] & (\cpu|select_B|Q[5]~35_combout  $ (((\cpu|select_A|Q [9] & \cpu|select_B|Q[6]~31_combout ))))) # (!\cpu|select_A|Q [10] & (((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[6]~31_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q[5]~35_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|select_B|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~0 .lut_mask = 16'h7888;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~1 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~1_combout  = (\cpu|select_B|Q[7]~27_combout  & (\cpu|select_A|Q [8] $ (((\cpu|select_B|Q [8] & \cpu|select_A|Q[7]~27_combout ))))) # (!\cpu|select_B|Q[7]~27_combout  & (\cpu|select_B|Q [8] & 
// ((\cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|select_A|Q[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~1 .lut_mask = 16'h6CA0;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~11 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~11_combout  = (\cpu|select_B|Q[15]~2_combout  & (\cpu|select_A|Q[1]~57_combout  & (\cpu|select_B|Q[14]~5_combout ))) # (!\cpu|select_B|Q[15]~2_combout  & (\cpu|select_A|Q[0]~62_combout  $ 
// (((\cpu|select_A|Q[1]~57_combout  & \cpu|select_B|Q[14]~5_combout )))))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(\cpu|select_A|Q[1]~57_combout ),
	.datac(\cpu|select_B|Q[14]~5_combout ),
	.datad(\cpu|select_A|Q[0]~62_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~11 .lut_mask = 16'h95C0;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~9 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~9_combout  = (\cpu|select_B|Q[4]~41_combout  & (\cpu|select_A|Q[11]~14_combout  $ (((\cpu|select_A|Q[4]~42_combout  & \cpu|select_B|Q[11]~14_combout ))))) # (!\cpu|select_B|Q[4]~41_combout  & 
// (((\cpu|select_A|Q[4]~42_combout  & \cpu|select_B|Q[11]~14_combout ))))

	.dataa(\cpu|select_B|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|select_B|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~9 .lut_mask = 16'h7888;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~8 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~8_combout  = (\cpu|select_B|Q[3]~45_combout  & (\cpu|select_A|Q[12]~11_combout  $ (((\cpu|select_B|Q[2]~51_combout  & \cpu|select_A|Q [13]))))) # (!\cpu|select_B|Q[3]~45_combout  & 
// (\cpu|select_B|Q[2]~51_combout  & (\cpu|select_A|Q [13])))

	.dataa(\cpu|select_B|Q[3]~45_combout ),
	.datab(\cpu|select_B|Q[2]~51_combout ),
	.datac(\cpu|select_A|Q [13]),
	.datad(\cpu|select_A|Q[12]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~8 .lut_mask = 16'h6AC0;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~10 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~10_combout  = (\cpu|select_B|Q[12]~11_combout  & (\cpu|select_A|Q[3]~47_combout  $ (((\cpu|select_A|Q[2]~52_combout  & \cpu|select_B|Q[13]~8_combout ))))) # (!\cpu|select_B|Q[12]~11_combout  & 
// (((\cpu|select_A|Q[2]~52_combout  & \cpu|select_B|Q[13]~8_combout ))))

	.dataa(\cpu|select_B|Q[12]~11_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|select_A|Q[2]~52_combout ),
	.datad(\cpu|select_B|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~10 .lut_mask = 16'h7888;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~12 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~12_combout  = \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~11_combout  $ (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~9_combout  $ 
// (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~8_combout  $ (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~10_combout )))

	.dataa(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~11_combout ),
	.datab(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~9_combout ),
	.datac(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~8_combout ),
	.datad(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~12 .lut_mask = 16'h6996;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~13 (
// Equation(s):
// \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~13_combout  = \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~7_combout  $ (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~0_combout  $ 
// (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~1_combout  $ (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~12_combout )))

	.dataa(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~7_combout ),
	.datab(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~0_combout ),
	.datac(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~1_combout ),
	.datad(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~13 .lut_mask = 16'h6996;
defparam \cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \cpu|comb_947|Add0~97 (
// Equation(s):
// \cpu|comb_947|Add0~97_combout  = (!\cpu|comb_947|shift_direction~combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & \cpu|select_A|Q [14]))

	.dataa(\cpu|comb_947|shift_direction~combout ),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_A|Q [14]),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~97 .lut_mask = 16'h5000;
defparam \cpu|comb_947|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \cpu|comb_947|comb_22|union[14].row|union[0].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_947|comb_22|union[14].row|union[0].unit|add|C4~0_combout  = (\cpu|select_A|Q[0]~62_combout  & (\cpu|select_B|Q[14]~5_combout  & \cpu|comb_947|comb_22|union[13].row|union[1].unit|add|S~combout ))

	.dataa(\cpu|select_A|Q[0]~62_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[14]~5_combout ),
	.datad(\cpu|comb_947|comb_22|union[13].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|comb_22|union[14].row|union[0].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|comb_22|union[14].row|union[0].unit|add|C4~0 .lut_mask = 16'hA000;
defparam \cpu|comb_947|comb_22|union[14].row|union[0].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \cpu|comb_947|Add0~98 (
// Equation(s):
// \cpu|comb_947|Add0~98_combout  = (\cpu|comb_947|Add0~97_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~13_combout  $ 
// (\cpu|comb_947|comb_22|union[14].row|union[0].unit|add|C4~0_combout ))))

	.dataa(\cpu|comb_947|comb_22|union[15].row|union[0].unit|add|S~13_combout ),
	.datab(\cpu|comb_947|Add0~97_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|comb_22|union[14].row|union[0].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~98 .lut_mask = 16'hCDCE;
defparam \cpu|comb_947|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \cpu|comb_947|Add0~99 (
// Equation(s):
// \cpu|comb_947|Add0~99_combout  = (\cpu|select_B|Q[14]~5_combout  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & !\cpu|comb_947|shift_direction~combout ))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[14]~5_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|shift_direction~combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~99 .lut_mask = 16'h000C;
defparam \cpu|comb_947|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \cpu|comb_947|Add0~100 (
// Equation(s):
// \cpu|comb_947|Add0~100_combout  = (\cpu|comb_947|Add0~99_combout ) # ((\cpu|select_A|Q[15]~2_combout  & (!\cpu|select_B|Q[15]~2_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|select_A|Q[15]~2_combout ),
	.datab(\cpu|select_B|Q[15]~2_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|Add0~99_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~100 .lut_mask = 16'hFF20;
defparam \cpu|comb_947|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \cpu|comb_947|Add6~30 (
// Equation(s):
// \cpu|comb_947|Add6~30_combout  = \cpu|select_A|Q[15]~2_combout  $ (\cpu|comb_947|Add6~29  $ (!\cpu|select_B|Q[15]~2_combout ))

	.dataa(\cpu|select_A|Q[15]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_B|Q[15]~2_combout ),
	.cin(\cpu|comb_947|Add6~29 ),
	.combout(\cpu|comb_947|Add6~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add6~30 .lut_mask = 16'h5AA5;
defparam \cpu|comb_947|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \cpu|comb_947|Add0~102 (
// Equation(s):
// \cpu|comb_947|Add0~102_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Add0~11_combout  & ((\cpu|select_A|Q[15]~2_combout ))) # (!\cpu|comb_947|Add0~11_combout  & (!\cpu|select_B|Q[15]~2_combout ))))

	.dataa(\cpu|select_B|Q[15]~2_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|select_A|Q[15]~2_combout ),
	.datad(\cpu|comb_947|Add0~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~102 .lut_mask = 16'h3011;
defparam \cpu|comb_947|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \cpu|comb_947|Add0~103 (
// Equation(s):
// \cpu|comb_947|Add0~103_combout  = (\cpu|comb_947|Add0~102_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & \cpu|comb_947|Add6~30_combout ))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_947|Add6~30_combout ),
	.datad(\cpu|comb_947|Add0~102_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~103 .lut_mask = 16'hFFC0;
defparam \cpu|comb_947|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \cpu|comb_947|Add0~101 (
// Equation(s):
// \cpu|comb_947|Add0~101_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|select_B|Q[15]~2_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|select_B|Q[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~101 .lut_mask = 16'h2320;
defparam \cpu|comb_947|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \cpu|comb_947|Add0~104 (
// Equation(s):
// \cpu|comb_947|Add0~104_combout  = \cpu|comb_947|Add0~103_combout  $ (\cpu|comb_947|Add0~96  $ (!\cpu|comb_947|Add0~101_combout ))

	.dataa(\cpu|comb_947|Add0~103_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_947|Add0~101_combout ),
	.cin(\cpu|comb_947|Add0~96 ),
	.combout(\cpu|comb_947|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~104 .lut_mask = 16'h5AA5;
defparam \cpu|comb_947|Add0~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \cpu|comb_947|Add0~106 (
// Equation(s):
// \cpu|comb_947|Add0~106_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (!\cpu|comb_947|shift_direction~combout  & (\cpu|select_A|Q [14]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_947|Add0~104_combout 
// ))))

	.dataa(\cpu|comb_947|shift_direction~combout ),
	.datab(\cpu|select_A|Q [14]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|Add0~104_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~106 .lut_mask = 16'h4F40;
defparam \cpu|comb_947|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \cpu|comb_947|Mux1~4 (
// Equation(s):
// \cpu|comb_947|Mux1~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|comb_947|Add0~100_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|comb_947|Add0~106_combout )))))

	.dataa(\cpu|comb_947|Add0~100_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|comb_947|Add0~106_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~4 .lut_mask = 16'hE3E0;
defparam \cpu|comb_947|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \cpu|comb_947|Add0~107 (
// Equation(s):
// \cpu|comb_947|Add0~107_combout  = (\cpu|comb_947|Add0~99_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_A|Q[15]~2_combout ) # (!\cpu|select_B|Q[15]~2_combout ))))

	.dataa(\cpu|select_A|Q[15]~2_combout ),
	.datab(\cpu|select_B|Q[15]~2_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_947|Add0~99_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Add0~107 .lut_mask = 16'hFFB0;
defparam \cpu|comb_947|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \cpu|comb_947|Mux1~5 (
// Equation(s):
// \cpu|comb_947|Mux1~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|comb_947|Mux1~4_combout  & ((\cpu|comb_947|Add0~107_combout ))) # (!\cpu|comb_947|Mux1~4_combout  & (\cpu|comb_947|Add0~98_combout )))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (((\cpu|comb_947|Mux1~4_combout ))))

	.dataa(\cpu|comb_947|Add0~98_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|comb_947|Mux1~4_combout ),
	.datad(\cpu|comb_947|Add0~107_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~5 .lut_mask = 16'hF838;
defparam \cpu|comb_947|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \cpu|comb_947|Mux1~6 (
// Equation(s):
// \cpu|comb_947|Mux1~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|comb_947|Add6~30_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|select_A|Q[15]~2_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|comb_947|Add6~30_combout ),
	.datad(\cpu|select_A|Q[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~6 .lut_mask = 16'hB9A8;
defparam \cpu|comb_947|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \cpu|comb_947|Mux1~7 (
// Equation(s):
// \cpu|comb_947|Mux1~7_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|comb_947|Mux1~6_combout  & (\cpu|comb_947|Add0~104_combout )) # (!\cpu|comb_947|Mux1~6_combout  & ((!\cpu|select_B|Q[15]~2_combout ))))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (((\cpu|comb_947|Mux1~6_combout ))))

	.dataa(\cpu|comb_947|Add0~104_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|select_B|Q[15]~2_combout ),
	.datad(\cpu|comb_947|Mux1~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~7 .lut_mask = 16'hBB0C;
defparam \cpu|comb_947|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \cpu|comb_947|Mux1~8 (
// Equation(s):
// \cpu|comb_947|Mux1~8_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|comb_947|Add0~104_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|comb_947|Mux1~7_combout )))

	.dataa(\cpu|comb_947|Add0~104_combout ),
	.datab(\cpu|comb_947|Mux1~7_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~8 .lut_mask = 16'hACAC;
defparam \cpu|comb_947|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \cpu|comb_947|Mux1~9 (
// Equation(s):
// \cpu|comb_947|Mux1~9_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_947|Mux1~5_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & 
// (((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & \cpu|comb_947|Mux1~8_combout ))))

	.dataa(\cpu|comb_947|Mux1~5_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|comb_947|Mux1~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~9 .lut_mask = 16'hCBC8;
defparam \cpu|comb_947|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \cpu|comb_947|Mux1~10 (
// Equation(s):
// \cpu|comb_947|Mux1~10_combout  = (\cpu|comb_947|Mux16~11_combout  & ((\cpu|comb_947|Mux1~0_combout  & (\cpu|comb_947|Add6~30_combout )) # (!\cpu|comb_947|Mux1~0_combout  & ((\cpu|select_A|Q[15]~2_combout )))))

	.dataa(\cpu|comb_947|Add6~30_combout ),
	.datab(\cpu|comb_947|Mux1~0_combout ),
	.datac(\cpu|comb_947|Mux16~11_combout ),
	.datad(\cpu|select_A|Q[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~10 .lut_mask = 16'hB080;
defparam \cpu|comb_947|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \cpu|comb_947|Mux1~2 (
// Equation(s):
// \cpu|comb_947|Mux1~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_A|Q[7]~27_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (\cpu|select_A|Q[15]~2_combout ))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_A|Q[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~2 .lut_mask = 16'hB3B0;
defparam \cpu|comb_947|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \cpu|comb_947|Mux1~3 (
// Equation(s):
// \cpu|comb_947|Mux1~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|comb_947|Mux1~2_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|comb_947|Mux1~2_combout  $ (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]) # (!\cpu|select_B|Q[15]~2_combout )))))

	.dataa(\cpu|comb_947|Mux1~2_combout ),
	.datab(\cpu|select_B|Q[15]~2_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~3 .lut_mask = 16'hA509;
defparam \cpu|comb_947|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \cpu|comb_947|Mux1~11 (
// Equation(s):
// \cpu|comb_947|Mux1~11_combout  = (\cpu|comb_947|Mux1~9_combout  & ((\cpu|comb_947|Mux1~10_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26])))) # (!\cpu|comb_947|Mux1~9_combout  & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [26] & \cpu|comb_947|Mux1~3_combout ))))

	.dataa(\cpu|comb_947|Mux1~9_combout ),
	.datab(\cpu|comb_947|Mux1~10_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|comb_947|Mux1~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_947|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|Mux1~11 .lut_mask = 16'hDA8A;
defparam \cpu|comb_947|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \cpu|comb_947|F[15] (
// Equation(s):
// \cpu|comb_947|F [15] = (GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & ((\cpu|comb_947|F [15]))) # (!GLOBAL(\cpu|comb_947|Mux0~0clkctrl_outclk ) & (\cpu|comb_947|Mux1~11_combout ))

	.dataa(\cpu|comb_947|Mux1~11_combout ),
	.datab(gnd),
	.datac(\cpu|comb_947|Mux0~0clkctrl_outclk ),
	.datad(\cpu|comb_947|F [15]),
	.cin(gnd),
	.combout(\cpu|comb_947|F [15]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_947|F[15] .lut_mask = 16'hFA0A;
defparam \cpu|comb_947|F[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(\cpu|comb_947|F [15]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \cpu|next_micro|next_address[8]~4 (
// Equation(s):
// \cpu|next_micro|next_address[8]~4_combout  = (\cpu|next_micro|always0~0_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [47]))) # (!\cpu|next_micro|always0~0_combout  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [47]),
	.datac(gnd),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[8]~4 .lut_mask = 16'hCCAA;
defparam \cpu|next_micro|next_address[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \cpu|next_micro|Add0~8 (
// Equation(s):
// \cpu|next_micro|Add0~8_combout  = (\cpu|next_micro|next_address [4] & (\cpu|next_micro|Add0~7  $ (GND))) # (!\cpu|next_micro|next_address [4] & (!\cpu|next_micro|Add0~7  & VCC))
// \cpu|next_micro|Add0~9  = CARRY((\cpu|next_micro|next_address [4] & !\cpu|next_micro|Add0~7 ))

	.dataa(gnd),
	.datab(\cpu|next_micro|next_address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~7 ),
	.combout(\cpu|next_micro|Add0~8_combout ),
	.cout(\cpu|next_micro|Add0~9 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~8 .lut_mask = 16'hC30C;
defparam \cpu|next_micro|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \cpu|next_micro|Add0~10 (
// Equation(s):
// \cpu|next_micro|Add0~10_combout  = (\cpu|next_micro|next_address [5] & (!\cpu|next_micro|Add0~9 )) # (!\cpu|next_micro|next_address [5] & ((\cpu|next_micro|Add0~9 ) # (GND)))
// \cpu|next_micro|Add0~11  = CARRY((!\cpu|next_micro|Add0~9 ) # (!\cpu|next_micro|next_address [5]))

	.dataa(gnd),
	.datab(\cpu|next_micro|next_address [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~9 ),
	.combout(\cpu|next_micro|Add0~10_combout ),
	.cout(\cpu|next_micro|Add0~11 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~10 .lut_mask = 16'h3C3F;
defparam \cpu|next_micro|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \cpu|next_micro|Add0~12 (
// Equation(s):
// \cpu|next_micro|Add0~12_combout  = (\cpu|next_micro|next_address [6] & (\cpu|next_micro|Add0~11  $ (GND))) # (!\cpu|next_micro|next_address [6] & (!\cpu|next_micro|Add0~11  & VCC))
// \cpu|next_micro|Add0~13  = CARRY((\cpu|next_micro|next_address [6] & !\cpu|next_micro|Add0~11 ))

	.dataa(gnd),
	.datab(\cpu|next_micro|next_address [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~11 ),
	.combout(\cpu|next_micro|Add0~12_combout ),
	.cout(\cpu|next_micro|Add0~13 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~12 .lut_mask = 16'hC30C;
defparam \cpu|next_micro|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \cpu|next_micro|Add0~14 (
// Equation(s):
// \cpu|next_micro|Add0~14_combout  = (\cpu|next_micro|next_address [7] & (!\cpu|next_micro|Add0~13 )) # (!\cpu|next_micro|next_address [7] & ((\cpu|next_micro|Add0~13 ) # (GND)))
// \cpu|next_micro|Add0~15  = CARRY((!\cpu|next_micro|Add0~13 ) # (!\cpu|next_micro|next_address [7]))

	.dataa(gnd),
	.datab(\cpu|next_micro|next_address [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~13 ),
	.combout(\cpu|next_micro|Add0~14_combout ),
	.cout(\cpu|next_micro|Add0~15 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~14 .lut_mask = 16'h3C3F;
defparam \cpu|next_micro|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \cpu|next_micro|Add0~16 (
// Equation(s):
// \cpu|next_micro|Add0~16_combout  = \cpu|next_micro|next_address [8] $ (!\cpu|next_micro|Add0~15 )

	.dataa(\cpu|next_micro|next_address [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|next_micro|Add0~15 ),
	.combout(\cpu|next_micro|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|Add0~16 .lut_mask = 16'hA5A5;
defparam \cpu|next_micro|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \cpu|next_micro|next_address[3]~6 (
// Equation(s):
// \cpu|next_micro|next_address[3]~6_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [2] & (\OPEN~input_o  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [1]) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.datac(\OPEN~input_o ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[3]~6 .lut_mask = 16'h3020;
defparam \cpu|next_micro|next_address[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \cpu|next_micro|next_address[8] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address[8]~4_combout ),
	.asdata(\cpu|next_micro|Add0~16_combout ),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|next_micro|always0~1_combout ),
	.ena(\cpu|next_micro|next_address[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[8] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(\cpu|comb_947|F [14]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \cpu|next_micro|next_address[7]~3 (
// Equation(s):
// \cpu|next_micro|next_address[7]~3_combout  = (\cpu|next_micro|always0~0_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [46])) # (!\cpu|next_micro|always0~0_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [46]),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(gnd),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[7]~3 .lut_mask = 16'hAACC;
defparam \cpu|next_micro|next_address[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \cpu|next_micro|next_address[7] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address[7]~3_combout ),
	.asdata(\cpu|next_micro|Add0~14_combout ),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|next_micro|always0~1_combout ),
	.ena(\cpu|next_micro|next_address[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[7] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(\cpu|comb_947|F [13]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \cpu|next_micro|next_address[6]~2 (
// Equation(s):
// \cpu|next_micro|next_address[6]~2_combout  = (\cpu|next_micro|always0~0_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [45])) # (!\cpu|next_micro|always0~0_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [45]),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(gnd),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[6]~2 .lut_mask = 16'hAACC;
defparam \cpu|next_micro|next_address[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \cpu|next_micro|next_address[6] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address[6]~2_combout ),
	.asdata(\cpu|next_micro|Add0~12_combout ),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|next_micro|always0~1_combout ),
	.ena(\cpu|next_micro|next_address[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[6] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(\cpu|comb_947|F [12]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \cpu|next_micro|next_address[5]~1 (
// Equation(s):
// \cpu|next_micro|next_address[5]~1_combout  = (\cpu|next_micro|always0~0_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [44])) # (!\cpu|next_micro|always0~0_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [44]),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(gnd),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[5]~1 .lut_mask = 16'hAACC;
defparam \cpu|next_micro|next_address[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \cpu|next_micro|next_address[5] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address[5]~1_combout ),
	.asdata(\cpu|next_micro|Add0~10_combout ),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|next_micro|always0~1_combout ),
	.ena(\cpu|next_micro|next_address[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[5] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \cpu|CPIR (
// Equation(s):
// \cpu|CPIR~combout  = LCELL((\cpu|ROM1|altsyncram_component|auto_generated|q_a [32] & !\cpu|make_clock3|i [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [32]),
	.datad(\cpu|make_clock3|i [1]),
	.cin(gnd),
	.combout(\cpu|CPIR~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPIR .lut_mask = 16'h00F0;
defparam \cpu|CPIR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \cpu|CPIR~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPIR~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPIR~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPIR~clkctrl .clock_type = "global clock";
defparam \cpu|CPIR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~clkctrl_outclk ),
	.d(\cpu|comb_947|F [11]),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \cpu|next_micro|next_address[4]~0 (
// Equation(s):
// \cpu|next_micro|next_address[4]~0_combout  = (\cpu|next_micro|always0~0_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [43]))) # (!\cpu|next_micro|always0~0_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [43]),
	.datac(gnd),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[4]~0 .lut_mask = 16'hCCAA;
defparam \cpu|next_micro|next_address[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \cpu|next_micro|next_address[4] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address[4]~0_combout ),
	.asdata(\cpu|next_micro|Add0~8_combout ),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|next_micro|always0~1_combout ),
	.ena(\cpu|next_micro|next_address[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[4] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \cpu|next_micro|next_address~9 (
// Equation(s):
// \cpu|next_micro|next_address~9_combout  = (\cpu|next_micro|always0~1_combout  & (\cpu|next_micro|Add0~6_combout )) # (!\cpu|next_micro|always0~1_combout  & (((\cpu|next_micro|always0~0_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [42]))))

	.dataa(\cpu|next_micro|Add0~6_combout ),
	.datab(\cpu|next_micro|always0~0_combout ),
	.datac(\cpu|next_micro|always0~1_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [42]),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address~9 .lut_mask = 16'hACA0;
defparam \cpu|next_micro|next_address~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \cpu|next_micro|next_address[3] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address~9_combout ),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|next_micro|next_address[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[3] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \cpu|next_micro|always0~1 (
// Equation(s):
// \cpu|next_micro|always0~1_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [1] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [2] & (\OPEN~input_o  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.datac(\OPEN~input_o ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|next_micro|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|always0~1 .lut_mask = 16'h1000;
defparam \cpu|next_micro|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \cpu|next_micro|next_address~8 (
// Equation(s):
// \cpu|next_micro|next_address~8_combout  = (\cpu|next_micro|always0~1_combout  & (\cpu|next_micro|Add0~4_combout )) # (!\cpu|next_micro|always0~1_combout  & (((\cpu|next_micro|always0~0_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [41]))))

	.dataa(\cpu|next_micro|Add0~4_combout ),
	.datab(\cpu|next_micro|always0~0_combout ),
	.datac(\cpu|next_micro|always0~1_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [41]),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address~8 .lut_mask = 16'hACA0;
defparam \cpu|next_micro|next_address~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \cpu|next_micro|next_address[2] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address~8_combout ),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|next_micro|next_address[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[2] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \cpu|next_micro|always0~0 (
// Equation(s):
// \cpu|next_micro|always0~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [1] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [2] & (\OPEN~input_o  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.datac(\OPEN~input_o ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|next_micro|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|always0~0 .lut_mask = 16'h0020;
defparam \cpu|next_micro|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \cpu|next_micro|next_address~7 (
// Equation(s):
// \cpu|next_micro|next_address~7_combout  = (\cpu|next_micro|always0~1_combout  & (\cpu|next_micro|Add0~2_combout )) # (!\cpu|next_micro|always0~1_combout  & (((\cpu|next_micro|always0~0_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [40]))))

	.dataa(\cpu|next_micro|Add0~2_combout ),
	.datab(\cpu|next_micro|always0~0_combout ),
	.datac(\cpu|next_micro|always0~1_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [40]),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address~7 .lut_mask = 16'hACA0;
defparam \cpu|next_micro|next_address~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \cpu|next_micro|next_address[1] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address~7_combout ),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|next_micro|next_address[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[1] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \cpu|next_micro|next_address~5 (
// Equation(s):
// \cpu|next_micro|next_address~5_combout  = (\cpu|next_micro|always0~1_combout  & (((\cpu|next_micro|Add0~0_combout )))) # (!\cpu|next_micro|always0~1_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [39] & ((\cpu|next_micro|always0~0_combout 
// ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [39]),
	.datab(\cpu|next_micro|Add0~0_combout ),
	.datac(\cpu|next_micro|always0~1_combout ),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address~5 .lut_mask = 16'hCAC0;
defparam \cpu|next_micro|next_address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \cpu|next_micro|next_address[0] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address~5_combout ),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|next_micro|next_address[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[0] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb CLK(
// Equation(s):
// \CLK~combout  = LCELL((\CLK~0_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\CLK~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\CLK~combout ),
	.cout());
// synopsys translate_off
defparam CLK.lut_mask = 16'h00AA;
defparam CLK.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \cpu|make_clock3|i[1]~0 (
// Equation(s):
// \cpu|make_clock3|i[1]~0_combout  = \cpu|make_clock3|i [0] $ (!\cpu|make_clock3|i [1])

	.dataa(\cpu|make_clock3|i [0]),
	.datab(gnd),
	.datac(\cpu|make_clock3|i [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|make_clock3|i[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock3|i[1]~0 .lut_mask = 16'hA5A5;
defparam \cpu|make_clock3|i[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \cpu|make_clock3|i[1] (
	.clk(\CLK~combout ),
	.d(\cpu|make_clock3|i[1]~0_combout ),
	.asdata(vcc),
	.clrn(\OPEN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock3|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock3|i[1] .is_wysiwyg = "true";
defparam \cpu|make_clock3|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
