Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Aug 14 15:33:29 2021
| Host         : mike running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -hierarchical -hierarchical_percentages -file ./generated/proj.runs/impl_1/report_utilization_hierarchical.rpt
| Design       : proj_wrapper
| Device       : 7z020clg484-1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+--------------+--------------+------------+--------------+------------+----------+--------------+
|                                                Instance                      |                                      Module                                     |   Total LUTs  |  Logic LUTs  |    LUTRAMs   |    SRLs    |      FFs     |   RAMB36   |  RAMB18  | DSP48 Blocks |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+--------------+--------------+------------+--------------+------------+----------+--------------+
| proj_wrapper                                                                 |                                                                           (top) | 18378(34.55%) | 9754(18.33%) | 8290(47.64%) | 334(1.92%) | 10454(9.83%) | 77(55.00%) | 7(2.50%) |    14(6.36%) |
|   (proj_wrapper)                                                             |                                                                           (top) |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|   proj_i                                                                     |                                                                            proj | 18378(34.55%) | 9754(18.33%) | 8290(47.64%) | 334(1.92%) | 10454(9.83%) | 77(55.00%) | 7(2.50%) |    14(6.36%) |
|     (proj_i)                                                                 |                                                                            proj |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     axi_dma_0                                                                |                                                                proj_axi_dma_0_0 |    861(1.62%) |   807(1.52%) |     0(0.00%) |  54(0.31%) |  1936(1.82%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|       U0                                                                     |                                                        proj_axi_dma_0_0_axi_dma |    861(1.62%) |   807(1.52%) |     0(0.00%) |  54(0.31%) |  1936(1.82%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|         (U0)                                                                 |                                                        proj_axi_dma_0_0_axi_dma |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         GEN_SG_ENGINE.I_SG_ENGINE                                            |                                                         proj_axi_dma_0_0_axi_sg |    301(0.57%) |   295(0.55%) |     0(0.00%) |   6(0.03%) |   885(0.83%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (GEN_SG_ENGINE.I_SG_ENGINE)                                        |                                                         proj_axi_dma_0_0_axi_sg |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    26(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                   |                                               proj_axi_dma_0_0_axi_sg_updt_mngr |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    71(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_UPDT_CMDSTS_IF                                                 |                                          proj_axi_dma_0_0_axi_sg_updt_cmdsts_if |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_UPDT_SG                                                        |                                                 proj_axi_dma_0_0_axi_sg_updt_sm |     32(0.06%) |    32(0.06%) |     0(0.00%) |   0(0.00%) |    65(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                  |                                             proj_axi_dma_0_0_axi_sg_updt_q_mngr |     18(0.03%) |    18(0.03%) |     0(0.00%) |   0(0.00%) |   129(0.12%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                      |                                              proj_axi_dma_0_0_axi_sg_updt_queue |     18(0.03%) |    18(0.03%) |     0(0.00%) |   0(0.00%) |   129(0.12%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                |                                                  proj_axi_dma_0_0_axi_sg_intrpt |     33(0.06%) |    33(0.06%) |     0(0.00%) |   0(0.00%) |    27(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           I_SG_AXI_DATAMOVER                                                 |                                               proj_axi_dma_0_0_axi_sg_datamover |     88(0.17%) |    83(0.16%) |     0(0.00%) |   5(0.03%) |   260(0.24%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                              |                                         proj_axi_dma_0_0_axi_sg_mm2s_basic_wrap |     21(0.04%) |    21(0.04%) |     0(0.00%) |   0(0.00%) |   109(0.10%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                    |                                               proj_axi_dma_0_0_axi_sg_addr_cntl |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    31(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                   |                                           proj_axi_dma_0_0_axi_sg_cmd_status_15 |      9(0.02%) |     9(0.02%) |     0(0.00%) |   0(0.00%) |    36(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                           |                                 proj_axi_dma_0_0_axi_sg_fifo__parameterized0_16 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                   |                                                 proj_axi_dma_0_0_axi_sg_fifo_17 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |    30(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_MSTR_SCC                                                     |                                                     proj_axi_dma_0_0_axi_sg_scc |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |    31(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_RD_DATA_CNTL                                                 |                                             proj_axi_dma_0_0_axi_sg_rddata_cntl |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_RD_STATUS_CNTLR                                              |                                          proj_axi_dma_0_0_axi_sg_rd_status_cntl |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_RESET                                                        |                                                   proj_axi_dma_0_0_axi_sg_reset |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                              |                                         proj_axi_dma_0_0_axi_sg_s2mm_basic_wrap |     67(0.13%) |    62(0.12%) |     0(0.00%) |   5(0.03%) |   151(0.14%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                    |                               proj_axi_dma_0_0_axi_sg_addr_cntl__parameterized0 |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    33(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                   |                                              proj_axi_dma_0_0_axi_sg_cmd_status |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                           |                                    proj_axi_dma_0_0_axi_sg_fifo__parameterized0 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                   |                                                    proj_axi_dma_0_0_axi_sg_fifo |      7(0.01%) |     7(0.01%) |     0(0.00%) |   0(0.00%) |    33(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_MSTR_SCC                                                     |                                                  proj_axi_dma_0_0_axi_sg_scc_wr |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |    32(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_WR_DATA_CNTL                                                 |                                             proj_axi_dma_0_0_axi_sg_wrdata_cntl |     27(0.05%) |    27(0.05%) |     0(0.00%) |   0(0.00%) |    24(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_WR_STATUS_CNTLR                                              |                                          proj_axi_dma_0_0_axi_sg_wr_status_cntl |     25(0.05%) |    20(0.04%) |     0(0.00%) |   5(0.03%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (I_WR_STATUS_CNTLR)                                          |                                          proj_axi_dma_0_0_axi_sg_wr_status_cntl |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                   |                                    proj_axi_dma_0_0_axi_sg_fifo__parameterized2 |     13(0.02%) |    10(0.02%) |     0(0.00%) |   3(0.02%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO)               |                                    proj_axi_dma_0_0_axi_sg_fifo__parameterized2 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                   |                                     proj_axi_dma_0_0_srl_fifo_f__parameterized0 |     12(0.02%) |     9(0.02%) |     0(0.00%) |   3(0.02%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                         |                                 proj_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     12(0.02%) |     9(0.02%) |     0(0.00%) |   3(0.02%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                     |                                 proj_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                |                                       proj_axi_dma_0_0_cntr_incr_decr_addn_f_14 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                           |                                     proj_axi_dma_0_0_dynshreg_f__parameterized0 |      8(0.02%) |     5(0.01%) |     0(0.00%) |   3(0.02%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 I_WRESP_STATUS_FIFO                                          |                                    proj_axi_dma_0_0_axi_sg_fifo__parameterized1 |      9(0.02%) |     7(0.01%) |     0(0.00%) |   2(0.01%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (I_WRESP_STATUS_FIFO)                                      |                                    proj_axi_dma_0_0_axi_sg_fifo__parameterized1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                   |                                                     proj_axi_dma_0_0_srl_fifo_f |      8(0.02%) |     6(0.01%) |     0(0.00%) |   2(0.01%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                         |                                                 proj_axi_dma_0_0_srl_fifo_rbu_f |      8(0.02%) |     6(0.01%) |     0(0.00%) |   2(0.01%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                     |                                                 proj_axi_dma_0_0_srl_fifo_rbu_f |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                |                                       proj_axi_dma_0_0_cntr_incr_decr_addn_f_13 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                           |                                                     proj_axi_dma_0_0_dynshreg_f |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           I_SG_FETCH_MNGR                                                    |                                               proj_axi_dma_0_0_axi_sg_ftch_mngr |     64(0.12%) |    64(0.12%) |     0(0.00%) |   0(0.00%) |    72(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_FTCH_CMDSTS_IF                                                 |                                          proj_axi_dma_0_0_axi_sg_ftch_cmdsts_if |      7(0.01%) |     7(0.01%) |     0(0.00%) |   0(0.00%) |     9(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_FTCH_PNTR_MNGR                                                 |                                               proj_axi_dma_0_0_axi_sg_ftch_pntr |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |    29(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_FTCH_SG                                                        |                                                 proj_axi_dma_0_0_axi_sg_ftch_sm |     53(0.10%) |    53(0.10%) |     0(0.00%) |   0(0.00%) |    34(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           I_SG_FETCH_QUEUE                                                   |                                             proj_axi_dma_0_0_axi_sg_ftch_q_mngr |     62(0.12%) |    61(0.11%) |     0(0.00%) |   1(0.01%) |   300(0.28%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (I_SG_FETCH_QUEUE)                                               |                                             proj_axi_dma_0_0_axi_sg_ftch_q_mngr |     30(0.06%) |    29(0.05%) |     0(0.00%) |   1(0.01%) |    97(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_QUEUE.FTCH_QUEUE_I                                           |                                              proj_axi_dma_0_0_axi_sg_ftch_queue |     32(0.06%) |    32(0.06%) |     0(0.00%) |   0(0.00%) |   203(0.19%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                       |                                              proj_axi_dma_0_0_axi_dma_mm2s_mngr |     50(0.09%) |    36(0.07%) |     0(0.00%) |  14(0.08%) |    86(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                   |                                              proj_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF          |                                             proj_axi_dma_0_0_axi_dma_mm2s_sg_if |     35(0.07%) |    21(0.04%) |     0(0.00%) |  14(0.08%) |    68(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF)      |                                             proj_axi_dma_0_0_axi_dma_mm2s_sg_if |      7(0.01%) |     7(0.01%) |     0(0.00%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO            |                                     proj_axi_dma_0_0_srl_fifo_f__parameterized1 |     28(0.05%) |    14(0.03%) |     0(0.00%) |  14(0.08%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_SRL_FIFO_RBU_F                                               |                                 proj_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |     28(0.05%) |    14(0.03%) |     0(0.00%) |  14(0.08%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (I_SRL_FIFO_RBU_F)                                           |                                 proj_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 CNTR_INCR_DECR_ADDN_F_I                                      |                          proj_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      8(0.02%) |     8(0.02%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 DYNSHREG_F_I                                                 |                                     proj_axi_dma_0_0_dynshreg_f__parameterized1 |     14(0.03%) |     0(0.00%) |     0(0.00%) |  14(0.08%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM             |                                                proj_axi_dma_0_0_axi_dma_mm2s_sm |      9(0.02%) |     9(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                 |                                         proj_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                               |                                          proj_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                     |                                             proj_axi_dma_0_0_axi_dma_sofeof_gen |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         I_AXI_DMA_REG_MODULE                                                 |                                             proj_axi_dma_0_0_axi_dma_reg_module |    106(0.20%) |   105(0.20%) |     0(0.00%) |   1(0.01%) |   436(0.41%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                      |                                                proj_axi_dma_0_0_axi_dma_lite_if |     38(0.07%) |    37(0.07%) |     0(0.00%) |   1(0.01%) |   337(0.32%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (GEN_AXI_LITE_IF.AXI_LITE_IF_I)                                  |                                                proj_axi_dma_0_0_axi_dma_lite_if |     25(0.05%) |    24(0.05%) |     0(0.00%) |   1(0.01%) |   114(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                              |                                       proj_axi_dma_0_0_cdc_sync__parameterized3 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                               |                                       proj_axi_dma_0_0_cdc_sync__parameterized4 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |   128(0.12%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                |                                       proj_axi_dma_0_0_cdc_sync__parameterized2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_WRITE.AWVLD_CDC_TO                                     |                                                     proj_axi_dma_0_0_cdc_sync_9 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_WRITE.REG2_WREADY                                      |                                                    proj_axi_dma_0_0_cdc_sync_10 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_WRITE.REG3_WREADY                                      |                                                    proj_axi_dma_0_0_cdc_sync_11 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                               |                                       proj_axi_dma_0_0_cdc_sync__parameterized0 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                              |                                       proj_axi_dma_0_0_cdc_sync__parameterized1 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |    30(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_WRITE.WVLD_CDC_TO                                      |                                                    proj_axi_dma_0_0_cdc_sync_12 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE            |                                                     proj_axi_dma_0_0_cdc_sync_8 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                             |                                               proj_axi_dma_0_0_axi_dma_register |     68(0.13%) |    68(0.13%) |     0(0.00%) |   0(0.00%) |    95(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         I_PRMRY_DATAMOVER                                                    |                                                  proj_axi_dma_0_0_axi_datamover |    386(0.73%) |   353(0.66%) |     0(0.00%) |  33(0.19%) |   474(0.45%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                  |                                   proj_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    386(0.73%) |   353(0.66%) |     0(0.00%) |  33(0.19%) |   474(0.45%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                 |                                         proj_axi_dma_0_0_axi_datamover_skid_buf |     37(0.07%) |    37(0.07%) |     0(0.00%) |   0(0.00%) |    72(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                      |                                            proj_axi_dma_0_0_axi_datamover_rd_sf |     79(0.15%) |    79(0.15%) |     0(0.00%) |   0(0.00%) |    59(0.06%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|               (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                  |                                            proj_axi_dma_0_0_axi_datamover_rd_sf |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_DATA_FIFO                                                    |                                     proj_axi_dma_0_0_axi_datamover_sfifo_autord |     70(0.13%) |    70(0.13%) |     0(0.00%) |   0(0.00%) |    47(0.04%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                  |                                                   proj_axi_dma_0_0_sync_fifo_fg |     70(0.13%) |    70(0.13%) |     0(0.00%) |   0(0.00%) |    47(0.04%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                       |                                                  proj_axi_dma_0_0_xpm_fifo_sync |     70(0.13%) |    70(0.13%) |     0(0.00%) |   0(0.00%) |    47(0.04%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                     (xpm_fifo_instance.xpm_fifo_sync_inst)                   |                                                  proj_axi_dma_0_0_xpm_fifo_sync |      9(0.02%) |     9(0.02%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     xpm_fifo_base_inst                                       |                                                  proj_axi_dma_0_0_xpm_fifo_base |     61(0.11%) |    61(0.11%) |     0(0.00%) |   0(0.00%) |    47(0.04%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                       (xpm_fifo_base_inst)                                   |                                                  proj_axi_dma_0_0_xpm_fifo_base |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     9(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_fwft.rdpp1_inst                                    |                               proj_axi_dma_0_0_xpm_counter_updn__parameterized1 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_sdpram.xpm_memory_base_inst                        |                                                proj_axi_dma_0_0_xpm_memory_base |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                       rdp_inst                                               |                               proj_axi_dma_0_0_xpm_counter_updn__parameterized2 |     16(0.03%) |    16(0.03%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       rdpp1_inst                                             |                               proj_axi_dma_0_0_xpm_counter_updn__parameterized3 |     10(0.02%) |    10(0.02%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       rst_d1_inst                                            |                                               proj_axi_dma_0_0_xpm_fifo_reg_bit |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       wrp_inst                                               |                             proj_axi_dma_0_0_xpm_counter_updn__parameterized2_6 |     18(0.03%) |    18(0.03%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       wrpp1_inst                                             |                             proj_axi_dma_0_0_xpm_counter_updn__parameterized3_7 |      9(0.02%) |     9(0.02%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_fifo_rst_inst                                      |                                                   proj_axi_dma_0_0_xpm_fifo_rst |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                  |                             proj_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                              |                             proj_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                     |                                     proj_axi_dma_0_0_srl_fifo_f__parameterized4 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   I_SRL_FIFO_RBU_F                                           |                                 proj_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (I_SRL_FIFO_RBU_F)                                       |                                 proj_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     CNTR_INCR_DECR_ADDN_F_I                                  |                                        proj_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_ADDR_CNTL                                                      |                                        proj_axi_dma_0_0_axi_datamover_addr_cntl |     31(0.06%) |    10(0.02%) |     0(0.00%) |  21(0.12%) |    50(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (I_ADDR_CNTL)                                                  |                                        proj_axi_dma_0_0_axi_datamover_addr_cntl |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    43(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                 |                             proj_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     29(0.05%) |     8(0.02%) |     0(0.00%) |  21(0.12%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                             |                             proj_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                     |                                     proj_axi_dma_0_0_srl_fifo_f__parameterized2 |     27(0.05%) |     6(0.01%) |     0(0.00%) |  21(0.12%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   I_SRL_FIFO_RBU_F                                           |                                 proj_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     27(0.05%) |     6(0.01%) |     0(0.00%) |  21(0.12%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (I_SRL_FIFO_RBU_F)                                       |                                 proj_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     CNTR_INCR_DECR_ADDN_F_I                                  |                                        proj_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     DYNSHREG_F_I                                             |                                     proj_axi_dma_0_0_dynshreg_f__parameterized2 |     23(0.04%) |     2(0.01%) |     0(0.00%) |  21(0.12%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_CMD_STATUS                                                     |                                       proj_axi_dma_0_0_axi_datamover_cmd_status |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |    67(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                             |                             proj_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_CMD_FIFO                                                     |                                             proj_axi_dma_0_0_axi_datamover_fifo |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |    60(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_MSTR_PCC                                                       |                                              proj_axi_dma_0_0_axi_datamover_pcc |    170(0.32%) |   170(0.32%) |     0(0.00%) |   0(0.00%) |   172(0.16%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (I_MSTR_PCC)                                                   |                                              proj_axi_dma_0_0_axi_datamover_pcc |    169(0.32%) |   169(0.32%) |     0(0.00%) |   0(0.00%) |   172(0.16%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               I_STRT_STRB_GEN                                                |                                        proj_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_RD_DATA_CNTL                                                   |                                      proj_axi_dma_0_0_axi_datamover_rddata_cntl |     59(0.11%) |    47(0.09%) |     0(0.00%) |  12(0.07%) |    45(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (I_RD_DATA_CNTL)                                               |                                      proj_axi_dma_0_0_axi_datamover_rddata_cntl |     27(0.05%) |    27(0.05%) |     0(0.00%) |   0(0.00%) |    39(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                            |                             proj_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     32(0.06%) |    20(0.04%) |     0(0.00%) |  12(0.07%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                        |                             proj_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                     |                                     proj_axi_dma_0_0_srl_fifo_f__parameterized3 |     31(0.06%) |    19(0.04%) |     0(0.00%) |  12(0.07%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   I_SRL_FIFO_RBU_F                                           |                                 proj_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     31(0.06%) |    19(0.04%) |     0(0.00%) |  12(0.07%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (I_SRL_FIFO_RBU_F)                                       |                                 proj_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     CNTR_INCR_DECR_ADDN_F_I                                  |                                          proj_axi_dma_0_0_cntr_incr_decr_addn_f |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     DYNSHREG_F_I                                             |                                     proj_axi_dma_0_0_dynshreg_f__parameterized3 |     19(0.04%) |     7(0.01%) |     0(0.00%) |  12(0.07%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_RD_STATUS_CNTLR                                                |                                   proj_axi_dma_0_0_axi_datamover_rd_status_cntl |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_RESET                                                          |                                            proj_axi_dma_0_0_axi_datamover_reset |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         I_RST_MODULE                                                         |                                             proj_axi_dma_0_0_axi_dma_rst_module |     13(0.02%) |    13(0.02%) |     0(0.00%) |   0(0.00%) |    48(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (I_RST_MODULE)                                                     |                                             proj_axi_dma_0_0_axi_dma_rst_module |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           GEN_RESET_FOR_MM2S.RESET_I                                         |                                                  proj_axi_dma_0_0_axi_dma_reset |     10(0.02%) |    10(0.02%) |     0(0.00%) |   0(0.00%) |    39(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (GEN_RESET_FOR_MM2S.RESET_I)                                     |                                                  proj_axi_dma_0_0_axi_dma_reset |      8(0.02%) |     8(0.02%) |     0(0.00%) |   0(0.00%) |    27(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS           |                                                     proj_axi_dma_0_0_cdc_sync_1 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                |                                                     proj_axi_dma_0_0_cdc_sync_2 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                    |                                                     proj_axi_dma_0_0_cdc_sync_3 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           REG_HRD_RST                                                        |                                                       proj_axi_dma_0_0_cdc_sync |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           REG_HRD_RST_OUT                                                    |                                                     proj_axi_dma_0_0_cdc_sync_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     axi_fifo_mm_s0_config_audio                                              |                                              proj_axi_fifo_mm_s0_config_audio_0 |    583(1.10%) |   522(0.98%) |    60(0.34%) |   1(0.01%) |   610(0.57%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|       U0                                                                     |                                proj_axi_fifo_mm_s0_config_audio_0_axi_fifo_mm_s |    583(1.10%) |   522(0.98%) |    60(0.34%) |   1(0.01%) |   610(0.57%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|         COMP_IPIC2AXI_S                                                      |                                   proj_axi_fifo_mm_s0_config_audio_0_ipic2axi_s |    435(0.82%) |   374(0.70%) |    60(0.34%) |   1(0.01%) |   548(0.52%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|           (COMP_IPIC2AXI_S)                                                  |                                   proj_axi_fifo_mm_s0_config_audio_0_ipic2axi_s |     76(0.14%) |    76(0.14%) |     0(0.00%) |   0(0.00%) |   160(0.15%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           grxd.COMP_RX_FIFO                                                  |                         proj_axi_fifo_mm_s0_config_audio_0_fifo__parameterized0 |    102(0.19%) |   102(0.19%) |     0(0.00%) |   0(0.00%) |   128(0.12%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                      |                      proj_axi_fifo_mm_s0_config_audio_0_axis_fg__parameterized0 |    102(0.19%) |   102(0.19%) |     0(0.00%) |   0(0.00%) |   128(0.12%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|               (gfifo_gen.COMP_AXIS_FG_FIFO)                                  |                      proj_axi_fifo_mm_s0_config_audio_0_axis_fg__parameterized0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               COMP_FIFO                                                      |       proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_v13_2_2__parameterized0 |    102(0.19%) |   102(0.19%) |     0(0.00%) |   0(0.00%) |   127(0.12%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                 inst_fifo_gen                                                | proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_v13_2_2_synth__parameterized0 |    102(0.19%) |   102(0.19%) |     0(0.00%) |   0(0.00%) |   127(0.12%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                   gaxis_fifo.gaxisf.axisf                                    |           proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_top__parameterized0 |    102(0.19%) |   102(0.19%) |     0(0.00%) |   0(0.00%) |   127(0.12%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                     grf.rf                                                   |       proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_ramfifo__parameterized0 |    102(0.19%) |   102(0.19%) |     0(0.00%) |   0(0.00%) |   127(0.12%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.rd                               |                                   proj_axi_fifo_mm_s0_config_audio_0_rd_logic_5 |     49(0.09%) |    49(0.09%) |     0(0.00%) |   0(0.00%) |    50(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gdcf.dc                                          |                                   proj_axi_fifo_mm_s0_config_audio_0_dc_ss_fwft |     14(0.03%) |    14(0.03%) |     0(0.00%) |   0(0.00%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           dc                                                 |                                    proj_axi_fifo_mm_s0_config_audio_0_updn_cntr |     14(0.03%) |    14(0.03%) |     0(0.00%) |   0(0.00%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gr1_int.rfwft                                    |                                   proj_axi_fifo_mm_s0_config_audio_0_rd_fwft_16 |     11(0.02%) |    11(0.02%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.gpe.rdpe                                        |                                  proj_axi_fifo_mm_s0_config_audio_0_rd_pe_ss_17 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.rsts                                            |                        proj_axi_fifo_mm_s0_config_audio_0_rd_status_flags_ss_18 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           (grss.rsts)                                        |                        proj_axi_fifo_mm_s0_config_audio_0_rd_status_flags_ss_18 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c1                                                 |                                   proj_axi_fifo_mm_s0_config_audio_0_compare_20 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c2                                                 |                                   proj_axi_fifo_mm_s0_config_audio_0_compare_21 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         rpntr                                                |                               proj_axi_fifo_mm_s0_config_audio_0_rd_bin_cntr_19 |     20(0.04%) |    20(0.04%) |     0(0.00%) |   0(0.00%) |    18(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.wr                               |                     proj_axi_fifo_mm_s0_config_audio_0_wr_logic__parameterized0 |     46(0.09%) |    46(0.09%) |     0(0.00%) |   0(0.00%) |    30(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.gpf.wrpf                                        |                                  proj_axi_fifo_mm_s0_config_audio_0_wr_pf_ss_13 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.wsts                                            |           proj_axi_fifo_mm_s0_config_audio_0_wr_status_flags_ss__parameterized0 |     11(0.02%) |    11(0.02%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           (gwss.wsts)                                        |           proj_axi_fifo_mm_s0_config_audio_0_wr_status_flags_ss__parameterized0 |     10(0.02%) |    10(0.02%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c0                                                 |                                   proj_axi_fifo_mm_s0_config_audio_0_compare_14 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c1                                                 |                                   proj_axi_fifo_mm_s0_config_audio_0_compare_15 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         wpntr                                                |                  proj_axi_fifo_mm_s0_config_audio_0_wr_bin_cntr__parameterized0 |     32(0.06%) |    32(0.06%) |     0(0.00%) |   0(0.00%) |    18(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.mem                                  |                                     proj_axi_fifo_mm_s0_config_audio_0_memory_6 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |    35(0.03%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                         (gntv_or_sync_fifo.mem)                              |                                     proj_axi_fifo_mm_s0_config_audio_0_memory_6 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |    33(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gbm.gbmg.gbmga.ngecc.bmg                             |                         proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_v8_4_1_7 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                           inst_blk_mem_gen                                   |                   proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_v8_4_1_synth_8 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                             gnbram.gnativebmg.native_blk_mem_gen             |                            proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_top_9 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                               valid.cstr                                     |                  proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_generic_cstr_10 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[0].ram.r                             |                    proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_prim_width_11 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[0].ram.r)                         |                    proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_prim_width_11 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |                  proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_prim_wrapper_12 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                       rstblk                                                 |            proj_axi_fifo_mm_s0_config_audio_0_reset_blk_ramfifo__parameterized0 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (rstblk)                                             |            proj_axi_fifo_mm_s0_config_audio_0_reset_blk_ramfifo__parameterized0 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_in|                             proj_axi_fifo_mm_s0_config_audio_0_xpm_cdc_sync_rst |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           grxd.COMP_rx_len_fifo                                              |                                 proj_axi_fifo_mm_s0_config_audio_0_sync_fifo_fg |    126(0.24%) |    66(0.12%) |    60(0.34%) |   0(0.00%) |    91(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM           |       proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_v13_2_2__parameterized1 |    126(0.24%) |    66(0.12%) |    60(0.34%) |   0(0.00%) |    91(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_fifo_gen                                                  | proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_v13_2_2_synth__parameterized1 |    126(0.24%) |    66(0.12%) |    60(0.34%) |   0(0.00%) |    91(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gconvfifo.rf                                                 |           proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_top__parameterized1 |    126(0.24%) |    66(0.12%) |    60(0.34%) |   0(0.00%) |    91(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   grf.rf                                                     |       proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_ramfifo__parameterized1 |    126(0.24%) |    66(0.12%) |    60(0.34%) |   0(0.00%) |    91(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gntv_or_sync_fifo.gl0.rd                                 |                     proj_axi_fifo_mm_s0_config_audio_0_rd_logic__parameterized0 |     35(0.07%) |    35(0.07%) |     0(0.00%) |   0(0.00%) |    31(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gr1.gr1_int.rfwft                                      |                                    proj_axi_fifo_mm_s0_config_audio_0_rd_fwft_4 |     25(0.05%) |    25(0.05%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       grss.rsts                                              |           proj_axi_fifo_mm_s0_config_audio_0_rd_status_flags_ss__parameterized0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       rpntr                                                  |                  proj_axi_fifo_mm_s0_config_audio_0_rd_bin_cntr__parameterized0 |     10(0.02%) |    10(0.02%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gntv_or_sync_fifo.gl0.wr                                 |                     proj_axi_fifo_mm_s0_config_audio_0_wr_logic__parameterized1 |     17(0.03%) |    17(0.03%) |     0(0.00%) |   0(0.00%) |    16(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gwss.wsts                                              |           proj_axi_fifo_mm_s0_config_audio_0_wr_status_flags_ss__parameterized1 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       wpntr                                                  |                  proj_axi_fifo_mm_s0_config_audio_0_wr_bin_cntr__parameterized1 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |    14(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gntv_or_sync_fifo.mem                                    |                       proj_axi_fifo_mm_s0_config_audio_0_memory__parameterized0 |     74(0.14%) |    14(0.03%) |    60(0.34%) |   0(0.00%) |    44(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       (gntv_or_sync_fifo.mem)                                |                       proj_axi_fifo_mm_s0_config_audio_0_memory__parameterized0 |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gdm.dm_gen.dm                                          |                                         proj_axi_fifo_mm_s0_config_audio_0_dmem |     72(0.14%) |    12(0.02%) |    60(0.34%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           gtxd.COMP_TXD_FIFO                                                 |                                         proj_axi_fifo_mm_s0_config_audio_0_fifo |    131(0.25%) |   130(0.24%) |     0(0.00%) |   1(0.01%) |   169(0.16%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|             (gtxd.COMP_TXD_FIFO)                                             |                                         proj_axi_fifo_mm_s0_config_audio_0_fifo |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    42(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                      |                                      proj_axi_fifo_mm_s0_config_audio_0_axis_fg |    129(0.24%) |   128(0.24%) |     0(0.00%) |   1(0.01%) |   127(0.12%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|               (gfifo_gen.COMP_AXIS_FG_FIFO)                                  |                                      proj_axi_fifo_mm_s0_config_audio_0_axis_fg |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               COMP_FIFO                                                      |                       proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_v13_2_2 |    128(0.24%) |   127(0.24%) |     0(0.00%) |   1(0.01%) |   126(0.12%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                 inst_fifo_gen                                                |                 proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_v13_2_2_synth |    128(0.24%) |   127(0.24%) |     0(0.00%) |   1(0.01%) |   126(0.12%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                   (inst_fifo_gen)                                            |                 proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_v13_2_2_synth |     29(0.05%) |    29(0.05%) |     0(0.00%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gaxis_fifo.gaxisf.axisf                                    |                           proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_top |    100(0.19%) |    99(0.19%) |     0(0.00%) |   1(0.01%) |   104(0.10%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                     grf.rf                                                   |                       proj_axi_fifo_mm_s0_config_audio_0_fifo_generator_ramfifo |    100(0.19%) |    99(0.19%) |     0(0.00%) |   1(0.01%) |   104(0.10%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.rd                               |                                     proj_axi_fifo_mm_s0_config_audio_0_rd_logic |     31(0.06%) |    31(0.06%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gr1_int.rfwft                                    |                                      proj_axi_fifo_mm_s0_config_audio_0_rd_fwft |     13(0.02%) |    13(0.02%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.gpe.rdpe                                        |                                     proj_axi_fifo_mm_s0_config_audio_0_rd_pe_ss |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.rsts                                            |                           proj_axi_fifo_mm_s0_config_audio_0_rd_status_flags_ss |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           (grss.rsts)                                        |                           proj_axi_fifo_mm_s0_config_audio_0_rd_status_flags_ss |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c1                                                 |                                    proj_axi_fifo_mm_s0_config_audio_0_compare_2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c2                                                 |                                    proj_axi_fifo_mm_s0_config_audio_0_compare_3 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         rpntr                                                |                                  proj_axi_fifo_mm_s0_config_audio_0_rd_bin_cntr |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |    18(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.wr                               |                                     proj_axi_fifo_mm_s0_config_audio_0_wr_logic |     57(0.11%) |    57(0.11%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.gpf.wrpf                                        |                                     proj_axi_fifo_mm_s0_config_audio_0_wr_pf_ss |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.wsts                                            |                           proj_axi_fifo_mm_s0_config_audio_0_wr_status_flags_ss |     10(0.02%) |    10(0.02%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           (gwss.wsts)                                        |                           proj_axi_fifo_mm_s0_config_audio_0_wr_status_flags_ss |      8(0.02%) |     8(0.02%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c0                                                 |                                      proj_axi_fifo_mm_s0_config_audio_0_compare |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c1                                                 |                                    proj_axi_fifo_mm_s0_config_audio_0_compare_0 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           gaf.c2                                             |                                    proj_axi_fifo_mm_s0_config_audio_0_compare_1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         wpntr                                                |                                  proj_axi_fifo_mm_s0_config_audio_0_wr_bin_cntr |     45(0.08%) |    45(0.08%) |     0(0.00%) |   0(0.00%) |    27(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.mem                                  |                                       proj_axi_fifo_mm_s0_config_audio_0_memory |      6(0.01%) |     5(0.01%) |     0(0.00%) |   1(0.01%) |    12(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                         (gntv_or_sync_fifo.mem)                              |                                       proj_axi_fifo_mm_s0_config_audio_0_memory |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     9(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gbm.gbmg.gbmga.ngecc.bmg                             |                           proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_v8_4_1 |      5(0.01%) |     4(0.01%) |     0(0.00%) |   1(0.01%) |     3(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                           inst_blk_mem_gen                                   |                     proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_v8_4_1_synth |      5(0.01%) |     4(0.01%) |     0(0.00%) |   1(0.01%) |     3(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                             gnbram.gnativebmg.native_blk_mem_gen             |                              proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_top |      5(0.01%) |     4(0.01%) |     0(0.00%) |   1(0.01%) |     3(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                               valid.cstr                                     |                     proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_generic_cstr |      5(0.01%) |     4(0.01%) |     0(0.00%) |   1(0.01%) |     3(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[0].ram.r                             |                       proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_prim_width |      5(0.01%) |     4(0.01%) |     0(0.00%) |   1(0.01%) |     3(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[0].ram.r)                         |                       proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_prim_width |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |                     proj_axi_fifo_mm_s0_config_audio_0_blk_mem_gen_prim_wrapper |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                       rstblk                                                 | proj_axi_fifo_mm_s0_config_audio_0_reset_blk_ramfifo__parameterized0__xdcDup__1 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (rstblk)                                             | proj_axi_fifo_mm_s0_config_audio_0_reset_blk_ramfifo__parameterized0__xdcDup__1 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_in|                          proj_axi_fifo_mm_s0_config_audio_0_xpm_cdc_sync_rst__2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         COMP_IPIF                                                            |                                proj_axi_fifo_mm_s0_config_audio_0_axi_lite_ipif |    148(0.28%) |   148(0.28%) |     0(0.00%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           I_SLAVE_ATTACHMENT                                                 |                             proj_axi_fifo_mm_s0_config_audio_0_slave_attachment |    148(0.28%) |   148(0.28%) |     0(0.00%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (I_SLAVE_ATTACHMENT)                                             |                             proj_axi_fifo_mm_s0_config_audio_0_slave_attachment |     11(0.02%) |    11(0.02%) |     0(0.00%) |   0(0.00%) |    47(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_DECODER                                                        |                              proj_axi_fifo_mm_s0_config_audio_0_address_decoder |    137(0.26%) |   137(0.26%) |     0(0.00%) |   0(0.00%) |    15(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (I_DECODER)                                                    |                              proj_axi_fifo_mm_s0_config_audio_0_address_decoder |    125(0.23%) |   125(0.23%) |     0(0.00%) |   0(0.00%) |    15(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                                    proj_axi_fifo_mm_s0_config_audio_0_pselect_f |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I |                    proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized9 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I |                   proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized10 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I |                   proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized11 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                    proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized0 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                    proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                    proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized3 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                    proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized4 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                    proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized5 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                    proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized6 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                    proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized7 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                    proj_axi_fifo_mm_s0_config_audio_0_pselect_f__parameterized8 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     axi_fifo_mm_s1_ip_output                                                 |                                                 proj_axi_fifo_mm_s1_ip_output_0 | 11905(22.38%) |  4087(7.68%) | 7680(44.14%) | 138(0.79%) |  1809(1.70%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|       U0                                                                     |                                   proj_axi_fifo_mm_s1_ip_output_0_axi_fifo_mm_s | 11905(22.38%) |  4087(7.68%) | 7680(44.14%) | 138(0.79%) |  1809(1.70%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|         COMP_IPIC2AXI_S                                                      |                                      proj_axi_fifo_mm_s1_ip_output_0_ipic2axi_s | 11764(22.11%) |  3946(7.42%) | 7680(44.14%) | 138(0.79%) |  1747(1.64%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|           (COMP_IPIC2AXI_S)                                                  |                                      proj_axi_fifo_mm_s1_ip_output_0_ipic2axi_s |     22(0.04%) |    22(0.04%) |     0(0.00%) |   0(0.00%) |   136(0.13%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           grxd.COMP_RX_FIFO                                                  |                                            proj_axi_fifo_mm_s1_ip_output_0_fifo |    762(1.43%) |   624(1.17%) |     0(0.00%) | 138(0.79%) |   970(0.91%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                      |                                         proj_axi_fifo_mm_s1_ip_output_0_axis_fg |    762(1.43%) |   624(1.17%) |     0(0.00%) | 138(0.79%) |   970(0.91%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|               (gfifo_gen.COMP_AXIS_FG_FIFO)                                  |                                         proj_axi_fifo_mm_s1_ip_output_0_axis_fg |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               COMP_FIFO                                                      |                          proj_axi_fifo_mm_s1_ip_output_0_fifo_generator_v13_2_2 |    762(1.43%) |   624(1.17%) |     0(0.00%) | 138(0.79%) |   969(0.91%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|                 inst_fifo_gen                                                |                    proj_axi_fifo_mm_s1_ip_output_0_fifo_generator_v13_2_2_synth |    762(1.43%) |   624(1.17%) |     0(0.00%) | 138(0.79%) |   969(0.91%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|                   gaxis_fifo.gaxisf.axisf                                    |                              proj_axi_fifo_mm_s1_ip_output_0_fifo_generator_top |    762(1.43%) |   624(1.17%) |     0(0.00%) | 138(0.79%) |   969(0.91%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|                     grf.rf                                                   |                          proj_axi_fifo_mm_s1_ip_output_0_fifo_generator_ramfifo |    762(1.43%) |   624(1.17%) |     0(0.00%) | 138(0.79%) |   969(0.91%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.rd                               |                                        proj_axi_fifo_mm_s1_ip_output_0_rd_logic |    123(0.23%) |   123(0.23%) |     0(0.00%) |   0(0.00%) |   126(0.12%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gdcf.dc                                          |                                      proj_axi_fifo_mm_s1_ip_output_0_dc_ss_fwft |      8(0.02%) |     8(0.02%) |     0(0.00%) |   0(0.00%) |    17(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           dc                                                 |                                       proj_axi_fifo_mm_s1_ip_output_0_updn_cntr |      8(0.02%) |     8(0.02%) |     0(0.00%) |   0(0.00%) |    17(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gr1_int.rfwft                                    |                                       proj_axi_fifo_mm_s1_ip_output_0_rd_fwft_4 |     31(0.06%) |    31(0.06%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.gpe.rdpe                                        |                                        proj_axi_fifo_mm_s1_ip_output_0_rd_pe_ss |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |    19(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.rsts                                            |                              proj_axi_fifo_mm_s1_ip_output_0_rd_status_flags_ss |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           (grss.rsts)                                        |                              proj_axi_fifo_mm_s1_ip_output_0_rd_status_flags_ss |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c1                                                 |                                       proj_axi_fifo_mm_s1_ip_output_0_compare_5 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c2                                                 |                                       proj_axi_fifo_mm_s1_ip_output_0_compare_6 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         rpntr                                                |                                     proj_axi_fifo_mm_s1_ip_output_0_rd_bin_cntr |     77(0.14%) |    77(0.14%) |     0(0.00%) |   0(0.00%) |    80(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.wr                               |                                        proj_axi_fifo_mm_s1_ip_output_0_wr_logic |    168(0.32%) |   168(0.32%) |     0(0.00%) |   0(0.00%) |    99(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.gpf.wrpf                                        |                                        proj_axi_fifo_mm_s1_ip_output_0_wr_pf_ss |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |    17(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.wsts                                            |                              proj_axi_fifo_mm_s1_ip_output_0_wr_status_flags_ss |     47(0.09%) |    47(0.09%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           (gwss.wsts)                                        |                              proj_axi_fifo_mm_s1_ip_output_0_wr_status_flags_ss |     46(0.09%) |    46(0.09%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c0                                                 |                                         proj_axi_fifo_mm_s1_ip_output_0_compare |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           c1                                                 |                                       proj_axi_fifo_mm_s1_ip_output_0_compare_3 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         wpntr                                                |                                     proj_axi_fifo_mm_s1_ip_output_0_wr_bin_cntr |    117(0.22%) |   117(0.22%) |     0(0.00%) |   0(0.00%) |    80(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.mem                                  |                                          proj_axi_fifo_mm_s1_ip_output_0_memory |    467(0.88%) |   329(0.62%) |     0(0.00%) | 138(0.79%) |   732(0.69%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|                         (gntv_or_sync_fifo.mem)                              |                                          proj_axi_fifo_mm_s1_ip_output_0_memory |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |    33(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gbm.gbmg.gbmga.ngecc.bmg                             |                              proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_v8_4_1 |    466(0.88%) |   328(0.62%) |     0(0.00%) | 138(0.79%) |   699(0.66%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|                           inst_blk_mem_gen                                   |                        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_v8_4_1_synth |    466(0.88%) |   328(0.62%) |     0(0.00%) | 138(0.79%) |   699(0.66%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|                             gnbram.gnativebmg.native_blk_mem_gen             |                                 proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_top |    466(0.88%) |   328(0.62%) |     0(0.00%) | 138(0.79%) |   699(0.66%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|                               valid.cstr                                     |                        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_generic_cstr |    466(0.88%) |   328(0.62%) |     0(0.00%) | 138(0.79%) |   699(0.66%) | 74(52.86%) | 0(0.00%) |     0(0.00%) |
|                                 has_mux_b.B                                  |                 proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_mux__parameterized0 |    112(0.21%) |   112(0.21%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[0].ram.r                             |                          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[0].ram.r)                         |                          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |                        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[10].ram.r                            |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized9 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[10].ram.r)                        |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized9 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized9 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[11].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized10 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[11].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized10 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized10 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[12].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized11 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[12].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized11 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized11 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[13].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized12 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[13].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized12 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized12 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[14].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized13 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[14].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized13 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized13 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[15].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized14 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[15].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized14 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized14 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[16].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized15 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[16].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized15 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized15 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[17].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized16 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[17].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized16 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized16 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[18].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized17 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[18].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized17 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized17 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[19].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized18 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[19].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized18 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized18 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[1].ram.r                             |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized0 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[1].ram.r)                         |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized0 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized0 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[20].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized19 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[20].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized19 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized19 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[21].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized20 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[21].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized20 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized20 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[22].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized21 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[22].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized21 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized21 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[23].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized22 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[23].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized22 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized22 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[24].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized23 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[24].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized23 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized23 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[25].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized24 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[25].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized24 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized24 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[26].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized25 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[26].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized25 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized25 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[27].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized26 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[27].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized26 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized26 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[28].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized27 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[28].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized27 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized27 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[29].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized28 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[29].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized28 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized28 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[2].ram.r                             |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized1 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[2].ram.r)                         |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized1 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[30].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized29 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[30].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized29 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized29 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[31].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized30 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[31].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized30 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized30 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[32].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized31 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[32].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized31 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized31 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[33].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized32 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[33].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized32 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized32 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[34].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized33 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[34].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized33 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized33 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[35].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized34 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[35].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized34 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized34 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[36].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized35 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[36].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized35 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized35 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[37].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized36 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[37].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized36 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized36 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[38].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized37 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[38].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized37 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized37 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[39].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized38 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[39].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized38 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized38 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[3].ram.r                             |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized2 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[3].ram.r)                         |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized2 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized2 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[40].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized39 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[40].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized39 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized39 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[41].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized40 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[41].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized40 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized40 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[42].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized41 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[42].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized41 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized41 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[43].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized42 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[43].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized42 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized42 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[44].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized43 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[44].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized43 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized43 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[45].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized44 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[45].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized44 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized44 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[46].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized45 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[46].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized45 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized45 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[47].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized46 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[47].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized46 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized46 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[48].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized47 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[48].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized47 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized47 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[49].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized48 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[49].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized48 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized48 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[4].ram.r                             |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized3 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[4].ram.r)                         |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized3 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized3 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[50].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized49 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[50].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized49 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized49 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[51].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized50 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[51].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized50 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized50 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[52].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized51 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[52].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized51 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized51 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[53].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized52 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[53].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized52 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized52 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[54].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized53 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[54].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized53 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized53 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[55].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized54 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[55].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized54 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized54 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[56].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized55 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[56].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized55 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized55 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[57].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized56 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[57].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized56 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized56 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[58].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized57 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[58].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized57 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized57 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[59].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized58 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[59].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized58 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized58 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[5].ram.r                             |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized4 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[5].ram.r)                         |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized4 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized4 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[60].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized59 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[60].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized59 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized59 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[61].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized60 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[61].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized60 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized60 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[62].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized61 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[62].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized61 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized61 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[63].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized62 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[63].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized62 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized62 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[64].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized63 |      7(0.01%) |     5(0.01%) |     0(0.00%) |   2(0.01%) |    11(0.01%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[64].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized63 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized63 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[65].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized64 |      7(0.01%) |     5(0.01%) |     0(0.00%) |   2(0.01%) |    11(0.01%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[65].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized64 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized64 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[66].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized65 |      7(0.01%) |     5(0.01%) |     0(0.00%) |   2(0.01%) |    11(0.01%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[66].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized65 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized65 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[67].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized66 |      7(0.01%) |     5(0.01%) |     0(0.00%) |   2(0.01%) |    11(0.01%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[67].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized66 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized66 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[68].ram.r                            |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized67 |      7(0.01%) |     5(0.01%) |     0(0.00%) |   2(0.01%) |    11(0.01%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[68].ram.r)                        |         proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized67 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |       proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized67 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   2(1.43%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[6].ram.r                             |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized5 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[6].ram.r)                         |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized5 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized5 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[7].ram.r                             |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized6 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[7].ram.r)                         |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized6 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized6 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[8].ram.r                             |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized7 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[8].ram.r)                         |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized7 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized7 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                 ramloop[9].ram.r                             |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized8 |      5(0.01%) |     3(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                                   (ramloop[9].ram.r)                         |          proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_width__parameterized8 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   prim_noinit.ram                            |        proj_axi_fifo_mm_s1_ip_output_0_blk_mem_gen_prim_wrapper__parameterized8 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   1(0.71%) | 0(0.00%) |     0(0.00%) |
|                       rstblk                                                 |                               proj_axi_fifo_mm_s1_ip_output_0_reset_blk_ramfifo |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (rstblk)                                             |                               proj_axi_fifo_mm_s1_ip_output_0_reset_blk_ramfifo |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_in|                                proj_axi_fifo_mm_s1_ip_output_0_xpm_cdc_sync_rst |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           grxd.COMP_rx_len_fifo                                              |                                    proj_axi_fifo_mm_s1_ip_output_0_sync_fifo_fg | 10980(20.64%) |  3300(6.20%) | 7680(44.14%) |   0(0.00%) |   641(0.60%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM           |          proj_axi_fifo_mm_s1_ip_output_0_fifo_generator_v13_2_2__parameterized0 | 10980(20.64%) |  3300(6.20%) | 7680(44.14%) |   0(0.00%) |   641(0.60%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_fifo_gen                                                  |    proj_axi_fifo_mm_s1_ip_output_0_fifo_generator_v13_2_2_synth__parameterized0 | 10980(20.64%) |  3300(6.20%) | 7680(44.14%) |   0(0.00%) |   641(0.60%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gconvfifo.rf                                                 |              proj_axi_fifo_mm_s1_ip_output_0_fifo_generator_top__parameterized0 | 10980(20.64%) |  3300(6.20%) | 7680(44.14%) |   0(0.00%) |   641(0.60%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   grf.rf                                                     |          proj_axi_fifo_mm_s1_ip_output_0_fifo_generator_ramfifo__parameterized0 | 10980(20.64%) |  3300(6.20%) | 7680(44.14%) |   0(0.00%) |   641(0.60%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gntv_or_sync_fifo.gl0.rd                                 |                        proj_axi_fifo_mm_s1_ip_output_0_rd_logic__parameterized0 |     21(0.04%) |    21(0.04%) |     0(0.00%) |   0(0.00%) |   307(0.29%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gr1.gr1_int.rfwft                                      |                                         proj_axi_fifo_mm_s1_ip_output_0_rd_fwft |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       grss.rsts                                              |              proj_axi_fifo_mm_s1_ip_output_0_rd_status_flags_ss__parameterized0 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (grss.rsts)                                          |              proj_axi_fifo_mm_s1_ip_output_0_rd_status_flags_ss__parameterized0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         c1                                                   |                       proj_axi_fifo_mm_s1_ip_output_0_compare__parameterized0_1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         c2                                                   |                       proj_axi_fifo_mm_s1_ip_output_0_compare__parameterized0_2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       rpntr                                                  |                     proj_axi_fifo_mm_s1_ip_output_0_rd_bin_cntr__parameterized0 |      8(0.02%) |     8(0.02%) |     0(0.00%) |   0(0.00%) |   297(0.28%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gntv_or_sync_fifo.gl0.wr                                 |                        proj_axi_fifo_mm_s1_ip_output_0_wr_logic__parameterized0 |   1767(3.32%) |  1767(3.32%) |     0(0.00%) |   0(0.00%) |   290(0.27%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gwss.wsts                                              |              proj_axi_fifo_mm_s1_ip_output_0_wr_status_flags_ss__parameterized0 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (gwss.wsts)                                          |              proj_axi_fifo_mm_s1_ip_output_0_wr_status_flags_ss__parameterized0 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         c0                                                   |                         proj_axi_fifo_mm_s1_ip_output_0_compare__parameterized0 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         c1                                                   |                       proj_axi_fifo_mm_s1_ip_output_0_compare__parameterized0_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       wpntr                                                  |                     proj_axi_fifo_mm_s1_ip_output_0_wr_bin_cntr__parameterized0 |   1763(3.31%) |  1763(3.31%) |     0(0.00%) |   0(0.00%) |   288(0.27%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gntv_or_sync_fifo.mem                                    |                          proj_axi_fifo_mm_s1_ip_output_0_memory__parameterized0 |  9192(17.28%) |  1512(2.84%) | 7680(44.14%) |   0(0.00%) |    44(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       (gntv_or_sync_fifo.mem)                                |                          proj_axi_fifo_mm_s1_ip_output_0_memory__parameterized0 |     16(0.03%) |    16(0.03%) |     0(0.00%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gdm.dm_gen.dm                                          |                                            proj_axi_fifo_mm_s1_ip_output_0_dmem |  9176(17.25%) |  1496(2.81%) | 7680(44.14%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         COMP_IPIF                                                            |                                   proj_axi_fifo_mm_s1_ip_output_0_axi_lite_ipif |    141(0.27%) |   141(0.27%) |     0(0.00%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           I_SLAVE_ATTACHMENT                                                 |                                proj_axi_fifo_mm_s1_ip_output_0_slave_attachment |    141(0.27%) |   141(0.27%) |     0(0.00%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (I_SLAVE_ATTACHMENT)                                             |                                proj_axi_fifo_mm_s1_ip_output_0_slave_attachment |     11(0.02%) |    11(0.02%) |     0(0.00%) |   0(0.00%) |    47(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             I_DECODER                                                        |                                 proj_axi_fifo_mm_s1_ip_output_0_address_decoder |    130(0.24%) |   130(0.24%) |     0(0.00%) |   0(0.00%) |    15(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (I_DECODER)                                                    |                                 proj_axi_fifo_mm_s1_ip_output_0_address_decoder |    118(0.22%) |   118(0.22%) |     0(0.00%) |   0(0.00%) |    15(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                                       proj_axi_fifo_mm_s1_ip_output_0_pselect_f |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I |                       proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized9 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I |                      proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized10 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I |                      proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized11 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                       proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized0 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                       proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                       proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized3 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                       proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized4 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                       proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized5 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                       proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized6 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                       proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized7 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                       proj_axi_fifo_mm_s1_ip_output_0_pselect_f__parameterized8 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     axi_smc                                                                  |                                                                  proj_axi_smc_0 |   2167(4.07%) |  1770(3.33%) |   374(2.15%) |  23(0.13%) |  2781(2.61%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       inst                                                                   |                                                          proj_axi_smc_0_bd_da37 |   2167(4.07%) |  1770(3.33%) |   374(2.15%) |  23(0.13%) |  2781(2.61%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         (inst)                                                               |                                                          proj_axi_smc_0_bd_da37 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         clk_map                                                              |                                              proj_axi_smc_0_clk_map_imp_16SAMFA |     13(0.02%) |    12(0.02%) |     0(0.00%) |   1(0.01%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           psr_aclk                                                           |                                               proj_axi_smc_0_bd_da37_psr_aclk_0 |     13(0.02%) |    12(0.02%) |     0(0.00%) |   1(0.01%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             U0                                                               |                                                   proj_axi_smc_0_proc_sys_reset |     13(0.02%) |    12(0.02%) |     0(0.00%) |   1(0.01%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (U0)                                                           |                                                   proj_axi_smc_0_proc_sys_reset |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               EXT_LPF                                                        |                                                              proj_axi_smc_0_lpf |      3(0.01%) |     2(0.01%) |     0(0.00%) |   1(0.01%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (EXT_LPF)                                                    |                                                              proj_axi_smc_0_lpf |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                    |                                                         proj_axi_smc_0_cdc_sync |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SEQ                                                            |                                                     proj_axi_smc_0_sequence_psr |     10(0.02%) |    10(0.02%) |     0(0.00%) |   0(0.00%) |    15(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (SEQ)                                                        |                                                     proj_axi_smc_0_sequence_psr |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     9(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 SEQ_COUNTER                                                  |                                                          proj_axi_smc_0_upcnt_n |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         m00_exit_pipeline                                                    |                                     proj_axi_smc_0_m00_exit_pipeline_imp_RCYA59 |    468(0.88%) |   450(0.85%) |     0(0.00%) |  18(0.10%) |   647(0.61%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           m00_exit                                                           |                                                   proj_axi_smc_0_bd_da37_m00e_0 |    468(0.88%) |   450(0.85%) |     0(0.00%) |  18(0.10%) |   647(0.61%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                                               proj_axi_smc_0_sc_exit_v1_0_7_top |    468(0.88%) |   450(0.85%) |     0(0.00%) |  18(0.10%) |   647(0.61%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                                               proj_axi_smc_0_sc_exit_v1_0_7_top |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ar_reg                                                         |                                 proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_131 |     48(0.09%) |    48(0.09%) |     0(0.00%) |   0(0.00%) |    98(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aw_reg                                                         |                                 proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_132 |     48(0.09%) |    48(0.09%) |     0(0.00%) |   0(0.00%) |    98(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               b_reg                                                          |                                 proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_133 |      8(0.02%) |     8(0.02%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               exit_inst                                                      |                                              proj_axi_smc_0_sc_exit_v1_0_7_exit |     50(0.09%) |    42(0.08%) |     0(0.00%) |   8(0.05%) |    27(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (exit_inst)                                                  |                                              proj_axi_smc_0_sc_exit_v1_0_7_exit |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_r_cmd_fifo.r_cmd_fifo                                    |                 proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo__parameterized1 |     31(0.06%) |    24(0.05%) |     0(0.00%) |   7(0.04%) |    16(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (gen_r_cmd_fifo.r_cmd_fifo)                                |                 proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo__parameterized1 |     16(0.03%) |    16(0.03%) |     0(0.00%) |   0(0.00%) |    16(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[11].srl_nx1                                       |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_149 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[12].srl_nx1                                       |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_150 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[13].srl_nx1                                       |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_151 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[14].srl_nx1                                       |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_152 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[15].srl_nx1                                       |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_153 |      3(0.01%) |     2(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[1].srl_nx1                                        |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_154 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[8].srl_nx1                                        |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_161 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_w_cmd_fifo.w_cmd_fifo                                    |                 proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo__parameterized2 |     19(0.04%) |    18(0.03%) |     0(0.00%) |   1(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (gen_w_cmd_fifo.w_cmd_fifo)                                |                 proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo__parameterized2 |     16(0.03%) |    16(0.03%) |     0(0.00%) |   0(0.00%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[1].srl_nx1                                        |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_147 |      3(0.01%) |     2(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               r_reg                                                          |                                 proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_134 |     27(0.05%) |    27(0.05%) |     0(0.00%) |   0(0.00%) |    74(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               splitter_inst                                                  |                                          proj_axi_smc_0_sc_exit_v1_0_7_splitter |    262(0.49%) |   252(0.47%) |     0(0.00%) |  10(0.06%) |   262(0.25%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (splitter_inst)                                              |                                          proj_axi_smc_0_sc_exit_v1_0_7_splitter |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_axi3.axi3_conv_inst                                      |                                         proj_axi_smc_0_sc_exit_v1_0_7_axi3_conv |    262(0.49%) |   252(0.47%) |     0(0.00%) |  10(0.06%) |   255(0.24%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                        |                       proj_axi_smc_0_sc_exit_v1_0_7_a_axi3_conv__parameterized0 |    103(0.19%) |   102(0.19%) |     0(0.00%) |   1(0.01%) |   112(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (USE_READ.USE_SPLIT_R.read_addr_inst)                    |                       proj_axi_smc_0_sc_exit_v1_0_7_a_axi3_conv__parameterized0 |     70(0.13%) |    70(0.13%) |     0(0.00%) |   0(0.00%) |   102(0.10%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     USE_R_CHANNEL.cmd_queue                                  |                 proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo__parameterized0 |     33(0.06%) |    32(0.06%) |     0(0.00%) |   1(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       (USE_R_CHANNEL.cmd_queue)                              |                 proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo__parameterized0 |     27(0.05%) |    27(0.05%) |     0(0.00%) |   0(0.00%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_srls[0].srl_nx1                                    |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_146 |      6(0.01%) |     5(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                      |                                       proj_axi_smc_0_sc_exit_v1_0_7_b_downsizer |     10(0.02%) |    10(0.02%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   USE_WRITE.write_addr_inst                                  |                                       proj_axi_smc_0_sc_exit_v1_0_7_a_axi3_conv |    136(0.26%) |   127(0.24%) |     0(0.00%) |   9(0.05%) |   127(0.12%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (USE_WRITE.write_addr_inst)                              |                                       proj_axi_smc_0_sc_exit_v1_0_7_a_axi3_conv |     69(0.13%) |    69(0.13%) |     0(0.00%) |   0(0.00%) |   100(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     USE_BURSTS.cmd_queue                                     |                                 proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo |     31(0.06%) |    27(0.05%) |     0(0.00%) |   4(0.02%) |    13(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       (USE_BURSTS.cmd_queue)                                 |                                 proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo |     18(0.03%) |    18(0.03%) |     0(0.00%) |   0(0.00%) |    13(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_srls[0].srl_nx1                                    |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_142 |      3(0.01%) |     2(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_srls[1].srl_nx1                                    |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_143 |      3(0.01%) |     2(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_srls[2].srl_nx1                                    |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_144 |      3(0.01%) |     2(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_srls[3].srl_nx1                                    |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_145 |      4(0.01%) |     3(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     USE_B_CHANNEL.cmd_b_queue                                |                             proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo_136 |     37(0.07%) |    32(0.06%) |     0(0.00%) |   5(0.03%) |    14(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       (USE_B_CHANNEL.cmd_b_queue)                            |                             proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo_136 |     23(0.04%) |    23(0.04%) |     0(0.00%) |   0(0.00%) |    14(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_srls[0].srl_nx1                                    |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_137 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_srls[1].srl_nx1                                    |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_138 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_srls[2].srl_nx1                                    |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_139 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_srls[3].srl_nx1                                    |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_140 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gen_srls[4].srl_nx1                                    |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_141 |      6(0.01%) |     5(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   USE_WRITE.write_data_inst                                  |                                       proj_axi_smc_0_sc_exit_v1_0_7_w_axi3_conv |     13(0.02%) |    13(0.02%) |     0(0.00%) |   0(0.00%) |     9(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               w_reg                                                          |                                 proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_135 |     25(0.05%) |    25(0.05%) |     0(0.00%) |   0(0.00%) |    78(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         m00_nodes                                                            |                                             proj_axi_smc_0_m00_nodes_imp_E28LWX |    537(1.01%) |   382(0.72%) |   154(0.89%) |   1(0.01%) |   482(0.45%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           m00_ar_node                                                        |                                                 proj_axi_smc_0_bd_da37_m00arn_0 |    117(0.22%) |    73(0.14%) |    44(0.25%) |   0(0.00%) |   113(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                                               proj_axi_smc_0_sc_node_v1_0_9_top |    117(0.22%) |    73(0.14%) |    44(0.25%) |   0(0.00%) |   113(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                                               proj_axi_smc_0_sc_node_v1_0_9_top |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |                                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler |    106(0.20%) |    62(0.12%) |    44(0.25%) |   0(0.00%) |   102(0.10%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |                                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full       |                                   proj_axi_smc_0_sc_node_v1_0_9_fifo__xdcDup__1 |     34(0.06%) |    34(0.06%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__xdcDup__1 |     34(0.06%) |    34(0.06%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__xdcDup__1 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_128 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_129 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_130 |     18(0.03%) |    18(0.03%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized0__xdcDup__1 |     71(0.13%) |    27(0.05%) |    44(0.25%) |   0(0.00%) |    78(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized0__xdcDup__1 |     71(0.13%) |    27(0.05%) |    44(0.25%) |   0(0.00%) |    78(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized0__xdcDup__1 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_125 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_126 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                                proj_axi_smc_0_xpm_memory_sdpram__parameterized0 |     44(0.08%) |     0(0.00%) |    44(0.25%) |   0(0.00%) |    57(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                                  proj_axi_smc_0_xpm_memory_base__parameterized0 |     44(0.08%) |     0(0.00%) |    44(0.25%) |   0(0.00%) |    57(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_127 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_ingress                                                 |                                           proj_axi_smc_0_sc_node_v1_0_9_ingress |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   inst_pipeline_valid                                        |                                      proj_axi_smc_0_sc_util_v1_0_3_pipeline_124 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                                        proj_axi_smc_0_sc_node_v1_0_9_si_handler |     11(0.02%) |    11(0.02%) |     0(0.00%) |   0(0.00%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter       |                                    proj_axi_smc_0_sc_node_v1_0_9_arb_alg_rr_121 |      7(0.01%) |     7(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_r|                                       proj_axi_smc_0_sc_util_v1_0_3_counter_122 |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_r|                                       proj_axi_smc_0_sc_util_v1_0_3_counter_123 |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           m00_aw_node                                                        |                                                 proj_axi_smc_0_bd_da37_m00awn_0 |    130(0.24%) |    89(0.17%) |    40(0.23%) |   1(0.01%) |   114(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized0 |    130(0.24%) |    89(0.17%) |    40(0.23%) |   1(0.01%) |   114(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized0 |    103(0.19%) |    63(0.12%) |    40(0.23%) |   0(0.00%) |    96(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized0 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full       |                                   proj_axi_smc_0_sc_node_v1_0_9_fifo__xdcDup__2 |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__xdcDup__2 |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__xdcDup__2 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_118 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_119 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_120 |     20(0.04%) |    20(0.04%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                              proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized0 |     66(0.12%) |    26(0.05%) |    40(0.23%) |   0(0.00%) |    73(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized0 |     66(0.12%) |    26(0.05%) |    40(0.23%) |   0(0.00%) |    73(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized0 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_115 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_116 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                             proj_axi_smc_0_xpm_memory_sdpram__parameterized0__2 |     40(0.08%) |     0(0.00%) |    40(0.23%) |   0(0.00%) |    52(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                               proj_axi_smc_0_xpm_memory_base__parameterized0__2 |     40(0.08%) |     0(0.00%) |    40(0.23%) |   0(0.00%) |    52(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_117 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_ingress                                                 |                           proj_axi_smc_0_sc_node_v1_0_9_ingress__parameterized0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   inst_pipeline_valid                                        |                                      proj_axi_smc_0_sc_util_v1_0_3_pipeline_114 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized0 |     27(0.05%) |    26(0.05%) |     0(0.00%) |   1(0.01%) |    17(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_si_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                       |                 proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo__parameterized3 |     21(0.04%) |    20(0.04%) |     0(0.00%) |   1(0.01%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (gen_m_axis_arb_fifo.inst_axis_arb_fifo)                   |                 proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo__parameterized3 |     18(0.03%) |    18(0.03%) |     0(0.00%) |   0(0.00%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[0].srl_nx1                                        |                                       proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_113 |      3(0.01%) |     2(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter       |                                        proj_axi_smc_0_sc_node_v1_0_9_arb_alg_rr |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_r|                                           proj_axi_smc_0_sc_util_v1_0_3_counter |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           m00_b_node                                                         |                                                  proj_axi_smc_0_bd_da37_m00bn_0 |     78(0.15%) |    70(0.13%) |     8(0.05%) |   0(0.00%) |    61(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized1 |     78(0.15%) |    70(0.13%) |     8(0.05%) |   0(0.00%) |    61(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized1 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized1 |     77(0.14%) |    69(0.13%) |     8(0.05%) |   0(0.00%) |    59(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                   |                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized1__xdcDup__1 |     30(0.06%) |    26(0.05%) |     4(0.02%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized1__xdcDup__1 |     30(0.06%) |    26(0.05%) |     4(0.02%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized1__xdcDup__1 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_110 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_111 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                                proj_axi_smc_0_xpm_memory_sdpram__parameterized1 |      4(0.01%) |     0(0.00%) |     4(0.02%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                                  proj_axi_smc_0_xpm_memory_base__parameterized1 |      4(0.01%) |     0(0.00%) |     4(0.02%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_112 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                              proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized2 |     38(0.07%) |    34(0.06%) |     4(0.02%) |   0(0.00%) |    27(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized2 |     38(0.07%) |    34(0.06%) |     4(0.02%) |   0(0.00%) |    27(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized2 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_107 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_108 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                                proj_axi_smc_0_xpm_memory_sdpram__parameterized2 |      4(0.01%) |     0(0.00%) |     4(0.02%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                                  proj_axi_smc_0_xpm_memory_base__parameterized2 |      4(0.01%) |     0(0.00%) |     4(0.02%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_109 |     19(0.04%) |    19(0.04%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_send                               |                    proj_axi_smc_0_sc_node_v1_0_9_reg_slice3__parameterized0_106 |      8(0.02%) |     8(0.02%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                    proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized1_104 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_arb_stall_late                                          |                                      proj_axi_smc_0_sc_util_v1_0_3_pipeline_105 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           m00_r_node                                                         |                                                  proj_axi_smc_0_bd_da37_m00rn_0 |    108(0.20%) |    76(0.14%) |    32(0.18%) |   0(0.00%) |   100(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized2 |    108(0.20%) |    76(0.14%) |    32(0.18%) |   0(0.00%) |   100(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized2 |    107(0.20%) |    75(0.14%) |    32(0.18%) |   0(0.00%) |    98(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized2 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                   |                              proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized1 |     32(0.06%) |    28(0.05%) |     4(0.02%) |   0(0.00%) |    23(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized1 |     32(0.06%) |    28(0.05%) |     4(0.02%) |   0(0.00%) |    23(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized1 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_101 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_102 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                             proj_axi_smc_0_xpm_memory_sdpram__parameterized1__2 |      4(0.01%) |     0(0.00%) |     4(0.02%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                               proj_axi_smc_0_xpm_memory_base__parameterized1__2 |      4(0.01%) |     0(0.00%) |     4(0.02%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_103 |     13(0.02%) |    13(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized3__xdcDup__1 |     62(0.12%) |    34(0.06%) |    28(0.16%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized3__xdcDup__1 |     62(0.12%) |    34(0.06%) |    28(0.16%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized3__xdcDup__1 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_98 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_99 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                                proj_axi_smc_0_xpm_memory_sdpram__parameterized3 |     28(0.05%) |     0(0.00%) |    28(0.16%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                                  proj_axi_smc_0_xpm_memory_base__parameterized3 |     28(0.05%) |     0(0.00%) |    28(0.16%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                       proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_100 |     21(0.04%) |    21(0.04%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_send                               |                        proj_axi_smc_0_sc_node_v1_0_9_reg_slice3__parameterized0 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |    11(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                     proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized2_96 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_arb_stall_late                                          |                                       proj_axi_smc_0_sc_util_v1_0_3_pipeline_97 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           m00_w_node                                                         |                                                  proj_axi_smc_0_bd_da37_m00wn_0 |    104(0.20%) |    74(0.14%) |    30(0.17%) |   0(0.00%) |    94(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized3 |    104(0.20%) |    74(0.14%) |    30(0.17%) |   0(0.00%) |    94(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized3 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized3 |     89(0.17%) |    61(0.11%) |    28(0.16%) |   0(0.00%) |    80(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized3 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full       |                                   proj_axi_smc_0_sc_node_v1_0_9_fifo__xdcDup__3 |     34(0.06%) |    34(0.06%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__xdcDup__3 |     34(0.06%) |    34(0.06%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__xdcDup__3 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_93 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_94 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_95 |     18(0.03%) |    18(0.03%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized5__xdcDup__1 |     54(0.10%) |    26(0.05%) |    28(0.16%) |   0(0.00%) |    57(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized5__xdcDup__1 |     54(0.10%) |    26(0.05%) |    28(0.16%) |   0(0.00%) |    57(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized5__xdcDup__1 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_90 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_91 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                                proj_axi_smc_0_xpm_memory_sdpram__parameterized5 |     28(0.05%) |     0(0.00%) |    28(0.16%) |   0(0.00%) |    36(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                                  proj_axi_smc_0_xpm_memory_base__parameterized5 |     28(0.05%) |     0(0.00%) |    28(0.16%) |   0(0.00%) |    36(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_92 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_ingress                                                 |                           proj_axi_smc_0_sc_node_v1_0_9_ingress__parameterized3 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   inst_pipeline_valid                                        |                                       proj_axi_smc_0_sc_util_v1_0_3_pipeline_89 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized3 |     15(0.03%) |    13(0.02%) |     2(0.01%) |   0(0.00%) |    13(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_si_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized3 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_t|                                       proj_axi_smc_0_sc_util_v1_0_3_pipeline_87 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fif|                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized4__xdcDup__1 |     14(0.03%) |    12(0.02%) |     2(0.01%) |   0(0.00%) |    11(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized4__xdcDup__1 |     14(0.03%) |    12(0.02%) |     2(0.01%) |   0(0.00%) |    11(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized4__xdcDup__1 |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                           proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized3 |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized3_88 |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                                proj_axi_smc_0_xpm_memory_sdpram__parameterized4 |      2(0.01%) |     0(0.00%) |     2(0.01%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                                  proj_axi_smc_0_xpm_memory_base__parameterized4 |      2(0.01%) |     0(0.00%) |     2(0.01%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                           proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized4 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         s00_entry_pipeline                                                   |                                   proj_axi_smc_0_s00_entry_pipeline_imp_1QMFWF2 |    292(0.55%) |   289(0.54%) |     0(0.00%) |   3(0.02%) |   480(0.45%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s00_mmu                                                            |                                                 proj_axi_smc_0_bd_da37_s00mmu_0 |    261(0.49%) |   261(0.49%) |     0(0.00%) |   0(0.00%) |   467(0.44%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                                             proj_axi_smc_0_sc_mmu_v1_0_6_top__1 |    261(0.49%) |   261(0.49%) |     0(0.00%) |   0(0.00%) |   467(0.44%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                                             proj_axi_smc_0_sc_mmu_v1_0_6_top__1 |     11(0.02%) |    11(0.02%) |     0(0.00%) |   0(0.00%) |    26(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ar_reg_stall                                                   |                                  proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_79 |     33(0.06%) |    33(0.06%) |     0(0.00%) |   0(0.00%) |    66(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ar_sreg                                                        |                                  proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_80 |     28(0.05%) |    28(0.05%) |     0(0.00%) |   0(0.00%) |    68(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aw_reg_stall                                                   |                                  proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_81 |     39(0.07%) |    39(0.07%) |     0(0.00%) |   0(0.00%) |    66(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aw_sreg                                                        |                                  proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_82 |     27(0.05%) |    27(0.05%) |     0(0.00%) |   0(0.00%) |    68(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               b_sreg                                                         |                                  proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_83 |     11(0.02%) |    11(0.02%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gen_endpoint.decerr_slave_inst                                 |                                    proj_axi_smc_0_sc_mmu_v1_0_6_decerr_slave_84 |     35(0.07%) |    35(0.07%) |     0(0.00%) |   0(0.00%) |    17(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               r_sreg                                                         |                                  proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_85 |     46(0.09%) |    46(0.09%) |     0(0.00%) |   0(0.00%) |    74(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               w_sreg                                                         |                                  proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_86 |     31(0.06%) |    31(0.06%) |     0(0.00%) |   0(0.00%) |    74(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s00_si_converter                                                   |                                                 proj_axi_smc_0_bd_da37_s00sic_0 |     31(0.06%) |    28(0.05%) |     0(0.00%) |   3(0.02%) |    13(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                                    proj_axi_smc_0_sc_si_converter_v1_0_6_top__1 |     31(0.06%) |    28(0.05%) |     0(0.00%) |   3(0.02%) |    13(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                                    proj_axi_smc_0_sc_si_converter_v1_0_6_top__1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               splitter_inst                                                  |                               proj_axi_smc_0_sc_si_converter_v1_0_6_splitter_64 |     30(0.06%) |    27(0.05%) |     0(0.00%) |   3(0.02%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo|              proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo__parameterized4_65 |     30(0.06%) |    27(0.05%) |     0(0.00%) |   3(0.02%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_f|              proj_axi_smc_0_sc_util_v1_0_3_axic_reg_srl_fifo__parameterized4_65 |     24(0.05%) |    24(0.05%) |     0(0.00%) |   0(0.00%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[0].srl_nx1                                        |                                           proj_axi_smc_0_sc_util_v1_0_3_srl_rtl |      1(0.01%) |     0(0.00%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[13].srl_nx1                                       |                                        proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_69 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[4].srl_nx1                                        |                                        proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_73 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[5].srl_nx1                                        |                                        proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_74 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_srls[6].srl_nx1                                        |                                        proj_axi_smc_0_sc_util_v1_0_3_srl_rtl_75 |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         s00_nodes                                                            |                                            proj_axi_smc_0_s00_nodes_imp_1VPP6MC |    477(0.90%) |   329(0.62%) |   148(0.85%) |   0(0.00%) |   447(0.42%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s00_ar_node                                                        |                                                   proj_axi_smc_0_bd_da37_sarn_0 |    111(0.21%) |    67(0.13%) |    44(0.25%) |   0(0.00%) |   115(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                    proj_axi_smc_0_sc_node_v1_0_9_top__parameterized4__xdcDup__1 |    111(0.21%) |    67(0.13%) |    44(0.25%) |   0(0.00%) |   115(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                    proj_axi_smc_0_sc_node_v1_0_9_top__parameterized4__xdcDup__1 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |             proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized4__xdcDup__1 |    110(0.21%) |    66(0.12%) |    44(0.25%) |   0(0.00%) |   113(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |             proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized4__xdcDup__1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                   |                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized6__xdcDup__1 |     26(0.05%) |    26(0.05%) |     0(0.00%) |   0(0.00%) |    20(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized6__xdcDup__1 |     26(0.05%) |    26(0.05%) |     0(0.00%) |   0(0.00%) |    20(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized6__xdcDup__1 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_61 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_62 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_63 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized7__xdcDup__1 |     78(0.15%) |    34(0.06%) |    44(0.25%) |   0(0.00%) |    87(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized7__xdcDup__1 |     78(0.15%) |    34(0.06%) |    44(0.25%) |   0(0.00%) |    87(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized7__xdcDup__1 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_58 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_59 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                                proj_axi_smc_0_xpm_memory_sdpram__parameterized7 |     44(0.08%) |     0(0.00%) |    44(0.25%) |   0(0.00%) |    65(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                                  proj_axi_smc_0_xpm_memory_base__parameterized7 |     44(0.08%) |     0(0.00%) |    44(0.25%) |   0(0.00%) |    65(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_60 |     19(0.04%) |    19(0.04%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_send                               |                     proj_axi_smc_0_sc_node_v1_0_9_reg_slice3__parameterized1_57 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                     proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized4_55 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_arb_stall_late                                          |                                       proj_axi_smc_0_sc_util_v1_0_3_pipeline_56 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s00_aw_node                                                        |                                                   proj_axi_smc_0_bd_da37_sawn_0 |    107(0.20%) |    67(0.13%) |    40(0.23%) |   0(0.00%) |   109(0.10%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized5 |    107(0.20%) |    67(0.13%) |    40(0.23%) |   0(0.00%) |   109(0.10%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized5 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized5 |    106(0.20%) |    66(0.12%) |    40(0.23%) |   0(0.00%) |   107(0.10%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized5 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                   |                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized6__xdcDup__2 |     26(0.05%) |    26(0.05%) |     0(0.00%) |   0(0.00%) |    20(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized6__xdcDup__2 |     26(0.05%) |    26(0.05%) |     0(0.00%) |   0(0.00%) |    20(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized6__xdcDup__2 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_52 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_53 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_54 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized7__xdcDup__2 |     74(0.14%) |    34(0.06%) |    40(0.23%) |   0(0.00%) |    81(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized7__xdcDup__2 |     74(0.14%) |    34(0.06%) |    40(0.23%) |   0(0.00%) |    81(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized7__xdcDup__2 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_49 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_50 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                             proj_axi_smc_0_xpm_memory_sdpram__parameterized7__4 |     40(0.08%) |     0(0.00%) |    40(0.23%) |   0(0.00%) |    59(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                               proj_axi_smc_0_xpm_memory_base__parameterized7__4 |     40(0.08%) |     0(0.00%) |    40(0.23%) |   0(0.00%) |    59(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_51 |     19(0.04%) |    19(0.04%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_send                               |                     proj_axi_smc_0_sc_node_v1_0_9_reg_slice3__parameterized1_48 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized5 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_arb_stall_late                                          |                                       proj_axi_smc_0_sc_util_v1_0_3_pipeline_47 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s00_b_node                                                         |                                                    proj_axi_smc_0_bd_da37_sbn_0 |     68(0.13%) |    64(0.12%) |     4(0.02%) |   0(0.00%) |    49(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized6 |     68(0.13%) |    64(0.12%) |     4(0.02%) |   0(0.00%) |    49(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized6 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized6 |     67(0.13%) |    63(0.12%) |     4(0.02%) |   0(0.00%) |    47(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized6 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full       |                                   proj_axi_smc_0_sc_node_v1_0_9_fifo__xdcDup__4 |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__xdcDup__4 |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__xdcDup__4 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_44 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_45 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_46 |     20(0.04%) |    20(0.04%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                              proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized8 |     30(0.06%) |    26(0.05%) |     4(0.02%) |   0(0.00%) |    23(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized8 |     30(0.06%) |    26(0.05%) |     4(0.02%) |   0(0.00%) |    23(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized8 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_41 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_42 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                                proj_axi_smc_0_xpm_memory_sdpram__parameterized8 |      4(0.01%) |     0(0.00%) |     4(0.02%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                                  proj_axi_smc_0_xpm_memory_base__parameterized8 |      4(0.01%) |     0(0.00%) |     4(0.02%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_43 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_ingress                                                 |                           proj_axi_smc_0_sc_node_v1_0_9_ingress__parameterized6 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   inst_pipeline_valid                                        |                                       proj_axi_smc_0_sc_util_v1_0_3_pipeline_40 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_arb_stall_late                                          |                                       proj_axi_smc_0_sc_util_v1_0_3_pipeline_39 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s00_r_node                                                         |                                                    proj_axi_smc_0_bd_da37_srn_0 |     92(0.17%) |    64(0.12%) |    28(0.16%) |   0(0.00%) |    82(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                    proj_axi_smc_0_sc_node_v1_0_9_top__parameterized7__xdcDup__1 |     92(0.17%) |    64(0.12%) |    28(0.16%) |   0(0.00%) |    82(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                    proj_axi_smc_0_sc_node_v1_0_9_top__parameterized7__xdcDup__1 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |             proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized7__xdcDup__1 |     91(0.17%) |    63(0.12%) |    28(0.16%) |   0(0.00%) |    80(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |             proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized7__xdcDup__1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full       |                                   proj_axi_smc_0_sc_node_v1_0_9_fifo__xdcDup__5 |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__xdcDup__5 |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__xdcDup__5 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_36 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_37 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_38 |     20(0.04%) |    20(0.04%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized5__xdcDup__2 |     54(0.10%) |    26(0.05%) |    28(0.16%) |   0(0.00%) |    56(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized5__xdcDup__2 |     54(0.10%) |    26(0.05%) |    28(0.16%) |   0(0.00%) |    56(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized5__xdcDup__2 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_33 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_34 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                             proj_axi_smc_0_xpm_memory_sdpram__parameterized5__4 |     28(0.05%) |     0(0.00%) |    28(0.16%) |   0(0.00%) |    35(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                               proj_axi_smc_0_xpm_memory_base__parameterized5__4 |     28(0.05%) |     0(0.00%) |    28(0.16%) |   0(0.00%) |    35(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_35 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_ingress                                                 |                        proj_axi_smc_0_sc_node_v1_0_9_ingress__parameterized7_31 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   inst_pipeline_valid                                        |                                       proj_axi_smc_0_sc_util_v1_0_3_pipeline_32 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                     proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized2_29 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_arb_stall_late                                          |                                       proj_axi_smc_0_sc_util_v1_0_3_pipeline_30 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s00_w_node                                                         |                                                    proj_axi_smc_0_bd_da37_swn_0 |     99(0.19%) |    67(0.13%) |    32(0.18%) |   0(0.00%) |    92(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized8 |     99(0.19%) |    67(0.13%) |    32(0.18%) |   0(0.00%) |    92(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized8 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized8 |     98(0.18%) |    66(0.12%) |    32(0.18%) |   0(0.00%) |    90(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized8 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                   |                   proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized6__xdcDup__3 |     30(0.06%) |    26(0.05%) |     4(0.02%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized6__xdcDup__3 |     30(0.06%) |    26(0.05%) |     4(0.02%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |        proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized6__xdcDup__3 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_26 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_27 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                             proj_axi_smc_0_xpm_memory_sdpram__parameterized6__5 |      4(0.01%) |     0(0.00%) |     4(0.02%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                               proj_axi_smc_0_xpm_memory_base__parameterized6__5 |      4(0.01%) |     0(0.00%) |     4(0.02%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_28 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                              proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized3 |     62(0.12%) |    34(0.06%) |    28(0.16%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized3 |     62(0.12%) |    34(0.06%) |    28(0.16%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized3 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_23 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_24 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                             proj_axi_smc_0_xpm_memory_sdpram__parameterized3__2 |     28(0.05%) |     0(0.00%) |    28(0.16%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                               proj_axi_smc_0_xpm_memory_base__parameterized3__2 |     28(0.05%) |     0(0.00%) |    28(0.16%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_25 |     19(0.04%) |    19(0.04%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_send                               |                     proj_axi_smc_0_sc_node_v1_0_9_reg_slice3__parameterized1_22 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized6 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_arb_stall_late                                          |                                       proj_axi_smc_0_sc_util_v1_0_3_pipeline_21 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         s01_entry_pipeline                                                   |                                    proj_axi_smc_0_s01_entry_pipeline_imp_Y25URU |    143(0.27%) |   143(0.27%) |     0(0.00%) |   0(0.00%) |   257(0.24%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s01_mmu                                                            |                                                 proj_axi_smc_0_bd_da37_s01mmu_0 |    137(0.26%) |   137(0.26%) |     0(0.00%) |   0(0.00%) |   257(0.24%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                                                proj_axi_smc_0_sc_mmu_v1_0_6_top |    137(0.26%) |   137(0.26%) |     0(0.00%) |   0(0.00%) |   257(0.24%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                                                proj_axi_smc_0_sc_mmu_v1_0_6_top |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |    10(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ar_reg_stall                                                   |                                     proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    80(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ar_sreg                                                        |                                  proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_15 |     28(0.05%) |    28(0.05%) |     0(0.00%) |   0(0.00%) |    82(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gen_endpoint.decerr_slave_inst                                 |                                       proj_axi_smc_0_sc_mmu_v1_0_6_decerr_slave |     22(0.04%) |    22(0.04%) |     0(0.00%) |   0(0.00%) |    11(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               r_sreg                                                         |                                  proj_axi_smc_0_sc_util_v1_0_3_axi_reg_stall_19 |     47(0.09%) |    47(0.09%) |     0(0.00%) |   0(0.00%) |    74(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s01_si_converter                                                   |                                                 proj_axi_smc_0_bd_da37_s01sic_0 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                                       proj_axi_smc_0_sc_si_converter_v1_0_6_top |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         s01_nodes                                                            |                                             proj_axi_smc_0_s01_nodes_imp_T4ZMB6 |    203(0.38%) |   131(0.25%) |    72(0.41%) |   0(0.00%) |   197(0.19%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s01_ar_node                                                        |                                                   proj_axi_smc_0_bd_da37_sarn_1 |    111(0.21%) |    67(0.13%) |    44(0.25%) |   0(0.00%) |   115(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized4 |    111(0.21%) |    67(0.13%) |    44(0.25%) |   0(0.00%) |   115(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized4 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized4 |    110(0.21%) |    66(0.12%) |    44(0.25%) |   0(0.00%) |   113(0.11%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized4 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                   |                              proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized6 |     26(0.05%) |    26(0.05%) |     0(0.00%) |   0(0.00%) |    20(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized6 |     26(0.05%) |    26(0.05%) |     0(0.00%) |   0(0.00%) |    20(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized6 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_12 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_13 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_14 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                              proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized7 |     78(0.15%) |    34(0.06%) |    44(0.25%) |   0(0.00%) |    87(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized7 |     78(0.15%) |    34(0.06%) |    44(0.25%) |   0(0.00%) |    87(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized7 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                         proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_9 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_10 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                             proj_axi_smc_0_xpm_memory_sdpram__parameterized7__3 |     44(0.08%) |     0(0.00%) |    44(0.25%) |   0(0.00%) |    65(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                               proj_axi_smc_0_xpm_memory_base__parameterized7__3 |     44(0.08%) |     0(0.00%) |    44(0.25%) |   0(0.00%) |    65(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                        proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_11 |     19(0.04%) |    19(0.04%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_send                               |                        proj_axi_smc_0_sc_node_v1_0_9_reg_slice3__parameterized1 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized4 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_arb_stall_late                                          |                                        proj_axi_smc_0_sc_util_v1_0_3_pipeline_8 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           s01_r_node                                                         |                                                    proj_axi_smc_0_bd_da37_srn_1 |     92(0.17%) |    64(0.12%) |    28(0.16%) |   0(0.00%) |    82(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized7 |     92(0.17%) |    64(0.12%) |    28(0.16%) |   0(0.00%) |    82(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                               proj_axi_smc_0_sc_node_v1_0_9_top__parameterized7 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_mi_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized7 |     91(0.17%) |    63(0.12%) |    28(0.16%) |   0(0.00%) |    80(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (inst_mi_handler)                                            |                        proj_axi_smc_0_sc_node_v1_0_9_mi_handler__parameterized7 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full       |                                              proj_axi_smc_0_sc_node_v1_0_9_fifo |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                         proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_5 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                         proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_6 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                         proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1_7 |     20(0.04%) |    20(0.04%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                         |                              proj_axi_smc_0_sc_node_v1_0_9_fifo__parameterized5 |     54(0.10%) |    26(0.05%) |    28(0.16%) |   0(0.00%) |    56(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                              |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized5 |     54(0.10%) |    26(0.05%) |    28(0.16%) |   0(0.00%) |    56(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                          |                   proj_axi_smc_0_sc_util_v1_0_3_xpm_memory_fifo__parameterized5 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                             |                           proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0 |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                             |                         proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized0_4 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                           |                             proj_axi_smc_0_xpm_memory_sdpram__parameterized5__3 |     28(0.05%) |     0(0.00%) |    28(0.16%) |   0(0.00%) |    35(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       xpm_memory_base_inst                                   |                               proj_axi_smc_0_xpm_memory_base__parameterized5__3 |     28(0.05%) |     0(0.00%) |    28(0.16%) |   0(0.00%) |    35(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                  |                           proj_axi_smc_0_sc_util_v1_0_3_counter__parameterized1 |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_ingress                                                 |                           proj_axi_smc_0_sc_node_v1_0_9_ingress__parameterized7 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   inst_pipeline_valid                                        |                                        proj_axi_smc_0_sc_util_v1_0_3_pipeline_3 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst_si_handler                                                |                        proj_axi_smc_0_sc_node_v1_0_9_si_handler__parameterized2 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_arb_stall_late                                          |                                          proj_axi_smc_0_sc_util_v1_0_3_pipeline |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         switchboards                                                         |                                         proj_axi_smc_0_switchboards_imp_18E1L8W |     34(0.06%) |    34(0.06%) |     0(0.00%) |   0(0.00%) |   249(0.23%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           ar_switchboard                                                     |                                                   proj_axi_smc_0_bd_da37_arsw_0 |     34(0.06%) |    34(0.06%) |     0(0.00%) |   0(0.00%) |    65(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                                        proj_axi_smc_0_sc_switchboard_v1_0_5_top |     34(0.06%) |    34(0.06%) |     0(0.00%) |   0(0.00%) |    65(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gen_mi[0].inst_mux_payld                                       |                                               proj_axi_smc_0_sc_util_v1_0_3_mux |     34(0.06%) |    34(0.06%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gen_mi[0].inst_opipe_payld                                     |                        proj_axi_smc_0_sc_util_v1_0_3_pipeline__parameterized8_2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    65(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           aw_switchboard                                                     |                                                   proj_axi_smc_0_bd_da37_awsw_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    59(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                                     proj_axi_smc_0_sc_switchboard_v1_0_5_top__1 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    59(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                                     proj_axi_smc_0_sc_switchboard_v1_0_5_top__1 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gen_mi[0].inst_opipe_payld                                     |                          proj_axi_smc_0_sc_util_v1_0_3_pipeline__parameterized8 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    59(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           b_switchboard                                                      |                                                    proj_axi_smc_0_bd_da37_bsw_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                        proj_axi_smc_0_sc_switchboard_v1_0_5_top__parameterized0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gen_mi[0].inst_opipe_payld                                     |                         proj_axi_smc_0_sc_util_v1_0_3_pipeline__parameterized10 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           r_switchboard                                                      |                                                    proj_axi_smc_0_bd_da37_rsw_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    80(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                        proj_axi_smc_0_sc_switchboard_v1_0_5_top__parameterized1 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    80(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gen_mi[0].inst_opipe_payld                                     |                       proj_axi_smc_0_sc_util_v1_0_3_pipeline__parameterized12_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gen_mi[1].inst_opipe_payld                                     |                       proj_axi_smc_0_sc_util_v1_0_3_pipeline__parameterized12_1 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           w_switchboard                                                      |                                                    proj_axi_smc_0_bd_da37_wsw_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                             |                        proj_axi_smc_0_sc_switchboard_v1_0_5_top__parameterized2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                         |                        proj_axi_smc_0_sc_switchboard_v1_0_5_top__parameterized2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gen_mi[0].inst_opipe_payld                                     |                         proj_axi_smc_0_sc_util_v1_0_3_pipeline__parameterized12 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     axis_broadcaster_0                                                       |                                                       proj_axis_broadcaster_0_0 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       inst                                                                   |                         proj_axis_broadcaster_0_0_top_proj_axis_broadcaster_0_0 |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         broadcaster_core                                                     |                         proj_axis_broadcaster_0_0_axis_broadcaster_v1_1_16_core |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     axis_switch_in                                                           |                                                           proj_axis_switch_in_0 |    128(0.24%) |   128(0.24%) |     0(0.00%) |   0(0.00%) |   344(0.32%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       inst                                                                   |                           proj_axis_switch_in_0_axis_switch_v1_1_17_axis_switch |    128(0.24%) |   128(0.24%) |     0(0.00%) |   0(0.00%) |   344(0.32%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         (inst)                                                               |                           proj_axis_switch_in_0_axis_switch_v1_1_17_axis_switch |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |    13(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         gen_decoder[0].axisc_decoder_0                                       |                         proj_axis_switch_in_0_axis_switch_v1_1_17_axisc_decoder |     42(0.08%) |    42(0.08%) |     0(0.00%) |   0(0.00%) |    68(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           gen_static_routing.inst_decoder_pipeline                           |          proj_axis_switch_in_0_axis_register_slice_v1_1_17_axisc_register_slice |     42(0.08%) |    42(0.08%) |     0(0.00%) |   0(0.00%) |    68(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         gen_static_router.gen_synch.inst_cdc_handshake                       |                  proj_axis_switch_in_0_axis_infrastructure_v1_1_0_cdc_handshake |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |    33(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (gen_static_router.gen_synch.inst_cdc_handshake)                   |                  proj_axis_switch_in_0_axis_infrastructure_v1_1_0_cdc_handshake |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           inst_xpm_cdc_handshake                                             |                                         proj_axis_switch_in_0_xpm_cdc_handshake |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    33(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (inst_xpm_cdc_handshake)                                         |                                         proj_axis_switch_in_0_xpm_cdc_handshake |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    25(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             xpm_cdc_single_dest2src_inst                                     |                                            proj_axis_switch_in_0_xpm_cdc_single |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             xpm_cdc_single_src2dest_inst                                     |                                         proj_axis_switch_in_0_xpm_cdc_single__2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         gen_static_router.gen_synch.inst_rst_synch                           |             proj_axis_switch_in_0_axis_infrastructure_v1_1_0_clock_synchronizer |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (gen_static_router.gen_synch.inst_rst_synch)                       |             proj_axis_switch_in_0_axis_infrastructure_v1_1_0_clock_synchronizer |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           inst_xpm_cdc_single                                                |                                         proj_axis_switch_in_0_xpm_cdc_single__1 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         gen_static_router.inst_static_router                                 |                         proj_axis_switch_in_0_axis_switch_v1_1_17_static_router |     79(0.15%) |    79(0.15%) |     0(0.00%) |   0(0.00%) |   226(0.21%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           inst_axi_ctrl_top                                                  |                          proj_axis_switch_in_0_axis_switch_v1_1_17_axi_ctrl_top |     63(0.12%) |    63(0.12%) |     0(0.00%) |   0(0.00%) |   176(0.17%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst_axi_ctrl_read                                               |                         proj_axis_switch_in_0_axis_switch_v1_1_17_axi_ctrl_read |     39(0.07%) |    39(0.07%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst_axi_ctrl_write                                              |                        proj_axis_switch_in_0_axis_switch_v1_1_17_axi_ctrl_write |     22(0.04%) |    22(0.04%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst_reg_bank_0                                                  |                        proj_axis_switch_in_0_axis_switch_v1_1_17_reg_bank_16x32 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    32(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst_reg_bank_1                                                  |        proj_axis_switch_in_0_axis_switch_v1_1_17_reg_bank_16x32__parameterized0 |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    64(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           inst_start_router_config                                           |                  proj_axis_switch_in_0_axis_switch_v1_1_17_static_router_config |     16(0.03%) |    16(0.03%) |     0(0.00%) |   0(0.00%) |    50(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (inst_start_router_config)                                       |                  proj_axis_switch_in_0_axis_switch_v1_1_17_static_router_config |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |    18(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst_start_router_config_dp                                      |               proj_axis_switch_in_0_axis_switch_v1_1_17_static_router_config_dp |     15(0.03%) |    15(0.03%) |     0(0.00%) |   0(0.00%) |    32(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     axis_switch_out                                                          |                                                          proj_axis_switch_out_0 |    100(0.19%) |   100(0.19%) |     0(0.00%) |   0(0.00%) |   217(0.20%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       inst                                                                   |                          proj_axis_switch_out_0_axis_switch_v1_1_17_axis_switch |    100(0.19%) |   100(0.19%) |     0(0.00%) |   0(0.00%) |   217(0.20%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         (inst)                                                               |                          proj_axis_switch_out_0_axis_switch_v1_1_17_axis_switch |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |     8(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         gen_static_router.gen_synch.inst_cdc_handshake                       |                 proj_axis_switch_out_0_axis_infrastructure_v1_1_0_cdc_handshake |      3(0.01%) |     3(0.01%) |     0(0.00%) |   0(0.00%) |    25(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (gen_static_router.gen_synch.inst_cdc_handshake)                   |                 proj_axis_switch_out_0_axis_infrastructure_v1_1_0_cdc_handshake |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           inst_xpm_cdc_handshake                                             |                                        proj_axis_switch_out_0_xpm_cdc_handshake |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    25(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (inst_xpm_cdc_handshake)                                         |                                        proj_axis_switch_out_0_xpm_cdc_handshake |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |    17(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             xpm_cdc_single_dest2src_inst                                     |                                           proj_axis_switch_out_0_xpm_cdc_single |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             xpm_cdc_single_src2dest_inst                                     |                                        proj_axis_switch_out_0_xpm_cdc_single__2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         gen_static_router.inst_static_router                                 |                        proj_axis_switch_out_0_axis_switch_v1_1_17_static_router |     61(0.11%) |    61(0.11%) |     0(0.00%) |   0(0.00%) |   184(0.17%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           inst_axi_ctrl_top                                                  |                         proj_axis_switch_out_0_axis_switch_v1_1_17_axi_ctrl_top |     44(0.08%) |    44(0.08%) |     0(0.00%) |   0(0.00%) |   144(0.14%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst_axi_ctrl_read                                               |                        proj_axis_switch_out_0_axis_switch_v1_1_17_axi_ctrl_read |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst_axi_ctrl_write                                              |                       proj_axis_switch_out_0_axis_switch_v1_1_17_axi_ctrl_write |     21(0.04%) |    21(0.04%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst_reg_bank_0                                                  |                       proj_axis_switch_out_0_axis_switch_v1_1_17_reg_bank_16x32 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    32(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst_reg_bank_1                                                  |       proj_axis_switch_out_0_axis_switch_v1_1_17_reg_bank_16x32__parameterized0 |     17(0.03%) |    17(0.03%) |     0(0.00%) |   0(0.00%) |    32(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           inst_start_router_config                                           |                 proj_axis_switch_out_0_axis_switch_v1_1_17_static_router_config |     17(0.03%) |    17(0.03%) |     0(0.00%) |   0(0.00%) |    40(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (inst_start_router_config)                                       |                 proj_axis_switch_out_0_axis_switch_v1_1_17_static_router_config |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |    13(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst_start_router_config_dp                                      |              proj_axis_switch_out_0_axis_switch_v1_1_17_static_router_config_dp |     16(0.03%) |    16(0.03%) |     0(0.00%) |   0(0.00%) |    27(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+--------------+--------------+------------+--------------+------------+----------+--------------+
|                                                Instance                      |                                      Module                                     |   Total LUTs  |  Logic LUTs  |    LUTRAMs   |    SRLs    |      FFs     |   RAMB36   |  RAMB18  | DSP48 Blocks |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+--------------+--------------+------------+--------------+------------+----------+--------------+
|     fm_receiver_hls_0                                                        |                                                        proj_fm_receiver_hls_0_0 |    650(1.22%) |   594(1.12%) |     0(0.00%) |  56(0.32%) |   494(0.46%) |   0(0.00%) | 7(2.50%) |     6(2.73%) |
|       U0                                                                     |                                        proj_fm_receiver_hls_0_0_fm_receiver_hls |    650(1.22%) |   594(1.12%) |     0(0.00%) |  56(0.32%) |   494(0.46%) |   0(0.00%) | 7(2.50%) |     6(2.73%) |
|         (U0)                                                                 |                                        proj_fm_receiver_hls_0_0_fm_receiver_hls |     28(0.05%) |    28(0.05%) |     0(0.00%) |   0(0.00%) |   151(0.14%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|         fm_receiver_hls_API_s_axi_U                                          |                              proj_fm_receiver_hls_0_0_fm_receiver_hls_API_s_axi |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    37(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         grp_fm_receiver_fu_221                                               |                                            proj_fm_receiver_hls_0_0_fm_receiver |    586(1.10%) |   530(1.00%) |     0(0.00%) |  56(0.32%) |   306(0.29%) |   0(0.00%) | 6(2.14%) |     6(2.73%) |
|           (grp_fm_receiver_fu_221)                                           |                                            proj_fm_receiver_hls_0_0_fm_receiver |     30(0.06%) |    14(0.03%) |     0(0.00%) |  16(0.09%) |    83(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           fm_channel_data_V_V_fifo_U                                         |                                          proj_fm_receiver_hls_0_0_fifo_w16_d3_A |     18(0.03%) |    10(0.02%) |     0(0.00%) |   8(0.05%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (fm_channel_data_V_V_fifo_U)                                     |                                          proj_fm_receiver_hls_0_0_fifo_w16_d3_A |      8(0.02%) |     8(0.02%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d3_A_shiftReg                                         |                                 proj_fm_receiver_hls_0_0_fifo_w16_d3_A_shiftReg |     10(0.02%) |     2(0.01%) |     0(0.00%) |   8(0.05%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           fm_receiver_hls_mlbW_U14                                           |                                   proj_fm_receiver_hls_0_0_fm_receiver_hls_mlbW |     48(0.09%) |    48(0.09%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|             fm_receiver_hls_mlbW_DSP48_2_U                                   |                        proj_fm_receiver_hls_0_0_fm_receiver_hls_mlbW_DSP48_2_10 |     48(0.09%) |    48(0.09%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|           fm_receiver_hls_mlbW_U15                                           |                                 proj_fm_receiver_hls_0_0_fm_receiver_hls_mlbW_0 |     33(0.06%) |    33(0.06%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|             fm_receiver_hls_mlbW_DSP48_2_U                                   |                           proj_fm_receiver_hls_0_0_fm_receiver_hls_mlbW_DSP48_2 |     33(0.06%) |    33(0.06%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|           grp_channel_decoder_fu_216                                         |                                        proj_fm_receiver_hls_0_0_channel_decoder |    457(0.86%) |   425(0.80%) |     0(0.00%) |  32(0.18%) |   218(0.20%) |   0(0.00%) | 6(2.14%) |     4(1.82%) |
|             (grp_channel_decoder_fu_216)                                     |                                        proj_fm_receiver_hls_0_0_channel_decoder |    214(0.40%) |   182(0.34%) |     0(0.00%) |  32(0.18%) |    93(0.09%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|             filter_bp_lrdiff_coe_U                                           |                                   proj_fm_receiver_hls_0_0_channel_decoder_fhbi |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|               channel_decoder_fhbi_rom_U                                     |                               proj_fm_receiver_hls_0_0_channel_decoder_fhbi_rom |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|             filter_bp_pilot_coef_U                                           |                                   proj_fm_receiver_hls_0_0_channel_decoder_fdEe |     17(0.03%) |    17(0.03%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|               channel_decoder_fdEe_rom_U                                     |                               proj_fm_receiver_hls_0_0_channel_decoder_fdEe_rom |     17(0.03%) |    17(0.03%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|             fir_lrdiff_inst_shif_U                                           |                                   proj_fm_receiver_hls_0_0_channel_decoder_fcud |     16(0.03%) |    16(0.03%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|               channel_decoder_fcud_ram_U                                     |                             proj_fm_receiver_hls_0_0_channel_decoder_fcud_ram_9 |     16(0.03%) |    16(0.03%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|             fir_mono_inst_shift_1_U                                          |                                 proj_fm_receiver_hls_0_0_channel_decoder_fcud_1 |     32(0.06%) |    32(0.06%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|               channel_decoder_fcud_ram_U                                     |                             proj_fm_receiver_hls_0_0_channel_decoder_fcud_ram_8 |     32(0.06%) |    32(0.06%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|             fir_mono_inst_shift_s_U                                          |                                 proj_fm_receiver_hls_0_0_channel_decoder_fcud_2 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|               channel_decoder_fcud_ram_U                                     |                             proj_fm_receiver_hls_0_0_channel_decoder_fcud_ram_7 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|             fir_pilot_inst_shift_U                                           |                                 proj_fm_receiver_hls_0_0_channel_decoder_fcud_3 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|               channel_decoder_fcud_ram_U                                     |                               proj_fm_receiver_hls_0_0_channel_decoder_fcud_ram |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 1(0.36%) |     0(0.00%) |
|             fm_receiver_hls_mkbM_U7                                          |                                   proj_fm_receiver_hls_0_0_fm_receiver_hls_mkbM |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|               fm_receiver_hls_mkbM_DSP48_1_U                                 |                           proj_fm_receiver_hls_0_0_fm_receiver_hls_mkbM_DSP48_1 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|             grp_operator_s_fu_191                                            |                                             proj_fm_receiver_hls_0_0_operator_s |    100(0.19%) |   100(0.19%) |     0(0.00%) |   0(0.00%) |    61(0.06%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|               (grp_operator_s_fu_191)                                        |                                             proj_fm_receiver_hls_0_0_operator_s |     65(0.12%) |    65(0.12%) |     0(0.00%) |   0(0.00%) |    61(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fm_receiver_hls_mbkb_U1                                        |                                 proj_fm_receiver_hls_0_0_fm_receiver_hls_mbkb_5 |     35(0.07%) |    35(0.07%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|                 fm_receiver_hls_mbkb_DSP48_0_U                               |                         proj_fm_receiver_hls_0_0_fm_receiver_hls_mbkb_DSP48_0_6 |     35(0.07%) |    35(0.07%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|             grp_operator_s_fu_203                                            |                                           proj_fm_receiver_hls_0_0_operator_s_4 |     77(0.14%) |    77(0.14%) |     0(0.00%) |   0(0.00%) |    61(0.06%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|               (grp_operator_s_fu_203)                                        |                                           proj_fm_receiver_hls_0_0_operator_s_4 |     43(0.08%) |    43(0.08%) |     0(0.00%) |   0(0.00%) |    61(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fm_receiver_hls_mbkb_U1                                        |                                   proj_fm_receiver_hls_0_0_fm_receiver_hls_mbkb |     34(0.06%) |    34(0.06%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|                 fm_receiver_hls_mbkb_DSP48_0_U                               |                           proj_fm_receiver_hls_0_0_fm_receiver_hls_mbkb_DSP48_0 |     34(0.06%) |    34(0.06%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+--------------+--------------+------------+--------------+------------+----------+--------------+
|                                                Instance                      |                                      Module                                     |xx Total LUTs  |  Logic LUTs  |xxxxLUTRAMs   |xxxxSRLs    |  xxx FFs     |   RAMB36   |xxRAMB18  |xDSP48 Blocks |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+--------------+--------------+------------+--------------+------------+----------+--------------+
|     fm_receiver_vhdl_0                                                       |                                                       proj_fm_receiver_vhdl_0_0 |   1203(2.26%) |  1027(1.93%) |   176(1.01%) |   0(0.00%) |  1361(1.28%) |   0(0.00%) | 0(0.00%) |     8(3.64%) |
|       U0                                                                     |                                       proj_fm_receiver_vhdl_0_0_fm_receiver_top |   1203(2.26%) |  1027(1.93%) |   176(1.01%) |   0(0.00%) |  1361(1.28%) |   0(0.00%) | 0(0.00%) |     8(3.64%) |
|         (U0)                                                                 |                                       proj_fm_receiver_vhdl_0_0_fm_receiver_top |    177(0.33%) |     1(0.01%) |   176(1.01%) |   0(0.00%) |    37(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         fm_receiver_inst                                                     |                                           proj_fm_receiver_vhdl_0_0_fm_receiver |    973(1.83%) |   973(1.83%) |     0(0.00%) |   0(0.00%) |  1254(1.18%) |   0(0.00%) | 0(0.00%) |     8(3.64%) |
|           (fm_receiver_inst)                                                 |                                           proj_fm_receiver_vhdl_0_0_fm_receiver |      6(0.01%) |     6(0.01%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           channel_decoder_inst                                               |                                       proj_fm_receiver_vhdl_0_0_channel_decoder |    751(1.41%) |   751(1.41%) |     0(0.00%) |   0(0.00%) |   985(0.93%) |   0(0.00%) | 0(0.00%) |     6(2.73%) |
|             recover_carriers_inst                                            |                                      proj_fm_receiver_vhdl_0_0_recover_carriers |    130(0.24%) |   130(0.24%) |     0(0.00%) |   0(0.00%) |    80(0.08%) |   0(0.00%) | 0(0.00%) |     2(0.91%) |
|               (recover_carriers_inst)                                        |                                      proj_fm_receiver_vhdl_0_0_recover_carriers |     42(0.08%) |    42(0.08%) |     0(0.00%) |   0(0.00%) |    18(0.02%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|               dspfir_inst                                                    |                                proj_fm_receiver_vhdl_0_0_DspFir__parameterized0 |     88(0.17%) |    88(0.17%) |     0(0.00%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|             recover_lrdiff_inst                                              |                                        proj_fm_receiver_vhdl_0_0_recover_lrdiff |    238(0.45%) |   238(0.45%) |     0(0.00%) |   0(0.00%) |   159(0.15%) |   0(0.00%) | 0(0.00%) |     3(1.36%) |
|               (recover_lrdiff_inst)                                          |                                        proj_fm_receiver_vhdl_0_0_recover_lrdiff |     64(0.12%) |    64(0.12%) |     0(0.00%) |   0(0.00%) |    17(0.02%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|               decimator_inst                                                 |                           proj_fm_receiver_vhdl_0_0_decimator__parameterized0_1 |     16(0.03%) |    16(0.03%) |     0(0.00%) |   0(0.00%) |    18(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               dspfir_bp_lrdiff_inst                                          |                                proj_fm_receiver_vhdl_0_0_DspFir__parameterized1 |     78(0.15%) |    78(0.15%) |     0(0.00%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|               dspfir_lp_mono_inst                                            |                                              proj_fm_receiver_vhdl_0_0_DspFir_2 |     80(0.15%) |    80(0.15%) |     0(0.00%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|             recover_mono_inst                                                |                                          proj_fm_receiver_vhdl_0_0_recover_mono |    348(0.65%) |   348(0.65%) |     0(0.00%) |   0(0.00%) |   713(0.67%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|               (recover_mono_inst)                                            |                                          proj_fm_receiver_vhdl_0_0_recover_mono |     25(0.05%) |    25(0.05%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               decimator_inst                                                 |                             proj_fm_receiver_vhdl_0_0_decimator__parameterized0 |     16(0.03%) |    16(0.03%) |     0(0.00%) |   0(0.00%) |    19(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               delay_vector_inst                                              |                          proj_fm_receiver_vhdl_0_0_delay_vector__parameterized0 |    230(0.43%) |   230(0.43%) |     0(0.00%) |   0(0.00%) |   632(0.59%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               dspfir_lp_mono_inst                                            |                                                proj_fm_receiver_vhdl_0_0_DspFir |     77(0.14%) |    77(0.14%) |     0(0.00%) |   0(0.00%) |    62(0.06%) |   0(0.00%) | 0(0.00%) |     1(0.45%) |
|             separate_lr_audio_inst                                           |                                     proj_fm_receiver_vhdl_0_0_separate_lr_audio |     35(0.07%) |    35(0.07%) |     0(0.00%) |   0(0.00%) |    33(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           decimator_inst                                                     |                                             proj_fm_receiver_vhdl_0_0_decimator |     10(0.02%) |    10(0.02%) |     0(0.00%) |   0(0.00%) |    20(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           fm_demodulator_inst                                                |                                        proj_fm_receiver_vhdl_0_0_fm_demodulator |    209(0.39%) |   209(0.39%) |     0(0.00%) |   0(0.00%) |   249(0.23%) |   0(0.00%) | 0(0.00%) |     2(0.91%) |
|             (fm_demodulator_inst)                                            |                                        proj_fm_receiver_vhdl_0_0_fm_demodulator |     99(0.19%) |    99(0.19%) |     0(0.00%) |   0(0.00%) |    49(0.05%) |   0(0.00%) | 0(0.00%) |     2(0.91%) |
|             delay_vector_i_inst                                              |                                          proj_fm_receiver_vhdl_0_0_delay_vector |     55(0.10%) |    55(0.10%) |     0(0.00%) |   0(0.00%) |   101(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             delay_vector_q_inst                                              |                                        proj_fm_receiver_vhdl_0_0_delay_vector_0 |     55(0.10%) |    55(0.10%) |     0(0.00%) |   0(0.00%) |    99(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         registers_inst                                                       |                                          proj_fm_receiver_vhdl_0_0_fm_radio_axi |     44(0.08%) |    44(0.08%) |     0(0.00%) |   0(0.00%) |    54(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         rom_inst                                                             |                                          proj_fm_receiver_vhdl_0_0_fm_radio_rom |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     7(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         strobe_gen_inst                                                      |                                            proj_fm_receiver_vhdl_0_0_strobe_gen |      9(0.02%) |     9(0.02%) |     0(0.00%) |   0(0.00%) |     9(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     myI2STx_0                                                                |                                                                proj_myI2STx_0_0 |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    64(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       inst                                                                   |                                                   proj_myI2STx_0_0_myI2STx_v1_0 |     36(0.07%) |    36(0.07%) |     0(0.00%) |   0(0.00%) |    64(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     myPrescaler_0                                                            |                                                            proj_myPrescaler_0_0 |      9(0.02%) |     9(0.02%) |     0(0.00%) |   0(0.00%) |    28(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       inst                                                                   |                                                proj_myPrescaler_0_0_myPrescaler |      9(0.02%) |     9(0.02%) |     0(0.00%) |   0(0.00%) |    28(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     myPrescaler_1                                                            |                                                            proj_myPrescaler_1_0 |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       inst                                                                   |                                                proj_myPrescaler_1_0_myPrescaler |      4(0.01%) |     4(0.01%) |     0(0.00%) |   0(0.00%) |     5(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     mySPIRxTx_0                                                              |                                                              proj_mySPIRxTx_0_0 |     38(0.07%) |    38(0.07%) |     0(0.00%) |   0(0.00%) |    45(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (mySPIRxTx_0)                                                          |                                                              proj_mySPIRxTx_0_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       inst                                                                   |                                               proj_mySPIRxTx_0_0_mySPIRxTx_v1_0 |     38(0.07%) |    38(0.07%) |     0(0.00%) |   0(0.00%) |    45(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     processing_system7_0                                                     |                                                     proj_processing_system7_0_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (processing_system7_0)                                                 |                                                     proj_processing_system7_0_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       inst                                                                   |          proj_processing_system7_0_0_processing_system7_v5_5_processing_system7 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     ps7_0_axi_periph                                                         |                                                         proj_ps7_0_axi_periph_0 |    672(1.26%) |   611(1.15%) |     0(0.00%) |  61(0.35%) |   721(0.68%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       s00_couplers                                                           |                                                         s00_couplers_imp_RUJQAG |    414(0.78%) |   353(0.66%) |     0(0.00%) |  61(0.35%) |   588(0.55%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         auto_pc                                                              |                                                                  proj_auto_pc_0 |    414(0.78%) |   353(0.66%) |     0(0.00%) |  61(0.35%) |   588(0.55%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           inst                                                               |            proj_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter |    414(0.78%) |   353(0.66%) |     0(0.00%) |  61(0.35%) |   588(0.55%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                             |                               proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s |    414(0.78%) |   353(0.66%) |     0(0.00%) |  61(0.35%) |   588(0.55%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                         |                               proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     1(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RD.ar_channel_0                                                |                    proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_ar_channel |     81(0.15%) |    81(0.15%) |     0(0.00%) |   0(0.00%) |    83(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (RD.ar_channel_0)                                            |                    proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_ar_channel |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 ar_cmd_fsm_0                                                 |                    proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm |     13(0.02%) |    13(0.02%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                             |              proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator_1 |     68(0.13%) |    68(0.13%) |     0(0.00%) |   0(0.00%) |    67(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                         |              proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator_1 |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                 |                    proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd_2 |     28(0.05%) |    28(0.05%) |     0(0.00%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                 |                    proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd_3 |     39(0.07%) |    39(0.07%) |     0(0.00%) |   0(0.00%) |    42(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RD.r_channel_0                                                 |                     proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_r_channel |     65(0.12%) |    18(0.03%) |     0(0.00%) |  47(0.27%) |    56(0.05%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (RD.r_channel_0)                                             |                     proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_r_channel |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    14(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 rd_data_fifo_0                                               |   proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 |     43(0.08%) |     9(0.02%) |     0(0.00%) |  34(0.20%) |    26(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 transaction_fifo_0                                           |   proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 |     22(0.04%) |     9(0.02%) |     0(0.00%) |  13(0.07%) |    16(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SI_REG                                                         |                    proj_auto_pc_0_axi_register_slice_v2_1_17_axi_register_slice |    153(0.29%) |   153(0.29%) |     0(0.00%) |   0(0.00%) |   340(0.32%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                   |                   proj_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice |     56(0.11%) |    56(0.11%) |     0(0.00%) |   0(0.00%) |   107(0.10%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                   |                 proj_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice_0 |     60(0.11%) |    60(0.11%) |     0(0.00%) |   0(0.00%) |   107(0.10%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 b.b_pipe                                                     |   proj_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized1 |     10(0.02%) |    10(0.02%) |     0(0.00%) |   0(0.00%) |    30(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                     |   proj_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized2 |     27(0.05%) |    27(0.05%) |     0(0.00%) |   0(0.00%) |    96(0.09%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               WR.aw_channel_0                                                |                    proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_aw_channel |     81(0.15%) |    81(0.15%) |     0(0.00%) |   0(0.00%) |    87(0.08%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (WR.aw_channel_0)                                            |                    proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_aw_channel |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |    16(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 aw_cmd_fsm_0                                                 |                    proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm |     18(0.03%) |    18(0.03%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                             |                proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator |     63(0.12%) |    63(0.12%) |     0(0.00%) |   0(0.00%) |    67(0.06%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                         |                proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                 |                      proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd |     24(0.05%) |    24(0.05%) |     0(0.00%) |   0(0.00%) |    22(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                 |                      proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd |     38(0.07%) |    38(0.07%) |     0(0.00%) |   0(0.00%) |    42(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|               WR.b_channel_0                                                 |                     proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_b_channel |     36(0.07%) |    22(0.04%) |     0(0.00%) |  14(0.08%) |    21(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (WR.b_channel_0)                                             |                     proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_b_channel |      9(0.02%) |     9(0.02%) |     0(0.00%) |   0(0.00%) |    13(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 bid_fifo_0                                                   |                   proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo |     23(0.04%) |    11(0.02%) |     0(0.00%) |  12(0.07%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 bresp_fifo_0                                                 |   proj_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 |      4(0.01%) |     2(0.01%) |     0(0.00%) |   2(0.01%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       xbar                                                                   |                                                                     proj_xbar_0 |    258(0.48%) |   258(0.48%) |     0(0.00%) |   0(0.00%) |   133(0.13%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         inst                                                                 |                                   proj_xbar_0_axi_crossbar_v2_1_18_axi_crossbar |    258(0.48%) |   258(0.48%) |     0(0.00%) |   0(0.00%) |   133(0.13%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           gen_sasd.crossbar_sasd_0                                           |                                  proj_xbar_0_axi_crossbar_v2_1_18_crossbar_sasd |    258(0.48%) |   258(0.48%) |     0(0.00%) |   0(0.00%) |   133(0.13%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (gen_sasd.crossbar_sasd_0)                                       |                                  proj_xbar_0_axi_crossbar_v2_1_18_crossbar_sasd |      9(0.02%) |     9(0.02%) |     0(0.00%) |   0(0.00%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             addr_arbiter_inst                                                |                              proj_xbar_0_axi_crossbar_v2_1_18_addr_arbiter_sasd |     95(0.18%) |    95(0.18%) |     0(0.00%) |   0(0.00%) |    38(0.04%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             gen_decerr.decerr_slave_inst                                     |                                   proj_xbar_0_axi_crossbar_v2_1_18_decerr_slave |     10(0.02%) |    10(0.02%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             reg_slice_r                                                      |                      proj_xbar_0_axi_register_slice_v2_1_17_axic_register_slice |    130(0.24%) |   130(0.24%) |     0(0.00%) |   0(0.00%) |    74(0.07%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             splitter_ar                                                      |                       proj_xbar_0_axi_crossbar_v2_1_18_splitter__parameterized0 |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|             splitter_aw                                                      |                                       proj_xbar_0_axi_crossbar_v2_1_18_splitter |     12(0.02%) |    12(0.02%) |     0(0.00%) |   0(0.00%) |     3(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     rst_ps7_0_50M                                                            |                                                            proj_rst_ps7_0_50M_0 |     18(0.03%) |    17(0.03%) |     0(0.00%) |   1(0.01%) |    37(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|       U0                                                                     |                                             proj_rst_ps7_0_50M_0_proc_sys_reset |     18(0.03%) |    17(0.03%) |     0(0.00%) |   1(0.01%) |    37(0.03%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         (U0)                                                                 |                                             proj_rst_ps7_0_50M_0_proc_sys_reset |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     2(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         EXT_LPF                                                              |                                                        proj_rst_ps7_0_50M_0_lpf |      5(0.01%) |     4(0.01%) |     0(0.00%) |   1(0.01%) |    17(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (EXT_LPF)                                                          |                                                        proj_rst_ps7_0_50M_0_lpf |      2(0.01%) |     1(0.01%) |     0(0.00%) |   1(0.01%) |     9(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                          |                                                   proj_rst_ps7_0_50M_0_cdc_sync |      1(0.01%) |     1(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                          |                                                 proj_rst_ps7_0_50M_0_cdc_sync_0 |      2(0.01%) |     2(0.01%) |     0(0.00%) |   0(0.00%) |     4(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|         SEQ                                                                  |                                               proj_rst_ps7_0_50M_0_sequence_psr |     13(0.02%) |    13(0.02%) |     0(0.00%) |   0(0.00%) |    18(0.02%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (SEQ)                                                              |                                               proj_rst_ps7_0_50M_0_sequence_psr |      8(0.02%) |     8(0.02%) |     0(0.00%) |   0(0.00%) |    12(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|           SEQ_COUNTER                                                        |                                                    proj_rst_ps7_0_50M_0_upcnt_n |      5(0.01%) |     5(0.01%) |     0(0.00%) |   0(0.00%) |     6(0.01%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     xlconcat_0                                                               |                                                               proj_xlconcat_0_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
|     xlconstant_high_1                                                        |                                                        proj_xlconstant_high_1_0 |      0(0.00%) |     0(0.00%) |     0(0.00%) |   0(0.00%) |     0(0.00%) |   0(0.00%) | 0(0.00%) |     0(0.00%) |
+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+--------------+--------------+------------+--------------+------------+----------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


