$date
	Mon Oct 13 17:13:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_circuito $end
$var wire 4 ! peso [3:0] $end
$var wire 2 " eixo [1:0] $end
$var wire 1 # c3 $end
$var wire 1 $ c2 $end
$var wire 1 % c1 $end
$var wire 1 & E $end
$var reg 1 ' e0 $end
$var reg 1 ( e1 $end
$var reg 1 ) p0 $end
$var reg 1 * p1 $end
$var reg 1 + p2 $end
$var reg 1 , p3 $end
$scope module DUT $end
$var wire 1 ' e0 $end
$var wire 1 ( e1 $end
$var wire 1 ) p0 $end
$var wire 1 * p1 $end
$var wire 1 + p2 $end
$var wire 1 , p3 $end
$var wire 1 # c3 $end
$var wire 1 $ c2 $end
$var wire 1 % c1 $end
$var wire 1 & E $end
$scope module U1 $end
$var wire 1 ' e0 $end
$var wire 1 ( e1 $end
$var wire 1 , p3 $end
$var wire 1 % s1_saida $end
$upscope $end
$scope module U2 $end
$var wire 1 ' e0 $end
$var wire 1 ( e1 $end
$var wire 1 - ne1 $end
$var wire 1 . np2 $end
$var wire 1 / np3 $end
$var wire 1 ) p0 $end
$var wire 1 * p1 $end
$var wire 1 + p2 $end
$var wire 1 , p3 $end
$var wire 1 $ s2_saida $end
$var wire 1 0 z1 $end
$var wire 1 1 z2 $end
$var wire 1 2 z3 $end
$upscope $end
$scope module U3 $end
$var wire 1 ( e1 $end
$var wire 1 ) p0 $end
$var wire 1 * p1 $end
$var wire 1 + p2 $end
$var wire 1 , p3 $end
$var wire 1 # s3_saida $end
$var wire 1 3 z1 $end
$var wire 1 4 z2 $end
$var wire 1 5 z3 $end
$upscope $end
$scope module U4 $end
$var wire 1 % c1 $end
$var wire 1 $ c2 $end
$var wire 1 # c3 $end
$var wire 1 & e_saida $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
05
04
03
12
01
10
1/
1.
1-
0,
0+
0*
0)
0(
0'
0&
1%
0$
0#
b0 "
b0 !
$end
#10
0.
b100 !
1+
#20
1$
0&
11
1.
0%
0/
b1 "
1'
0+
b1000 !
1,
#30
0.
13
b1100 !
1+
#40
1#
0$
02
15
01
0-
00
14
0'
b10 "
1(
b1101 !
1)
#50
b11 "
1'
b1111 !
1*
#60
1&
12
05
1-
0#
10
04
1.
03
0'
b0 "
0(
0)
0*
b1000 !
0+
#70
0&
1$
11
00
14
0.
1/
b1 "
1'
1)
1*
1+
b111 !
0,
#80
1&
0$
01
0-
1.
b11 "
1(
0*
b1 !
0+
#90
