<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreMemCtrl_C0</name><vendor/><library/><version/><fileSets><fileSet fileSetId="COMPONENT_FILESET"><file fileid="0"><name>../../Actel/DirectCore/CoreMemCtrl/2.2.106/CoreMemCtrl.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="1"><name>./CoreMemCtrl_C0.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="2"><name>./CoreMemCtrl_C0.sdb</name><userFileType>SDB</userFileType></file><file fileid="3"><name>./CoreMemCtrl_C0_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SpiritDesign</category><function/><variation>SpiritDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SpiritDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="DirectCore" name="CoreMemCtrl" vendor="Actel" version="2.2.106"/><configuration><configurableElement referenceId="DQ_SIZE_GEN" value="16"/><configurableElement referenceId="DQ_SIZE_SRAM_GEN" value="16"/><configurableElement referenceId="ENABLE_FLASH_IF" value="true"/><configurableElement referenceId="ENABLE_SRAM_IF" value="true"/><configurableElement referenceId="FAMILY" value="19"/><configurableElement referenceId="FLASH_DQ_SIZE" value="8"/><configurableElement referenceId="FLASH_TYPE" value="0"/><configurableElement referenceId="FLOW_THROUGH" value="0"/><configurableElement referenceId="HDL_license" value="U"/><configurableElement referenceId="MEM_0_BASEADDR" value="08000000"/><configurableElement referenceId="MEM_0_BASEADDR_GEN" value="134217728"/><configurableElement referenceId="MEM_0_DQ_SIZE" value="16"/><configurableElement referenceId="MEM_0_ENDADDR" value="09FFFFFF"/><configurableElement referenceId="MEM_0_ENDADDR_GEN" value="167772159"/><configurableElement referenceId="MEM_1_BASEADDR" value="0A000000"/><configurableElement referenceId="MEM_1_BASEADDR_GEN" value="167772160"/><configurableElement referenceId="MEM_1_DQ_SIZE" value="8"/><configurableElement referenceId="MEM_1_ENDADDR" value="0BFFFFFF"/><configurableElement referenceId="MEM_1_ENDADDR_GEN" value="201326591"/><configurableElement referenceId="MEM_2_BASEADDR" value="0C000000"/><configurableElement referenceId="MEM_2_BASEADDR_GEN" value="201326592"/><configurableElement referenceId="MEM_2_DQ_SIZE" value="8"/><configurableElement referenceId="MEM_2_ENDADDR" value="0DFFFFFF"/><configurableElement referenceId="MEM_2_ENDADDR_GEN" value="234881023"/><configurableElement referenceId="MEM_3_BASEADDR" value="0E000000"/><configurableElement referenceId="MEM_3_BASEADDR_GEN" value="234881024"/><configurableElement referenceId="MEM_3_DQ_SIZE" value="8"/><configurableElement referenceId="MEM_3_ENDADDR" value="0FFFFFFF"/><configurableElement referenceId="MEM_3_ENDADDR_GEN" value="268435455"/><configurableElement referenceId="MEMORY_ADDRESS_CONFIG_MODE" value="0"/><configurableElement referenceId="NUM_MEMORY_CHIP" value="1"/><configurableElement referenceId="NUM_WS_FLASH_READ" value="1"/><configurableElement referenceId="NUM_WS_FLASH_WRITE" value="1"/><configurableElement referenceId="NUM_WS_SRAM_READ_CH0" value="1"/><configurableElement referenceId="NUM_WS_SRAM_READ_CH1" value="1"/><configurableElement referenceId="NUM_WS_SRAM_READ_CH2" value="1"/><configurableElement referenceId="NUM_WS_SRAM_READ_CH3" value="1"/><configurableElement referenceId="NUM_WS_SRAM_WRITE_CH0" value="1"/><configurableElement referenceId="NUM_WS_SRAM_WRITE_CH1" value="1"/><configurableElement referenceId="NUM_WS_SRAM_WRITE_CH2" value="1"/><configurableElement referenceId="NUM_WS_SRAM_WRITE_CH3" value="1"/><configurableElement referenceId="SHARED_RW" value="0"/><configurableElement referenceId="SYNC_SRAM" value="0"/><configurableElement referenceId="testbench" value="None"/></configuration></vendorExtensions><busInterfaces><busInterface><name>AHBslave</name><busType library="AMBA2" name="AHB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>HADDR</componentSignalName><busSignalName>HADDR</busSignalName></signal><signal><componentSignalName>HTRANS</componentSignalName><busSignalName>HTRANS</busSignalName></signal><signal><componentSignalName>HWRITE</componentSignalName><busSignalName>HWRITE</busSignalName></signal><signal><componentSignalName>HSIZE</componentSignalName><busSignalName>HSIZE</busSignalName></signal><signal><componentSignalName>HWDATA</componentSignalName><busSignalName>HWDATA</busSignalName></signal><signal><componentSignalName>HSEL</componentSignalName><busSignalName>HSELx</busSignalName></signal><signal><componentSignalName>HRDATA</componentSignalName><busSignalName>HRDATA</busSignalName></signal><signal><componentSignalName>HREADYIN</componentSignalName><busSignalName>HREADY</busSignalName></signal><signal><componentSignalName>HREADY</componentSignalName><busSignalName>HREADYOUT</busSignalName></signal><signal><componentSignalName>HRESP</componentSignalName><busSignalName>HRESP</busSignalName></signal></signalMap></busInterface><busInterface><name>ExternalMemoryInterface</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FLASHCSN</componentSignalName><busSignalName>FLASHCSN</busSignalName></signal><signal><componentSignalName>FLASHOEN</componentSignalName><busSignalName>FLASHOEN</busSignalName></signal><signal><componentSignalName>FLASHWEN</componentSignalName><busSignalName>FLASHWEN</busSignalName></signal><signal><componentSignalName>SRAMCSN</componentSignalName><busSignalName>SRAMCSN</busSignalName></signal><signal><componentSignalName>SRAMOEN</componentSignalName><busSignalName>SRAMOEN</busSignalName></signal><signal><componentSignalName>SRAMWEN</componentSignalName><busSignalName>SRAMWEN</busSignalName></signal><signal><componentSignalName>SRAMBYTEN</componentSignalName><busSignalName>SRAMBYTEN</busSignalName></signal><signal><componentSignalName>MEMADDR</componentSignalName><busSignalName>MEMADDR</busSignalName></signal><signal><componentSignalName>MEMDATA</componentSignalName><busSignalName>MEMDATA</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>HCLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HRESETN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REMAP</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HREADYIN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FLASHCSN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FLASHOEN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FLASHWEN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SRAMOEN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SRAMWEN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HADDR</name><direction>in</direction><left>27</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HTRANS</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HSIZE</name><direction>in</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HRESP</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SRAMCSN</name><direction>out</direction><left>0</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SRAMBYTEN</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEMADDR</name><direction>out</direction><left>27</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEMDATA</name><direction>inout</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>