[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu0 cpu1 dvfs_handler l1d0 l1d1 l1i0 l1i1 l2bus l2cache mem_ctrl membus workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=0:134217728
memories=system.mem_ctrl
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.membus.cpu_side_ports[1]

[system.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=10000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.clk_domain.voltage_domain

[system.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.cpu0]
type=BaseTimingSimpleCPU
children=decoder interrupts isa mmu power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.clk_domain
cpu_id=0
decoder=system.cpu0.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu0.interrupts
isa=system.cpu0.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu0.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu0.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu0.tracer
workload=system.cpu0.workload
dcache_port=system.l1d0.cpu_side
icache_port=system.l1i0.cpu_side

[system.cpu0.decoder]
type=SparcDecoder
eventq_index=0
isa=system.cpu0.isa

[system.cpu0.interrupts]
type=SparcInterrupts
eventq_index=0

[system.cpu0.isa]
type=SparcISA
eventq_index=0

[system.cpu0.mmu]
type=SparcMMU
children=dtb itb
dtb=system.cpu0.mmu.dtb
eventq_index=0
itb=system.cpu0.mmu.itb

[system.cpu0.mmu.dtb]
type=SparcTLB
entry_type=data
eventq_index=0
next_level=Null
size=64

[system.cpu0.mmu.itb]
type=SparcTLB
entry_type=instruction
eventq_index=0
next_level=Null
size=64

[system.cpu0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu0.tracer]
type=ExeTracer
eventq_index=0

[system.cpu0.workload]
type=Process
cmd=./init_A 128
cwd=/home/ritam/gem5/gem5
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./init_A
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu1]
type=BaseTimingSimpleCPU
children=decoder interrupts isa mmu power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.clk_domain
cpu_id=1
decoder=system.cpu1.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu1.interrupts
isa=system.cpu1.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu1.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu1.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu1.tracer
workload=system.cpu1.workload
dcache_port=system.l1d1.cpu_side
icache_port=system.l1i1.cpu_side

[system.cpu1.decoder]
type=SparcDecoder
eventq_index=0
isa=system.cpu1.isa

[system.cpu1.interrupts]
type=SparcInterrupts
eventq_index=0

[system.cpu1.isa]
type=SparcISA
eventq_index=0

[system.cpu1.mmu]
type=SparcMMU
children=dtb itb
dtb=system.cpu1.mmu.dtb
eventq_index=0
itb=system.cpu1.mmu.itb

[system.cpu1.mmu.dtb]
type=SparcTLB
entry_type=data
eventq_index=0
next_level=Null
size=64

[system.cpu1.mmu.itb]
type=SparcTLB
entry_type=instruction
eventq_index=0
next_level=Null
size=64

[system.cpu1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu1.tracer]
type=ExeTracer
eventq_index=0

[system.cpu1.workload]
type=Process
cmd=./init_B 128
cwd=/home/ritam/gem5/gem5
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./init_B
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=101
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.l1d0]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.l1d0.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.l1d0.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.l1d0.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu0.dcache_port
mem_side=system.l2bus.cpu_side_ports[1]

[system.l1d0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l1d0.replacement_policy]
type=LRURP
eventq_index=0

[system.l1d0.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l1d0.tags.indexing_policy
power_model=
power_state=system.l1d0.tags.power_state
replacement_policy=system.l1d0.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.l1d0.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=32768

[system.l1d0.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l1d1]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.l1d1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.l1d1.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.l1d1.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu1.dcache_port
mem_side=system.l2bus.cpu_side_ports[3]

[system.l1d1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l1d1.replacement_policy]
type=LRURP
eventq_index=0

[system.l1d1.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l1d1.tags.indexing_policy
power_model=
power_state=system.l1d1.tags.power_state
replacement_policy=system.l1d1.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.l1d1.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=32768

[system.l1d1.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l1i0]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.l1i0.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.l1i0.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.l1i0.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu0.icache_port
mem_side=system.l2bus.cpu_side_ports[0]

[system.l1i0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l1i0.replacement_policy]
type=LRURP
eventq_index=0

[system.l1i0.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l1i0.tags.indexing_policy
power_model=
power_state=system.l1i0.tags.power_state
replacement_policy=system.l1i0.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.l1i0.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=32768

[system.l1i0.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l1i1]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.l1i1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.l1i1.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.l1i1.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu1.icache_port
mem_side=system.l2bus.cpu_side_ports[2]

[system.l1i1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l1i1.replacement_policy]
type=LRURP
eventq_index=0

[system.l1i1.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l1i1.tags.indexing_policy
power_model=
power_state=system.l1i1.tags.power_state
replacement_policy=system.l1i1.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.l1i1.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=32768

[system.l1i1.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.l2bus.power_state
response_latency=1
snoop_filter=system.l2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.l1i0.mem_side system.l1d0.mem_side system.l1i1.mem_side system.l1d1.mem_side
mem_side_ports=system.l2cache.cpu_side

[system.l2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.l2cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=10
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=system.l2cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.l2cache.replacement_policy
response_latency=10
sequential_access=false
size=131072
system=system
tag_latency=10
tags=system.l2cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.l2bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[0]

[system.l2cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2cache.replacement_policy]
type=LRURP
eventq_index=0

[system.l2cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l2cache.tags.indexing_policy
power_model=
power_state=system.l2cache.tags.power_state
replacement_policy=system.l2cache.replacement_policy
sequential_access=false
size=131072
system=system
tag_latency=10
warmup_percentage=0

[system.l2cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=131072

[system.l2cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=true
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.mem_ctrl.power_state
range=0:134217728
writeable=true
port=system.membus.mem_side_ports[0]

[system.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.l2cache.mem_side system.system_port
mem_side_ports=system.mem_ctrl.port

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.workload]
type=SparcEmuLinux
eventq_index=0
remote_gdb_port=#7000
wait_for_remote_gdb=false

