<!-- Compiled by morty-0.9.0 / 2026-02-10 15:08:39.505314084 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_inval_filter</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.MaxTxns" class="impl"><code class="in-band"><a href="#parameter.MaxTxns">MaxTxns</a><span class="type-annotation">: int  unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AddrWidth" class="impl"><code class="in-band"><a href="#parameter.AddrWidth">AddrWidth</a><span class="type-annotation">: int  unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.L1LineWidth" class="impl"><code class="in-band"><a href="#parameter.L1LineWidth">L1LineWidth</a><span class="type-annotation">: int  unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.aw_chan_t" class="impl"><code class="in-band"><a href="#parameter.aw_chan_t">aw_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.req_t" class="impl"><code class="in-band"><a href="#parameter.req_t">req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.resp_t" class="impl"><code class="in-band"><a href="#parameter.resp_t">resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input logic</span></code></h3><div class="docblock">
</div><h3 id="port.en_i" class="impl"><code class="in-band"><a href="#port.en_i">en_i</a><span class="type-annotation">: input logic</span></code></h3><div class="docblock">
</div><h3 id="port.slv_req_i" class="impl"><code class="in-band"><a href="#port.slv_req_i">slv_req_i</a><span class="type-annotation">: input  req_t</span></code></h3><div class="docblock">
</div><h3 id="port.slv_resp_o" class="impl"><code class="in-band"><a href="#port.slv_resp_o">slv_resp_o</a><span class="type-annotation">: output resp_t</span></code></h3><div class="docblock">
</div><h3 id="port.mst_req_o" class="impl"><code class="in-band"><a href="#port.mst_req_o">mst_req_o</a><span class="type-annotation">: output req_t</span></code></h3><div class="docblock">
</div><h3 id="port.mst_resp_i" class="impl"><code class="in-band"><a href="#port.mst_resp_i">mst_resp_i</a><span class="type-annotation">: input  resp_t</span></code></h3><div class="docblock">
</div><h3 id="port.inval_addr_o" class="impl"><code class="in-band"><a href="#port.inval_addr_o">inval_addr_o</a><span class="type-annotation">: output logic [AddrWidth-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.inval_valid_o" class="impl"><code class="in-band"><a href="#port.inval_valid_o">inval_valid_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.inval_ready_i" class="impl"><code class="in-band"><a href="#port.inval_ready_i">inval_ready_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.aw_fifo_data" class="impl"><code class="in-band"><a href="#signal.aw_fifo_data">aw_fifo_data</a><span class="type-annotation">: aw_chan_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
