{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540702859782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540702859813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 00:00:59 2018 " "Processing started: Sun Oct 28 00:00:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540702859813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702859813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Divider -c Divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off Divider -c Divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702859813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540702862258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540702862258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Remainder remainder Divider.v(63) " "Verilog HDL Declaration information at Divider.v(63): object \"Remainder\" differs only in case from object \"remainder\" in the same scope" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540702889419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "divident Divident Divider.v(222) " "Verilog HDL Declaration information at Divider.v(222): object \"divident\" differs only in case from object \"Divident\" in the same scope" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 222 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540702889429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg_A reg_A Divider.v(233) " "Verilog HDL Declaration information at Divider.v(233): object \"Reg_A\" differs only in case from object \"reg_A\" in the same scope" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540702889429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 5 5 " "Found 5 design units, including 5 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540702889591 ""} { "Info" "ISGN_ENTITY_NAME" "2 part3 " "Found entity 2: part3" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540702889591 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540702889591 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540702889591 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_decoder " "Found entity 5: hex_decoder" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540702889591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702889591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Divider.v(19) " "Verilog HDL Implicit Net warning at Divider.v(19): created implicit net for \"clk\"" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540702889620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divider " "Elaborating entity \"Divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540702889880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part3 part3:u0 " "Elaborating entity \"part3\" for hierarchy \"part3:u0\"" {  } { { "Divider.v" "u0" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540702890288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control part3:u0\|control:C0 " "Elaborating entity \"control\" for hierarchy \"part3:u0\|control:C0\"" {  } { { "Divider.v" "C0" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540702890343 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Divider.v(157) " "Verilog HDL Case Statement warning at Divider.v(157): incomplete case statement has no default case item" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 157 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1540702890357 "|Divider|part3:u0|control:C0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Divider.v(157) " "Verilog HDL Case Statement information at Divider.v(157): all case item expressions in this case statement are onehot" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 157 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1540702890357 "|Divider|part3:u0|control:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath part3:u0\|datapath:D0 " "Elaborating entity \"datapath\" for hierarchy \"part3:u0\|datapath:D0\"" {  } { { "Divider.v" "D0" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540702890445 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_A_shift Divider.v(254) " "Verilog HDL Always Construct warning at Divider.v(254): inferring latch(es) for variable \"Reg_A_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540702890448 "|Divider|part3:u0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Divident_shift Divider.v(254) " "Verilog HDL Always Construct warning at Divider.v(254): inferring latch(es) for variable \"Divident_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540702890448 "|Divider|part3:u0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_A_subtract Divider.v(268) " "Verilog HDL Always Construct warning at Divider.v(268): inferring latch(es) for variable \"Reg_A_subtract\", which holds its previous value in one or more paths through the always construct" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540702890449 "|Divider|part3:u0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_A_Final Divider.v(280) " "Verilog HDL Always Construct warning at Divider.v(280): inferring latch(es) for variable \"Reg_A_Final\", which holds its previous value in one or more paths through the always construct" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540702890450 "|Divider|part3:u0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Divident_Final Divider.v(280) " "Verilog HDL Always Construct warning at Divider.v(280): inferring latch(es) for variable \"Divident_Final\", which holds its previous value in one or more paths through the always construct" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540702890450 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_A_subtract\[0\] Divider.v(268) " "Inferred latch for \"Reg_A_subtract\[0\]\" at Divider.v(268)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890453 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_A_subtract\[1\] Divider.v(268) " "Inferred latch for \"Reg_A_subtract\[1\]\" at Divider.v(268)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890453 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_A_subtract\[2\] Divider.v(268) " "Inferred latch for \"Reg_A_subtract\[2\]\" at Divider.v(268)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890453 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_A_subtract\[3\] Divider.v(268) " "Inferred latch for \"Reg_A_subtract\[3\]\" at Divider.v(268)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890453 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_A_subtract\[4\] Divider.v(268) " "Inferred latch for \"Reg_A_subtract\[4\]\" at Divider.v(268)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890454 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divident_shift\[0\] Divider.v(254) " "Inferred latch for \"Divident_shift\[0\]\" at Divider.v(254)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890454 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divident_Final\[1\] Divider.v(254) " "Inferred latch for \"Divident_Final\[1\]\" at Divider.v(254)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890454 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divident_Final\[2\] Divider.v(254) " "Inferred latch for \"Divident_Final\[2\]\" at Divider.v(254)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890455 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divident_Final\[3\] Divider.v(254) " "Inferred latch for \"Divident_Final\[3\]\" at Divider.v(254)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890455 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_A_shift\[0\] Divider.v(254) " "Inferred latch for \"Reg_A_shift\[0\]\" at Divider.v(254)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890455 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_A_shift\[1\] Divider.v(254) " "Inferred latch for \"Reg_A_shift\[1\]\" at Divider.v(254)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890456 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_A_shift\[2\] Divider.v(254) " "Inferred latch for \"Reg_A_shift\[2\]\" at Divider.v(254)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890456 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_A_shift\[3\] Divider.v(254) " "Inferred latch for \"Reg_A_shift\[3\]\" at Divider.v(254)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890456 "|Divider|part3:u0|datapath:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_A_shift\[4\] Divider.v(254) " "Inferred latch for \"Reg_A_shift\[4\]\" at Divider.v(254)" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702890457 "|Divider|part3:u0|datapath:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:H0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:H0\"" {  } { { "Divider.v" "H0" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540702890554 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Divisor\[3\] " "Net \"Divisor\[3\]\" is missing source, defaulting to GND" {  } { { "Divider.v" "Divisor\[3\]" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1540702890692 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Divisor\[2\] " "Net \"Divisor\[2\]\" is missing source, defaulting to GND" {  } { { "Divider.v" "Divisor\[2\]" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1540702890692 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Divisor\[1\] " "Net \"Divisor\[1\]\" is missing source, defaulting to GND" {  } { { "Divider.v" "Divisor\[1\]" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1540702890692 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Divisor\[0\] " "Net \"Divisor\[0\]\" is missing source, defaulting to GND" {  } { { "Divider.v" "Divisor\[0\]" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1540702890692 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "divident\[3\] " "Net \"divident\[3\]\" is missing source, defaulting to GND" {  } { { "Divider.v" "divident\[3\]" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1540702890692 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "divident\[2\] " "Net \"divident\[2\]\" is missing source, defaulting to GND" {  } { { "Divider.v" "divident\[2\]" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1540702890692 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "divident\[1\] " "Net \"divident\[1\]\" is missing source, defaulting to GND" {  } { { "Divider.v" "divident\[1\]" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1540702890692 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "divident\[0\] " "Net \"divident\[0\]\" is missing source, defaulting to GND" {  } { { "Divider.v" "divident\[0\]" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1540702890692 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1540702890692 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540702893711 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540702894075 "|Divider|HEX2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540702894075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540702894599 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540702895438 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/output_files/Divider.map.smsg " "Generated suppressed messages file C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/output_files/Divider.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702895796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540702896660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540702896660 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540702898258 "|Divider|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540702898258 "|Divider|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540702898258 "|Divider|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540702898258 "|Divider|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540702898258 "|Divider|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540702898258 "|Divider|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540702898258 "|Divider|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Divider.v" "" { Text "C:/Users/think/Desktop/U of T/ECE241H1 F DIGITAL SYSTEMS/ECE 241 lab/lab6/part3/Divider.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540702898258 "|Divider|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540702898258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540702898262 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540702898262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540702898262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540702898262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540702898348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 00:01:38 2018 " "Processing ended: Sun Oct 28 00:01:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540702898348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540702898348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540702898348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540702898348 ""}
