{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652281895206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652281895211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 18:11:35 2022 " "Processing started: Wed May 11 18:11:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652281895211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281895211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hardware_aes_128 -c hardware_aes_128 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hardware_aes_128 -c hardware_aes_128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281895211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652281895695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async.v 4 4 " "Found 4 design units, including 4 entities, in source file async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "async.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/async.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906574 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "async.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/async.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906574 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "async.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/async.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906574 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "async.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/async.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_bytes " "Found entity 1: sub_bytes" {  } { { "sub_bytes.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "shift_rows.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/shift_rows.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mix_columns.v 1 1 " "Found 1 design units, including 1 entities, in source file mix_columns.v" { { "Info" "ISGN_ENTITY_NAME" "1 mix_columns " "Found entity 1: mix_columns" {  } { { "mix_columns.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/mix_columns.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scheduler.v 1 1 " "Found 1 design units, including 1 entities, in source file key_scheduler.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_scheduler " "Found entity 1: key_scheduler" {  } { { "key_scheduler.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/key_scheduler.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_sub_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_sub_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_sub_bytes " "Found entity 1: inv_sub_bytes" {  } { { "inv_sub_bytes.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_shift_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_shift_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_shift_rows " "Found entity 1: inv_shift_rows" {  } { { "inv_shift_rows.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_shift_rows.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_mix_columns.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_mix_columns.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_mix_columns " "Found entity 1: inv_mix_columns" {  } { { "inv_mix_columns.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_mix_columns.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expand_key_top.v 1 1 " "Found 1 design units, including 1 entities, in source file expand_key_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 expand_key_top " "Found entity 1: expand_key_top" {  } { { "expand_key_top.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/expand_key_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expand_key_core.v 1 1 " "Found 1 design units, including 1 entities, in source file expand_key_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 expand_key_core " "Found entity 1: expand_key_core" {  } { { "expand_key_core.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/expand_key_core.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypt_top.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypt_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt_top " "Found entity 1: encrypt_top" {  } { { "encrypt_top.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/encrypt_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypt_round.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypt_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt_round " "Found entity 1: encrypt_round" {  } { { "encrypt_round.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/encrypt_round.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypt_final_round.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypt_final_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt_final_round " "Found entity 1: encrypt_final_round" {  } { { "encrypt_final_round.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/encrypt_final_round.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypt_top.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypt_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt_top " "Found entity 1: decrypt_top" {  } { { "decrypt_top.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/decrypt_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypt_round.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypt_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt_round " "Found entity 1: decrypt_round" {  } { { "decrypt_round.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/decrypt_round.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypt_initial_round.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypt_initial_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt_initial_round " "Found entity 1: decrypt_initial_round" {  } { { "decrypt_initial_round.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/decrypt_initial_round.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes128_top.v 1 1 " "Found 1 design units, including 1 entities, in source file aes128_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes128_top " "Found entity 1: aes128_top" {  } { { "aes128_top.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/aes128_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_round_key.v 1 1 " "Found 1 design units, including 1 entities, in source file add_round_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_round_key " "Found entity 1: add_round_key" {  } { { "add_round_key.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/add_round_key.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906598 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(139) " "Verilog HDL information at main.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652281906599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281906600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281906600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652281906660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(68) " "Verilog HDL assignment warning at main.v(68): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652281906662 "|main"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "main.v(147) " "Verilog HDL Case Statement warning at main.v(147): can't check case statement for completeness because the case expression has too many possible states" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 147 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1652281906663 "|main"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "main.v(172) " "Verilog HDL Case Statement warning at main.v(172): can't check case statement for completeness because the case expression has too many possible states" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 172 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1652281906664 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 main.v(222) " "Verilog HDL assignment warning at main.v(222): truncated value with size 8 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652281906671 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:aes_rx_uart " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:aes_rx_uart\"" {  } { { "main.v" "aes_rx_uart" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281906751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:aes_rx_uart\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:aes_rx_uart\|BaudTickGen:tickgen\"" {  } { { "async.v" "tickgen" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/async.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281906760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:aes_tx_uart " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:aes_tx_uart\"" {  } { { "main.v" "aes_tx_uart" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281906767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:aes_tx_uart\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:aes_tx_uart\|BaudTickGen:tickgen\"" {  } { { "async.v" "tickgen" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/async.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281906777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes128_top aes128_top:aes " "Elaborating entity \"aes128_top\" for hierarchy \"aes128_top:aes\"" {  } { { "main.v" "aes" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281906786 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode aes128_top.v(30) " "Verilog HDL Always Construct warning at aes128_top.v(30): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "aes128_top.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/aes128_top.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652281906788 "|main|aes128_top:aes"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode aes128_top.v(33) " "Verilog HDL Always Construct warning at aes128_top.v(33): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "aes128_top.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/aes128_top.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652281906788 "|main|aes128_top:aes"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_message_reg aes128_top.v(28) " "Verilog HDL Always Construct warning at aes128_top.v(28): inferring latch(es) for variable \"output_message_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "aes128_top.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/aes128_top.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652281906788 "|main|aes128_top:aes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expand_key_top aes128_top:aes\|expand_key_top:i_expand_key_top " "Elaborating entity \"expand_key_top\" for hierarchy \"aes128_top:aes\|expand_key_top:i_expand_key_top\"" {  } { { "aes128_top.v" "i_expand_key_top" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/aes128_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281906929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expand_key_core aes128_top:aes\|expand_key_top:i_expand_key_top\|expand_key_core:i_expand_key_core " "Elaborating entity \"expand_key_core\" for hierarchy \"aes128_top:aes\|expand_key_top:i_expand_key_top\|expand_key_core:i_expand_key_core\"" {  } { { "expand_key_top.v" "i_expand_key_core" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/expand_key_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scheduler aes128_top:aes\|key_scheduler:i_key_scheduler " "Elaborating entity \"key_scheduler\" for hierarchy \"aes128_top:aes\|key_scheduler:i_key_scheduler\"" {  } { { "aes128_top.v" "i_key_scheduler" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/aes128_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encrypt_top aes128_top:aes\|encrypt_top:i_encrypt_top " "Elaborating entity \"encrypt_top\" for hierarchy \"aes128_top:aes\|encrypt_top:i_encrypt_top\"" {  } { { "aes128_top.v" "i_encrypt_top" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/aes128_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_round_key aes128_top:aes\|encrypt_top:i_encrypt_top\|add_round_key:i_add_round_key " "Elaborating entity \"add_round_key\" for hierarchy \"aes128_top:aes\|encrypt_top:i_encrypt_top\|add_round_key:i_add_round_key\"" {  } { { "encrypt_top.v" "i_add_round_key" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/encrypt_top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encrypt_round aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9 " "Elaborating entity \"encrypt_round\" for hierarchy \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\"" {  } { { "encrypt_top.v" "encrypt_round_1_9" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/encrypt_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_bytes aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes " "Elaborating entity \"sub_bytes\" for hierarchy \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\"" {  } { { "encrypt_round.v" "i_sub_bytes" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/encrypt_round.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rows aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|shift_rows:i_shift_rows " "Elaborating entity \"shift_rows\" for hierarchy \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|shift_rows:i_shift_rows\"" {  } { { "encrypt_round.v" "i_shift_rows" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/encrypt_round.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_columns aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|mix_columns:i_mix_columns " "Elaborating entity \"mix_columns\" for hierarchy \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|mix_columns:i_mix_columns\"" {  } { { "encrypt_round.v" "i_mix_columns" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/encrypt_round.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encrypt_final_round aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round " "Elaborating entity \"encrypt_final_round\" for hierarchy \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\"" {  } { { "encrypt_top.v" "i_encrypt_final_round" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/encrypt_top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypt_top aes128_top:aes\|decrypt_top:i_decrypt_top " "Elaborating entity \"decrypt_top\" for hierarchy \"aes128_top:aes\|decrypt_top:i_decrypt_top\"" {  } { { "aes128_top.v" "i_decrypt_top" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/aes128_top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypt_initial_round aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round " "Elaborating entity \"decrypt_initial_round\" for hierarchy \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\"" {  } { { "decrypt_top.v" "i_decrypt_initial_round" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/decrypt_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_shift_rows aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_shift_rows:i_inv_shift_rows " "Elaborating entity \"inv_shift_rows\" for hierarchy \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_shift_rows:i_inv_shift_rows\"" {  } { { "decrypt_initial_round.v" "i_inv_shift_rows" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/decrypt_initial_round.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_sub_bytes aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes " "Elaborating entity \"inv_sub_bytes\" for hierarchy \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\"" {  } { { "decrypt_initial_round.v" "i_inv_sub_bytes" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/decrypt_initial_round.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypt_round aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10 " "Elaborating entity \"decrypt_round\" for hierarchy \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\"" {  } { { "decrypt_top.v" "decrypt_round_2_10" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/decrypt_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_mix_columns aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_mix_columns:i_inv_mix_columns " "Elaborating entity \"inv_mix_columns\" for hierarchy \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_mix_columns:i_inv_mix_columns\"" {  } { { "decrypt_round.v" "i_inv_mix_columns" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/decrypt_round.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281907608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ic14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ic14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ic14 " "Found entity 1: altsyncram_ic14" {  } { { "db/altsyncram_ic14.tdf" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/altsyncram_ic14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281909722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281909722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/mux_j7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281909935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281909935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281910019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281910019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0th.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0th.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0th " "Found entity 1: cntr_0th" {  } { { "db/cntr_0th.tdf" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/cntr_0th.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281910127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281910127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281910179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281910179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/cntr_8hi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281910240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281910240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_crh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_crh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_crh " "Found entity 1: cntr_crh" {  } { { "db/cntr_crh.tdf" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/cntr_crh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281910318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281910318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281910366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281910366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281910423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281910423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281910472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281910472 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281910787 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652281910857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.11.19:11:55 Progress: Loading sld5fff1abc/alt_sld_fab_wrapper_hw.tcl " "2022.05.11.19:11:55 Progress: Loading sld5fff1abc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281915995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281918682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281918808 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281922530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281922561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281922592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281922635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281922640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281922640 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652281923335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5fff1abc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5fff1abc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5fff1abc/alt_sld_fab.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/ip/sld5fff1abc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281923452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281923452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281923485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281923485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281923487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281923487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281923507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281923507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281923544 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281923544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281923544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652281923563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652281923563 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1652281923938 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1652281923938 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1652281923938 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1652281923938 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1652281923938 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "68 " "Found 68 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram4 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram4\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram4" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram9 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram9\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram9" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram14 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram14\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram14" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram3 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram3\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram3" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram8 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram8\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram8" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram13 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram13\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram13" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram2 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram2\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram2" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram7 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram7\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram7" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram12 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram12\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram12" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram1 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram1\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram1" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram6 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram6\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram6" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram11 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram11\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram11" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram0 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram0" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram5 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram5\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram5" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram10 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram10\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram10" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram15 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_final_round:i_encrypt_final_round\|sub_bytes:i_sub_bytes\|Ram15\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram15" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|expand_key_top:i_expand_key_top\|expand_key_core:i_expand_key_core\|Ram3 " "RAM logic \"aes128_top:aes\|expand_key_top:i_expand_key_top\|expand_key_core:i_expand_key_core\|Ram3\" is uninferred because MIF is not supported for the selected family" {  } { { "expand_key_core.v" "Ram3" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/expand_key_core.v" 104 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram0 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram0" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|expand_key_top:i_expand_key_top\|expand_key_core:i_expand_key_core\|Ram2 " "RAM logic \"aes128_top:aes\|expand_key_top:i_expand_key_top\|expand_key_core:i_expand_key_core\|Ram2\" is uninferred because MIF is not supported for the selected family" {  } { { "expand_key_core.v" "Ram2" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/expand_key_core.v" 104 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram1 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram1\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram1" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|expand_key_top:i_expand_key_top\|expand_key_core:i_expand_key_core\|Ram1 " "RAM logic \"aes128_top:aes\|expand_key_top:i_expand_key_top\|expand_key_core:i_expand_key_core\|Ram1\" is uninferred because MIF is not supported for the selected family" {  } { { "expand_key_core.v" "Ram1" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/expand_key_core.v" 104 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram2 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram2\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram2" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|expand_key_top:i_expand_key_top\|expand_key_core:i_expand_key_core\|Ram0 " "RAM logic \"aes128_top:aes\|expand_key_top:i_expand_key_top\|expand_key_core:i_expand_key_core\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "expand_key_core.v" "Ram0" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/expand_key_core.v" 104 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram3 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram3\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram3" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram4 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram4\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram4" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram5 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram5\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram5" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram6 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram6\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram6" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram7 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram7\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram7" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram8 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram8\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram8" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram9 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram9\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram9" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram10 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram10\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram10" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram11 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram11\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram11" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram12 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram12\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram12" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram13 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram13\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram13" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram14 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram14\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram14" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram15 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_round:decrypt_round_2_10\|inv_sub_bytes:i_inv_sub_bytes\|Ram15\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram15" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram2 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram2\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram2" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram8 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram8\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram8" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram13 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram13\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram13" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram7 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram7\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram7" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram1 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram1\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram1" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram6 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram6\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram6" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram11 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram11\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram11" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram12 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram12\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram12" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram0 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram0" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram10 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram10\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram10" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram15 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram15\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram15" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram5 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram5\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram5" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram3 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram3\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram3" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram4 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram4\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram4" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram9 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram9\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram9" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram14 " "RAM logic \"aes128_top:aes\|encrypt_top:i_encrypt_top\|encrypt_round:encrypt_round_1_9\|sub_bytes:i_sub_bytes\|Ram14\" is uninferred because MIF is not supported for the selected family" {  } { { "sub_bytes.v" "Ram14" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram12 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram12\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram12" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram13 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram13\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram13" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram14 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram14\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram14" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram15 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram15\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram15" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram8 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram8\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram8" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram9 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram9\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram9" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram10 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram10\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram10" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram11 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram11\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram11" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram4 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram4\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram4" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram5 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram5\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram5" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram6 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram6\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram6" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram7 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram7\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram7" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram0 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram0" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram1 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram1\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram1" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram2 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram2\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram2" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram3 " "RAM logic \"aes128_top:aes\|decrypt_top:i_decrypt_top\|decrypt_initial_round:i_decrypt_initial_round\|inv_sub_bytes:i_inv_sub_bytes\|Ram3\" is uninferred because MIF is not supported for the selected family" {  } { { "inv_sub_bytes.v" "Ram3" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/inv_sub_bytes.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1652281925237 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652281925237 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652281931534 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1652281931589 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652281931652 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1652281931652 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652281931652 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1652281931652 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652281938672 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652281938672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652281938673 "|main|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652281938673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652281939105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20325 " "Implemented 20325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652282066180 ""} { "Info" "ICUT_CUT_TM_OPINS" "185 " "Implemented 185 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652282066180 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1652282066180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20092 " "Implemented 20092 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652282066180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652282066180 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hardware_uart 24 " "Ignored 24 assignments for entity \"hardware_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity hardware_uart -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282066521 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1652282066521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/output_files/hardware_aes_128.map.smsg " "Generated suppressed messages file C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/output_files/hardware_aes_128.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652282066625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5140 " "Peak virtual memory: 5140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652282067230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 18:14:27 2022 " "Processing ended: Wed May 11 18:14:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652282067230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:52 " "Elapsed time: 00:02:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652282067230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:08 " "Total CPU time (on all processors): 00:03:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652282067230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652282067230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652282071189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652282071194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 18:14:30 2022 " "Processing started: Wed May 11 18:14:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652282071194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1652282071194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off hardware_aes_128 -c hardware_aes_128 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off hardware_aes_128 -c hardware_aes_128 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1652282071194 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1652282071399 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1652282071399 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282071400 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282071645 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282071671 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 331 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 331 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1652282071766 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1652282071773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652282072044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072044 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652282072735 "|main|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1652282072735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23010 " "Implemented 23010 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652282072736 ""} { "Info" "ICUT_CUT_TM_OPINS" "186 " "Implemented 186 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652282072736 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1652282072736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22623 " "Implemented 22623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652282072736 ""} { "Info" "ICUT_CUT_TM_RAMS" "149 " "Implemented 149 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652282072736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1652282072736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 13 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652282073594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 18:14:33 2022 " "Processing ended: Wed May 11 18:14:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652282073594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652282073594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652282073594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1652282073594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652282077552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652282077556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 18:14:37 2022 " "Processing started: Wed May 11 18:14:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652282077556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652282077556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hardware_aes_128 -c hardware_aes_128 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hardware_aes_128 -c hardware_aes_128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652282077557 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652282077673 ""}
{ "Info" "0" "" "Project  = hardware_aes_128" {  } {  } 0 0 "Project  = hardware_aes_128" 0 0 "Fitter" 0 0 1652282077673 ""}
{ "Info" "0" "" "Revision = hardware_aes_128" {  } {  } 0 0 "Revision = hardware_aes_128" 0 0 "Fitter" 0 0 1652282077673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652282077940 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hardware_aes_128 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"hardware_aes_128\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652282078076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652282078120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652282078120 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652282078512 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652282078986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652282078986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652282078986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652282078986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652282078986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652282078986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652282078986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652282078986 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652282078986 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 30137 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652282079027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 30139 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652282079027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 30141 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652282079027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 30143 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652282079027 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652282079027 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652282079028 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652282079028 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652282079028 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652282079028 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652282079038 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652282080747 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "137 233 " "No exact pin location assignment(s) for 137 pins of 233 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652282082871 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652282088337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652282088337 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652282088337 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1652282088337 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/hardware_aes_128.out.sdc " "Reading SDC File: 'output_files/hardware_aes_128.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652282088410 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652282088473 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1652282088473 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652282088549 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652282088549 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1652282088549 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652282088549 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652282088549 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652282088549 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652282088549 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652282088549 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652282088549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652282090514 ""}  } { { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 30126 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652282090514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652282090514 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 22530 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652282090514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652282090514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 26672 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652282090514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 23201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652282090514 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652282090514 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 24790 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652282090514 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652282093826 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652282093850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652282093850 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652282093873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652282093904 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652282093932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652282093932 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652282093946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652282094712 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652282094730 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652282094730 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 2.5V 0 137 0 " "Number of I/O pins in group: 137 (unused VREF, 2.5V VCCIO, 0 input, 137 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652282097477 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652282097477 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652282097477 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652282097478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652282097478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652282097478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 27 21 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652282097478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652282097478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652282097478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 31 29 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652282097478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 28 24 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652282097478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652282097478 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652282097478 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652282097478 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652282118655 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652282118678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652282122526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652282126590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652282126721 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652282574031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:07:27 " "Fitter placement operations ending: elapsed time is 00:07:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652282574032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652282579114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652282587395 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652282587395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652282589012 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652282589012 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652282589012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652282589014 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.38 " "Total time spent on timing analysis during the Fitter is 6.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652282589359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652282589549 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1652282589549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652282595678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652282595760 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1652282595760 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652282603050 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652282606296 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "48 MAX 10 " "48 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 425 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 242 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 243 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 244 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 245 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 246 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 247 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 248 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 249 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 392 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 393 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 394 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 395 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 397 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 403 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 404 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 405 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 406 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 407 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 409 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 410 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 411 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 412 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 415 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 416 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 417 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 419 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 424 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652282623139 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1652282623139 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[0\] 2.5 V B7 " "Pin signaltap_output_message_out\[0\] uses I/O standard 2.5 V located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[1\] 2.5 V D5 " "Pin signaltap_output_message_out\[1\] uses I/O standard 2.5 V located at D5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[2\] 2.5 V L2 " "Pin signaltap_output_message_out\[2\] uses I/O standard 2.5 V located at L2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[4\] 2.5 V A6 " "Pin signaltap_output_message_out\[4\] uses I/O standard 2.5 V located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[5\] 2.5 V G4 " "Pin signaltap_output_message_out\[5\] uses I/O standard 2.5 V located at G4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[6\] 2.5 V E4 " "Pin signaltap_output_message_out\[6\] uses I/O standard 2.5 V located at E4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[7\] 2.5 V D3 " "Pin signaltap_output_message_out\[7\] uses I/O standard 2.5 V located at D3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[8\] 2.5 V F4 " "Pin signaltap_output_message_out\[8\] uses I/O standard 2.5 V located at F4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[11\] 2.5 V K6 " "Pin signaltap_output_message_out\[11\] uses I/O standard 2.5 V located at K6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[18\] 2.5 V B3 " "Pin signaltap_output_message_out\[18\] uses I/O standard 2.5 V located at B3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[19\] 2.5 V D1 " "Pin signaltap_output_message_out\[19\] uses I/O standard 2.5 V located at D1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[20\] 2.5 V E11 " "Pin signaltap_output_message_out\[20\] uses I/O standard 2.5 V located at E11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[21\] 2.5 V F1 " "Pin signaltap_output_message_out\[21\] uses I/O standard 2.5 V located at F1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[27\] 2.5 V J1 " "Pin signaltap_output_message_out\[27\] uses I/O standard 2.5 V located at J1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[31\] 2.5 V L1 " "Pin signaltap_output_message_out\[31\] uses I/O standard 2.5 V located at L1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[33\] 2.5 V C5 " "Pin signaltap_output_message_out\[33\] uses I/O standard 2.5 V located at C5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[35\] 2.5 V D9 " "Pin signaltap_output_message_out\[35\] uses I/O standard 2.5 V located at D9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[36\] 2.5 V C8 " "Pin signaltap_output_message_out\[36\] uses I/O standard 2.5 V located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[39\] 2.5 V F3 " "Pin signaltap_output_message_out\[39\] uses I/O standard 2.5 V located at F3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[42\] 2.5 V B1 " "Pin signaltap_output_message_out\[42\] uses I/O standard 2.5 V located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[43\] 2.5 V K2 " "Pin signaltap_output_message_out\[43\] uses I/O standard 2.5 V located at K2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[44\] 2.5 V H4 " "Pin signaltap_output_message_out\[44\] uses I/O standard 2.5 V located at H4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[46\] 2.5 V E10 " "Pin signaltap_output_message_out\[46\] uses I/O standard 2.5 V located at E10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[47\] 2.5 V L9 " "Pin signaltap_output_message_out\[47\] uses I/O standard 2.5 V located at L9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[52\] 2.5 V D2 " "Pin signaltap_output_message_out\[52\] uses I/O standard 2.5 V located at D2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[54\] 2.5 V K8 " "Pin signaltap_output_message_out\[54\] uses I/O standard 2.5 V located at K8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[57\] 2.5 V K9 " "Pin signaltap_output_message_out\[57\] uses I/O standard 2.5 V located at K9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[58\] 2.5 V M4 " "Pin signaltap_output_message_out\[58\] uses I/O standard 2.5 V located at M4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[61\] 2.5 V E1 " "Pin signaltap_output_message_out\[61\] uses I/O standard 2.5 V located at E1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[62\] 2.5 V C6 " "Pin signaltap_output_message_out\[62\] uses I/O standard 2.5 V located at C6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[63\] 2.5 V D7 " "Pin signaltap_output_message_out\[63\] uses I/O standard 2.5 V located at D7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[64\] 2.5 V A5 " "Pin signaltap_output_message_out\[64\] uses I/O standard 2.5 V located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[65\] 2.5 V G1 " "Pin signaltap_output_message_out\[65\] uses I/O standard 2.5 V located at G1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[66\] 2.5 V D6 " "Pin signaltap_output_message_out\[66\] uses I/O standard 2.5 V located at D6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[69\] 2.5 V E3 " "Pin signaltap_output_message_out\[69\] uses I/O standard 2.5 V located at E3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[71\] 2.5 V J8 " "Pin signaltap_output_message_out\[71\] uses I/O standard 2.5 V located at J8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[74\] 2.5 V B4 " "Pin signaltap_output_message_out\[74\] uses I/O standard 2.5 V located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[75\] 2.5 V F5 " "Pin signaltap_output_message_out\[75\] uses I/O standard 2.5 V located at F5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[79\] 2.5 V H11 " "Pin signaltap_output_message_out\[79\] uses I/O standard 2.5 V located at H11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[80\] 2.5 V C2 " "Pin signaltap_output_message_out\[80\] uses I/O standard 2.5 V located at C2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623143 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[81\] 2.5 V K1 " "Pin signaltap_output_message_out\[81\] uses I/O standard 2.5 V located at K1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[82\] 2.5 V B2 " "Pin signaltap_output_message_out\[82\] uses I/O standard 2.5 V located at B2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[83\] 2.5 V K5 " "Pin signaltap_output_message_out\[83\] uses I/O standard 2.5 V located at K5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[84\] 2.5 V A4 " "Pin signaltap_output_message_out\[84\] uses I/O standard 2.5 V located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[87\] 2.5 V M3 " "Pin signaltap_output_message_out\[87\] uses I/O standard 2.5 V located at M3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[88\] 2.5 V J3 " "Pin signaltap_output_message_out\[88\] uses I/O standard 2.5 V located at J3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[91\] 2.5 V F7 " "Pin signaltap_output_message_out\[91\] uses I/O standard 2.5 V located at F7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[96\] 2.5 V H1 " "Pin signaltap_output_message_out\[96\] uses I/O standard 2.5 V located at H1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[98\] 2.5 V E8 " "Pin signaltap_output_message_out\[98\] uses I/O standard 2.5 V located at E8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[100\] 2.5 V G3 " "Pin signaltap_output_message_out\[100\] uses I/O standard 2.5 V located at G3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[102\] 2.5 V H3 " "Pin signaltap_output_message_out\[102\] uses I/O standard 2.5 V located at H3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[104\] 2.5 V B5 " "Pin signaltap_output_message_out\[104\] uses I/O standard 2.5 V located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[105\] 2.5 V C3 " "Pin signaltap_output_message_out\[105\] uses I/O standard 2.5 V located at C3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[106\] 2.5 V A2 " "Pin signaltap_output_message_out\[106\] uses I/O standard 2.5 V located at A2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[107\] 2.5 V K4 " "Pin signaltap_output_message_out\[107\] uses I/O standard 2.5 V located at K4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[108\] 2.5 V J9 " "Pin signaltap_output_message_out\[108\] uses I/O standard 2.5 V located at J9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[110\] 2.5 V C4 " "Pin signaltap_output_message_out\[110\] uses I/O standard 2.5 V located at C4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[111\] 2.5 V J4 " "Pin signaltap_output_message_out\[111\] uses I/O standard 2.5 V located at J4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[112\] 2.5 V E9 " "Pin signaltap_output_message_out\[112\] uses I/O standard 2.5 V located at E9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[113\] 2.5 V A3 " "Pin signaltap_output_message_out\[113\] uses I/O standard 2.5 V located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[114\] 2.5 V F2 " "Pin signaltap_output_message_out\[114\] uses I/O standard 2.5 V located at F2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[120\] 2.5 V C7 " "Pin signaltap_output_message_out\[120\] uses I/O standard 2.5 V located at C7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[121\] 2.5 V J10 " "Pin signaltap_output_message_out\[121\] uses I/O standard 2.5 V located at J10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[122\] 2.5 V C1 " "Pin signaltap_output_message_out\[122\] uses I/O standard 2.5 V located at C1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[123\] 2.5 V E6 " "Pin signaltap_output_message_out\[123\] uses I/O standard 2.5 V located at E6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[124\] 2.5 V L8 " "Pin signaltap_output_message_out\[124\] uses I/O standard 2.5 V located at L8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[125\] 2.5 V D8 " "Pin signaltap_output_message_out\[125\] uses I/O standard 2.5 V located at D8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "signaltap_output_message_out\[127\] 2.5 V D10 " "Pin signaltap_output_message_out\[127\] uses I/O standard 2.5 V located at D10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 392 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 393 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 394 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 395 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 397 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 403 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 404 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 405 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 406 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 407 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 409 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 410 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 411 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 412 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 415 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 416 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 417 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 419 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/alteraquartusprime15.1.0.185/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "main.v" "" { Text "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/main.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652282623144 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1652282623144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/output_files/hardware_aes_128.fit.smsg " "Generated suppressed messages file C:/Users/SS84_ttr/Desktop/Diplom/DEV/diplom_projects/hardware_aes_128/output_files/hardware_aes_128.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652282624166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 77 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6072 " "Peak virtual memory: 6072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652282627462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 18:23:47 2022 " "Processing ended: Wed May 11 18:23:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652282627462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:10 " "Elapsed time: 00:09:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652282627462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:09 " "Total CPU time (on all processors): 00:10:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652282627462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652282627462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652282631090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652282631095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 18:23:50 2022 " "Processing started: Wed May 11 18:23:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652282631095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652282631095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hardware_aes_128 -c hardware_aes_128 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hardware_aes_128 -c hardware_aes_128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652282631095 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652282633960 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652282634088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652282634987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 18:23:54 2022 " "Processing ended: Wed May 11 18:23:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652282634987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652282634987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652282634987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652282634987 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652282635641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652282638786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652282638791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 18:23:58 2022 " "Processing started: Wed May 11 18:23:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652282638791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282638791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hardware_aes_128 -c hardware_aes_128 " "Command: quartus_sta hardware_aes_128 -c hardware_aes_128" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282638791 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1652282638923 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hardware_uart 24 " "Ignored 24 assignments for entity \"hardware_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity hardware_uart -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hardware_uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hardware_uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652282639313 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282639313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282639427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282639464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282639464 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652282640434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652282640434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652282640434 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282640434 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/hardware_aes_128.out.sdc " "Reading SDC File: 'output_files/hardware_aes_128.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282640506 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652282640685 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282640685 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652282640732 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652282640732 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282640732 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1652282640733 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1652282640745 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1652282640840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.361 " "Worst-case setup slack is 5.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.361               0.000 MAX10_CLK1_50  " "    5.361               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.767               0.000 altera_reserved_tck  " "   43.767               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282640901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 MAX10_CLK1_50  " "    0.236               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 altera_reserved_tck  " "    0.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282640954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.692 " "Worst-case recovery slack is 48.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.692               0.000 altera_reserved_tck  " "   48.692               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282640961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.911 " "Worst-case removal slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 altera_reserved_tck  " "    0.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282640966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.499 " "Worst-case minimum pulse width slack is 9.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.499               0.000 MAX10_CLK1_50  " "    9.499               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.532               0.000 altera_reserved_tck  " "   49.532               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282640982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282640982 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282641006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282641006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282641006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282641006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.794 ns " "Worst Case Available Settling Time: 37.794 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282641006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282641006 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282641006 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1652282641010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282641070 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282641070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282648760 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652282649588 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282649588 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652282649589 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652282649589 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282649589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.393 " "Worst-case setup slack is 6.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.393               0.000 MAX10_CLK1_50  " "    6.393               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.281               0.000 altera_reserved_tck  " "   44.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282649739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 MAX10_CLK1_50  " "    0.235               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 altera_reserved_tck  " "    0.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282649790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.805 " "Worst-case recovery slack is 48.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.805               0.000 altera_reserved_tck  " "   48.805               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282649794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.833 " "Worst-case removal slack is 0.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 altera_reserved_tck  " "    0.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282649800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.519 " "Worst-case minimum pulse width slack is 9.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.519               0.000 MAX10_CLK1_50  " "    9.519               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.555               0.000 altera_reserved_tck  " "   49.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282649806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282649806 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282649832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282649832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282649832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282649832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.984 ns " "Worst Case Available Settling Time: 37.984 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282649832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282649832 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282649832 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1652282649836 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652282650416 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282650416 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652282650418 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652282650418 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282650418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.360 " "Worst-case setup slack is 13.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.360               0.000 MAX10_CLK1_50  " "   13.360               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.523               0.000 altera_reserved_tck  " "   47.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282650467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 MAX10_CLK1_50  " "    0.091               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 altera_reserved_tck  " "    0.116               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282650519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.697 " "Worst-case recovery slack is 49.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.697               0.000 altera_reserved_tck  " "   49.697               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282650526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.408 " "Worst-case removal slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 altera_reserved_tck  " "    0.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282650533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.265 " "Worst-case minimum pulse width slack is 9.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 MAX10_CLK1_50  " "    9.265               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.387               0.000 altera_reserved_tck  " "   49.387               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652282650541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282650541 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282650565 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282650565 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282650565 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282650565 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.056 ns " "Worst Case Available Settling Time: 39.056 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282650565 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652282650565 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282650565 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282652034 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282652036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 35 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5248 " "Peak virtual memory: 5248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652282652195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 18:24:12 2022 " "Processing ended: Wed May 11 18:24:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652282652195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652282652195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652282652195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282652195 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 247 s " "Quartus Prime Full Compilation was successful. 0 errors, 247 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652282652916 ""}
