// Seed: 47618630
macromodule module_0 ();
  wand id_1;
  ;
  logic [7:0] id_2;
  assign id_2[1] = -1;
  assign id_1 = -1;
  assign id_1 = -1'd0 - id_1;
  logic [7:0] id_3 = id_3, id_4;
  assign id_3[-1] = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd84
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  output wire _id_2;
  output wire id_1;
  logic [-1 : id_2] id_4;
  genvar id_5;
  struct {logic [1 : 1] id_6;} id_7 = id_3;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
