Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  2 17:33:57 2019
| Host         : F211-79 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_module_control_sets_placed.rpt
| Design       : wrapper_module
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            2 |
|      5 |            1 |
|      6 |            1 |
|      7 |            2 |
|      8 |            1 |
|     10 |            2 |
|     11 |            1 |
|     12 |            1 |
|     15 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            8 |
| No           | No                    | Yes                    |             135 |           42 |
| No           | Yes                   | No                     |             202 |           89 |
| Yes          | No                    | No                     |              27 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             833 |          167 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                       Enable Signal                       |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  clk_BUFG      | Vga_module_inst/VGA_Interface_inst/HS                     | Vga_module_inst/VGA_Interface_inst/HS_i_1_n_0                |                1 |              1 |
|  clk_BUFG      | Vga_module_inst/VGA_Interface_inst/VS                     | Vga_module_inst/VGA_Interface_inst/VS_i_1_n_0                |                1 |              1 |
|  CLK_IBUF_BUFG |                                                           | Vga_module_inst/clk_div_inst/counter[3]_i_1_n_0              |                1 |              4 |
|  CLK_IBUF_BUFG | Snake_Control_inst/game_Score[7]_i_2_n_0                  | Master_State_Machine_inst/SR[0]                              |                2 |              4 |
|  CLK_IBUF_BUFG |                                                           |                                                              |                5 |              5 |
|  clk_BUFG      |                                                           |                                                              |                3 |              6 |
|  CLK_IBUF_BUFG | Snake_Control_inst/Reached_Target                         | Master_State_Machine_inst/SS[0]                              |                2 |              7 |
|  CLK_IBUF_BUFG | Snake_Control_inst/SnakeState_Y[0][6]_i_1_n_0             | Snake_Control_inst/SR[0]                                     |                2 |              7 |
|  CLK_IBUF_BUFG | Snake_Control_inst/SnakeState_X[0][7]_i_1_n_0             | Snake_Control_inst/SR[0]                                     |                1 |              8 |
|  clk_BUFG      |                                                           | Vga_module_inst/VGA_Interface_inst/clear                     |                3 |             10 |
|  clk_BUFG      | Vga_module_inst/VGA_Interface_inst/vcnt                   | Vga_module_inst/VGA_Interface_inst/vcnt[9]_i_1_n_0           |                2 |             10 |
|  clk_BUFG      | Master_State_Machine_inst/E[0]                            |                                                              |                4 |             11 |
|  clk_BUFG      |                                                           | Vga_module_inst/VGA_Interface_inst/Vaild_display_reg_inv_n_0 |                4 |             12 |
|  CLK_IBUF_BUFG | Target_Generate_inst/LDSR7_inst/E[0]                      | Snake_Control_inst/SR[0]                                     |                6 |             15 |
|  clk_BUFG      | Vga_module_inst/VGA_Interface_inst/FrameCount             |                                                              |                4 |             16 |
|  clk_BUFG      |                                                           | Vga_module_inst/VGA_Interface_inst/ADDRV[8]_i_1_n_0          |                6 |             19 |
|  CLK_IBUF_BUFG | Snake_Control_inst/Counter[0]_i_2_n_0                     | Snake_Control_inst/Counter[0]_i_1_n_0                        |                8 |             30 |
|  CLK_IBUF_BUFG | Master_State_Machine_inst/game_Score1                     | Master_State_Machine_inst/SR[0]                              |                8 |             30 |
|  CLK_IBUF_BUFG |                                                           | Master_State_Machine_inst/SS[0]                              |               25 |             86 |
|  CLK_IBUF_BUFG |                                                           | Snake_Control_inst/SR[0]                                     |               92 |            206 |
|  CLK_IBUF_BUFG | Snake_Control_inst/PixShift[0].SnakeState_Y[1][6]_i_1_n_0 | Snake_Control_inst/SR[0]                                     |              134 |            720 |
+----------------+-----------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+


