Loading plugins phase: Elapsed time ==> 0s.278ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\HeartMonitor.cyprj -d CY8C5868AXI-LP035 -s C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.290ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.079ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  HeartMonitor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\HeartMonitor.cyprj -dcpsoc3 HeartMonitor.v -verilog
======================================================================

======================================================================
Compiling:  HeartMonitor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\HeartMonitor.cyprj -dcpsoc3 HeartMonitor.v -verilog
======================================================================

======================================================================
Compiling:  HeartMonitor.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\HeartMonitor.cyprj -dcpsoc3 -verilog HeartMonitor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Aug 06 21:20:31 2016


======================================================================
Compiling:  HeartMonitor.v
Program  :   vpp
Options  :    -yv2 -q10 HeartMonitor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Aug 06 21:20:31 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'HeartMonitor.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  HeartMonitor.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\HeartMonitor.cyprj -dcpsoc3 -verilog HeartMonitor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Aug 06 21:20:32 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\codegentemp\HeartMonitor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\codegentemp\HeartMonitor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  HeartMonitor.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\HeartMonitor.cyprj -dcpsoc3 -verilog HeartMonitor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Aug 06 21:20:32 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\codegentemp\HeartMonitor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\codegentemp\HeartMonitor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_364
	\PWM_DMA_Timing:PWMUDB:km_run\
	\PWM_DMA_Timing:PWMUDB:ctrl_cmpmode2_2\
	\PWM_DMA_Timing:PWMUDB:ctrl_cmpmode2_1\
	\PWM_DMA_Timing:PWMUDB:ctrl_cmpmode2_0\
	\PWM_DMA_Timing:PWMUDB:ctrl_cmpmode1_2\
	\PWM_DMA_Timing:PWMUDB:ctrl_cmpmode1_1\
	\PWM_DMA_Timing:PWMUDB:ctrl_cmpmode1_0\
	\PWM_DMA_Timing:PWMUDB:capt_rising\
	\PWM_DMA_Timing:PWMUDB:capt_falling\
	\PWM_DMA_Timing:PWMUDB:trig_rise\
	\PWM_DMA_Timing:PWMUDB:trig_fall\
	\PWM_DMA_Timing:PWMUDB:sc_kill\
	\PWM_DMA_Timing:PWMUDB:min_kill\
	\PWM_DMA_Timing:PWMUDB:km_tc\
	\PWM_DMA_Timing:PWMUDB:db_tc\
	\PWM_DMA_Timing:PWMUDB:dith_sel\
	\PWM_DMA_Timing:PWMUDB:compare2\
	\PWM_DMA_Timing:Net_101\
	Net_892
	Net_893
	\PWM_DMA_Timing:PWMUDB:cmp2\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_31\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_30\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_29\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_28\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_27\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_26\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_25\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_24\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_23\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_22\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_21\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_20\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_19\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_18\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_17\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_16\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_15\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_14\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_13\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_12\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_11\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_10\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_9\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_8\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_7\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_6\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_5\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_4\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_3\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_2\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_1\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:b_0\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_894
	Net_891
	\PWM_DMA_Timing:Net_113\
	\PWM_DMA_Timing:Net_107\
	\PWM_DMA_Timing:Net_114\

    Synthesized names
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 136 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__AudioOut_net_0
Aliasing \VDAC8:Net_83\ to zero
Aliasing \VDAC8:Net_81\ to zero
Aliasing \VDAC8:Net_82\ to zero
Aliasing \LCD_Char:tmpOE__LCDPort_net_6\ to tmpOE__AudioOut_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_5\ to tmpOE__AudioOut_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_4\ to tmpOE__AudioOut_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_3\ to tmpOE__AudioOut_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_2\ to tmpOE__AudioOut_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_1\ to tmpOE__AudioOut_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_0\ to tmpOE__AudioOut_net_0
Aliasing \Timer_1:Net_260\ to zero
Aliasing Net_12 to zero
Aliasing \Timer_1:Net_102\ to tmpOE__AudioOut_net_0
Aliasing tmpOE__Pin_LED1_net_0 to tmpOE__AudioOut_net_0
Aliasing tmpOE__Pin_LED2_net_0 to tmpOE__AudioOut_net_0
Aliasing \PWM_DMA_Timing:PWMUDB:hwCapture\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:trig_out\ to tmpOE__AudioOut_net_0
Aliasing Net_645 to zero
Aliasing \PWM_DMA_Timing:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:ltch_kill_reg\\R\ to \PWM_DMA_Timing:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DMA_Timing:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:min_kill_reg\\R\ to \PWM_DMA_Timing:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DMA_Timing:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:final_kill\ to tmpOE__AudioOut_net_0
Aliasing \PWM_DMA_Timing:PWMUDB:dith_count_1\\R\ to \PWM_DMA_Timing:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DMA_Timing:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:dith_count_0\\R\ to \PWM_DMA_Timing:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DMA_Timing:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:cs_addr_0\ to \PWM_DMA_Timing:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DMA_Timing:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__AudioOut_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__AudioOut_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__AudioOut_net_0
Aliasing \PWM_DMA_Timing:PWMUDB:min_kill_reg\\D\ to tmpOE__AudioOut_net_0
Aliasing \PWM_DMA_Timing:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:ltch_kill_reg\\D\ to tmpOE__AudioOut_net_0
Removing Lhs of wire one[7] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \VDAC8:Net_83\[14] = zero[2]
Removing Lhs of wire \VDAC8:Net_81\[15] = zero[2]
Removing Lhs of wire \VDAC8:Net_82\[16] = zero[2]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_6\[20] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_5\[21] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_4\[22] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_3\[23] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_2\[24] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_1\[25] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_0\[26] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \Timer_1:Net_260\[45] = zero[2]
Removing Lhs of wire \Timer_1:Net_266\[46] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire Net_12[47] = zero[2]
Removing Rhs of wire Net_344[51] = \Timer_1:Net_57\[50]
Removing Lhs of wire \Timer_1:Net_102\[53] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire tmpOE__Pin_LED1_net_0[57] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire tmpOE__Pin_LED2_net_0[63] = tmpOE__AudioOut_net_0[1]
Removing Rhs of wire Net_382[74] = \PWM_DMA_Timing:Net_96\[176]
Removing Rhs of wire Net_382[74] = \PWM_DMA_Timing:PWMUDB:pwm_i_reg\[168]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:ctrl_enable\[88] = \PWM_DMA_Timing:PWMUDB:control_7\[80]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:hwCapture\[98] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:hwEnable\[99] = \PWM_DMA_Timing:PWMUDB:control_7\[80]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:trig_out\[103] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:runmode_enable\\R\[105] = zero[2]
Removing Lhs of wire Net_645[106] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:runmode_enable\\S\[107] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:final_enable\[108] = \PWM_DMA_Timing:PWMUDB:runmode_enable\[104]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:ltch_kill_reg\\R\[112] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:ltch_kill_reg\\S\[113] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:min_kill_reg\\R\[114] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:min_kill_reg\\S\[115] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:final_kill\[118] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_1\[122] = \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_1\[340]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:add_vi_vv_MODGEN_1_0\[124] = \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_0\[341]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:dith_count_1\\R\[125] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:dith_count_1\\S\[126] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:dith_count_0\\R\[127] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:dith_count_0\\S\[128] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:cs_addr_2\[130] = \PWM_DMA_Timing:PWMUDB:tc_i\[110]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:cs_addr_1\[131] = \PWM_DMA_Timing:PWMUDB:runmode_enable\[104]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:cs_addr_0\[132] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:compare1\[166] = \PWM_DMA_Timing:PWMUDB:cmp1_less\[136]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:pwm1_i\[171] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:pwm2_i\[173] = zero[2]
Removing Rhs of wire \PWM_DMA_Timing:PWMUDB:pwm_temp\[179] = \PWM_DMA_Timing:PWMUDB:cmp1\[180]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_23\[222] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_22\[223] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_21\[224] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_20\[225] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_19\[226] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_18\[227] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_17\[228] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_16\[229] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_15\[230] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_14\[231] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_13\[232] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_12\[233] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_11\[234] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_10\[235] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_9\[236] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_8\[237] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_7\[238] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_6\[239] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_5\[240] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_4\[241] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_3\[242] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_2\[243] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_1\[244] = \PWM_DMA_Timing:PWMUDB:MODIN1_1\[245]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODIN1_1\[245] = \PWM_DMA_Timing:PWMUDB:dith_count_1\[121]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:a_0\[246] = \PWM_DMA_Timing:PWMUDB:MODIN1_0\[247]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODIN1_0\[247] = \PWM_DMA_Timing:PWMUDB:dith_count_0\[123]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[379] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[380] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire tmpOE__Pin_1_net_0[388] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire tmpOE__Pin_2_net_0[394] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:min_kill_reg\\D\[399] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:prevCapture\\D\[400] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:trig_last\\D\[401] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:ltch_kill_reg\\D\[404] = tmpOE__AudioOut_net_0[1]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:pwm_i_reg\\D\[407] = \PWM_DMA_Timing:PWMUDB:pwm_i\[169]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:pwm1_i_reg\\D\[408] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:pwm2_i_reg\\D\[409] = zero[2]

------------------------------------------------------
Aliased 0 equations, 83 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__AudioOut_net_0' (cost = 0):
tmpOE__AudioOut_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:pwm_temp\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:pwm_temp\ <= (\PWM_DMA_Timing:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_DMA_Timing:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_DMA_Timing:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_DMA_Timing:PWMUDB:dith_count_1\ and \PWM_DMA_Timing:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_DMA_Timing:PWMUDB:dith_count_0\ and \PWM_DMA_Timing:PWMUDB:dith_count_1\)
	OR (not \PWM_DMA_Timing:PWMUDB:dith_count_1\ and \PWM_DMA_Timing:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_DMA_Timing:PWMUDB:final_capture\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:final_capture\[134] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[350] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[360] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[370] = zero[2]
Removing Lhs of wire \PWM_DMA_Timing:PWMUDB:runmode_enable\\D\[402] = \PWM_DMA_Timing:PWMUDB:control_7\[80]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\HeartMonitor.cyprj -dcpsoc3 HeartMonitor.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.906ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.6175, Family: PSoC3, Started at: Saturday, 06 August 2016 21:20:32
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\glen\Documents\MyBook\FW\HeartMonitor\HeartMonitor\HeartMonitor.cydsn\HeartMonitor.cyprj -d CY8C5868AXI-LP035 HeartMonitor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_DMA_Timing:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_DMA_Timing:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DMA_Timing:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DMA_Timing:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DMA_Timing:PWMUDB:trig_last\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_Timer'. Fanout=3, Signal=clock_1mhz
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_DMA_Timing:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Timer was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Timer, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = AudioOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AudioOut(0)__PA ,
            analog_term => \Opamp_1:Net_29\ ,
            pad => AudioOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => clock_1mhz_local ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_382 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED1(0)__PA ,
            pad => Pin_LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED2(0)__PA ,
            pad => Pin_LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(0)\__PA ,
            pad => \LCD_Char:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(1)\__PA ,
            pad => \LCD_Char:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(2)\__PA ,
            pad => \LCD_Char:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(3)\__PA ,
            pad => \LCD_Char:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(4)\__PA ,
            pad => \LCD_Char:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(5)\__PA ,
            pad => \LCD_Char:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(6)\__PA ,
            pad => \LCD_Char:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_382, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clock_1mhz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DMA_Timing:PWMUDB:runmode_enable\ * 
              \PWM_DMA_Timing:PWMUDB:cmp1_less\
        );
        Output = Net_382 (fanout=2)

    MacroCell: Name=\PWM_DMA_Timing:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clock_1mhz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DMA_Timing:PWMUDB:control_7\
        );
        Output = \PWM_DMA_Timing:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_DMA_Timing:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => clock_1mhz ,
            cs_addr_2 => \PWM_DMA_Timing:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_DMA_Timing:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_DMA_Timing:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_DMA_Timing:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_DMA_Timing:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => clock_1mhz ,
            control_7 => \PWM_DMA_Timing:PWMUDB:control_7\ ,
            control_6 => \PWM_DMA_Timing:PWMUDB:control_6\ ,
            control_5 => \PWM_DMA_Timing:PWMUDB:control_5\ ,
            control_4 => \PWM_DMA_Timing:PWMUDB:control_4\ ,
            control_3 => \PWM_DMA_Timing:PWMUDB:control_3\ ,
            control_2 => \PWM_DMA_Timing:PWMUDB:control_2\ ,
            control_1 => \PWM_DMA_Timing:PWMUDB:control_1\ ,
            control_0 => \PWM_DMA_Timing:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_382 ,
            termin => zero ,
            termout => Net_384 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_2
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_383 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_DMA_1
        PORT MAP (
            interrupt => Net_384 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_DMA_2
        PORT MAP (
            interrupt => Net_383 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_344 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    7 :    8 :  12.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   15 :   57 :   72 :  20.83%
UDB Macrocells                :    3 :  189 :  192 :   1.56%
UDB Unique Pterms             :    2 :  382 :  384 :   0.52%
UDB Total Pterms              :    2 :      :      : 
UDB Datapath Cells            :    1 :   23 :   24 :   4.17%
UDB Status Cells              :    0 :   24 :   24 :   0.00%
UDB Control Cells             :    1 :   23 :   24 :   4.17%
            Control Registers :    1 
DMA Channels                  :    2 :   22 :   24 :   8.33%
Interrupts                    :    3 :   29 :   32 :   9.38%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    1 :    3 :    4 :  25.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    1 :    3 :    4 :  25.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.617ms
Tech mapping phase: Elapsed time ==> 0s.737ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : AudioOut(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin_2(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Pin_LED1(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Pin_LED2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char:LCDPort(6)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_1:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : AudioOut(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin_2(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Pin_LED1(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Pin_LED2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char:LCDPort(6)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_1:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.918ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \Opamp_1:Net_29\ {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_4 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: \VDAC8:Net_77\ {
  }
}
Map of item to net {
  p3_7                                             -> \Opamp_1:Net_29\
  opamp_3_vminus_x_p3_7                            -> \Opamp_1:Net_29\
  opamp_3_vminus                                   -> \Opamp_1:Net_29\
  vidac_3_vout                                     -> Net_4
  agr5_x_vidac_3_vout                              -> Net_4
  agr5                                             -> Net_4
  agr5_x_opamp_3_vplus                             -> Net_4
  opamp_3_vplus                                    -> Net_4
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.454ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.00
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 28, final cost is 28 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       3.00 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_382, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clock_1mhz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DMA_Timing:PWMUDB:runmode_enable\ * 
              \PWM_DMA_Timing:PWMUDB:cmp1_less\
        );
        Output = Net_382 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_DMA_Timing:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clock_1mhz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DMA_Timing:PWMUDB:control_7\
        );
        Output = \PWM_DMA_Timing:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_DMA_Timing:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => clock_1mhz ,
        cs_addr_2 => \PWM_DMA_Timing:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_DMA_Timing:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_DMA_Timing:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_DMA_Timing:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_DMA_Timing:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => clock_1mhz ,
        control_7 => \PWM_DMA_Timing:PWMUDB:control_7\ ,
        control_6 => \PWM_DMA_Timing:PWMUDB:control_6\ ,
        control_5 => \PWM_DMA_Timing:PWMUDB:control_5\ ,
        control_4 => \PWM_DMA_Timing:PWMUDB:control_4\ ,
        control_3 => \PWM_DMA_Timing:PWMUDB:control_3\ ,
        control_2 => \PWM_DMA_Timing:PWMUDB:control_2\ ,
        control_1 => \PWM_DMA_Timing:PWMUDB:control_1\ ,
        control_0 => \PWM_DMA_Timing:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_DMA_1
        PORT MAP (
            interrupt => Net_384 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =isr_DMA_2
        PORT MAP (
            interrupt => Net_383 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_344 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_382 ,
            termin => zero ,
            termout => Net_384 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =DMA_2
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_383 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(0)\__PA ,
        pad => \LCD_Char:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(1)\__PA ,
        pad => \LCD_Char:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(2)\__PA ,
        pad => \LCD_Char:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(3)\__PA ,
        pad => \LCD_Char:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(4)\__PA ,
        pad => \LCD_Char:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(5)\__PA ,
        pad => \LCD_Char:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(6)\__PA ,
        pad => \LCD_Char:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_382 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => clock_1mhz_local ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AudioOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AudioOut(0)__PA ,
        analog_term => \Opamp_1:Net_29\ ,
        pad => AudioOut(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED2(0)__PA ,
        pad => Pin_LED2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED1(0)__PA ,
        pad => Pin_LED1(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => clock_1mhz ,
            dclk_0 => clock_1mhz_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => clock_1mhz ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_344 );
        Properties:
        {
            cy_registers = ""
        }
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: 
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\VDAC8:viDAC8\
        PORT MAP (
            vout => Net_4 ,
            iout => \VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp Fixed Block group 0: 
    Opamp Block @ [FFB(OpAmp,3)]: 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_4 ,
            vminus => \Opamp_1:Net_29\ ,
            vout => \Opamp_1:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   3 |   5 |     * |      NONE |         CMOS_OUT |              Pin_2(0) | In(Net_382)
     |   6 |     * |      NONE |         CMOS_OUT |              Pin_1(0) | In(clock_1mhz_local)
     |   7 |     * |      NONE |      HI_Z_ANALOG |           AudioOut(0) | Analog(\Opamp_1:Net_29\)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   6 |   2 |     * |      NONE |         CMOS_OUT |           Pin_LED2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |           Pin_LED1(0) | 
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.980ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.321ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in HeartMonitor_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.297ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.360ms
API generation phase: Elapsed time ==> 0s.832ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.000ms
