Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 11 14:48:12 2024
| Host         : pisterlabNIH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decode_timing_summary_routed.rpt -pb decode_timing_summary_routed.pb -rpx decode_timing_summary_routed.rpx -warn_on_violation
| Design       : decode
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks     2           
TIMING-7   Critical Warning  No common node between related clocks              2           
TIMING-8   Critical Warning  No common period between related clocks            2           
TIMING-17  Critical Warning  Non-clocked sequential cell                        1           
LUTAR-1    Warning           LUT drives async reset alert                       2           
TIMING-16  Warning           Large setup violation                              19          
TIMING-18  Warning           Missing input or output delay                      1           
XDCH-1     Warning           Hold option missing in multicycle path constraint  2           
XDCH-2     Warning           Same min and max delay values on IO port           18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (7)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.201      -92.232                     21                13660        0.051        0.000                      0                13660        2.633        0.000                       0                  6691  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 25.000}     50.000          20.000          
  clk_2fs_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clk_fs_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          
okHostClk             {0.000 10.415}     20.830          48.008          
  mmcm0_clk0          {0.260 10.675}     20.830          48.008          
  mmcm0_clkfb         {0.000 10.415}     20.830          48.008          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  2.633        0.000                       0                     1  
  clk_2fs_clk_wiz_0        14.442        0.000                      0                12022        0.051        0.000                      0                12022       12.000        0.000                       0                  6020  
  clk_fs_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                    2.633        0.000                       0                     3  
okHostClk                                                                                                                                                               5.415        0.000                       0                     1  
  mmcm0_clk0                6.590        0.000                      0                 1407        0.051        0.000                      0                 1407        9.165        0.000                       0                   661  
  mmcm0_clkfb                                                                                                                                                          18.675        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0         clk_2fs_clk_wiz_0       -5.201       -5.201                      1                    1        0.067        0.000                      0                    1  
mmcm0_clk0         okHostClk                8.155        0.000                      0                   17        9.215        0.000                      0                   17  
clk_2fs_clk_wiz_0  mmcm0_clk0              -4.769      -78.324                     18                   18        0.182        0.000                      0                   18  
okHostClk          mmcm0_clk0               6.833        0.000                      0                   96        0.421        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         clk_2fs_clk_wiz_0       -4.575       -8.707                      2                    2        0.058        0.000                      0                    2  
**async_default**  mmcm0_clk0         mmcm0_clk0              16.066        0.000                      0                   95        0.567        0.000                      0                   95  
**async_default**  okHostClk          mmcm0_clk0               5.260        0.000                      0                  131        1.696        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_2fs_clk_wiz_0                       
(none)              clk_fs_clk_wiz_0                        
(none)              clkfbout_clk_wiz_0                      
(none)              mmcm0_clk0                              
(none)              mmcm0_clkfb                             
(none)                                  clk_2fs_clk_wiz_0   
(none)                                  mmcm0_clk0          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  clk_2fs_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.442ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[1027]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 0.580ns (5.895%)  route 9.259ns (94.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.414ns = ( 22.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 f  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.615    -0.734    U_fsm/Q[0]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.610 r  U_fsm/mem[5999]_i_1/O
                         net (fo=6010, routed)        7.644     7.034    U_write/SR[0]
    SLICE_X44Y42         FDRE                                         r  U_write/mem_reg[1027]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.450    22.586    U_write/CLK
    SLICE_X44Y42         FDRE                                         r  U_write/mem_reg[1027]/C
                         clock pessimism             -0.486    22.100    
                         clock uncertainty           -0.195    21.905    
    SLICE_X44Y42         FDRE (Setup_fdre_C_R)       -0.429    21.476    U_write/mem_reg[1027]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 14.442    

Slack (MET) :             14.442ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[1155]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 0.580ns (5.895%)  route 9.259ns (94.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.414ns = ( 22.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 f  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.615    -0.734    U_fsm/Q[0]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.610 r  U_fsm/mem[5999]_i_1/O
                         net (fo=6010, routed)        7.644     7.034    U_write/SR[0]
    SLICE_X44Y42         FDRE                                         r  U_write/mem_reg[1155]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.450    22.586    U_write/CLK
    SLICE_X44Y42         FDRE                                         r  U_write/mem_reg[1155]/C
                         clock pessimism             -0.486    22.100    
                         clock uncertainty           -0.195    21.905    
    SLICE_X44Y42         FDRE (Setup_fdre_C_R)       -0.429    21.476    U_write/mem_reg[1155]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 14.442    

Slack (MET) :             14.442ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 0.580ns (5.895%)  route 9.259ns (94.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.414ns = ( 22.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 f  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.615    -0.734    U_fsm/Q[0]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.610 r  U_fsm/mem[5999]_i_1/O
                         net (fo=6010, routed)        7.644     7.034    U_write/SR[0]
    SLICE_X44Y42         FDRE                                         r  U_write/mem_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.450    22.586    U_write/CLK
    SLICE_X44Y42         FDRE                                         r  U_write/mem_reg[3]/C
                         clock pessimism             -0.486    22.100    
                         clock uncertainty           -0.195    21.905    
    SLICE_X44Y42         FDRE (Setup_fdre_C_R)       -0.429    21.476    U_write/mem_reg[3]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 14.442    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[4292]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 0.580ns (5.955%)  route 9.159ns (94.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.409ns = ( 22.591 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 f  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.615    -0.734    U_fsm/Q[0]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.610 r  U_fsm/mem[5999]_i_1/O
                         net (fo=6010, routed)        7.544     6.934    U_write/SR[0]
    SLICE_X54Y4          FDRE                                         r  U_write/mem_reg[4292]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.455    22.591    U_write/CLK
    SLICE_X54Y4          FDRE                                         r  U_write/mem_reg[4292]/C
                         clock pessimism             -0.486    22.105    
                         clock uncertainty           -0.195    21.910    
    SLICE_X54Y4          FDRE (Setup_fdre_C_R)       -0.524    21.386    U_write/mem_reg[4292]
  -------------------------------------------------------------------
                         required time                         21.386    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[5316]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 0.580ns (5.955%)  route 9.159ns (94.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.409ns = ( 22.591 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 f  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.615    -0.734    U_fsm/Q[0]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.610 r  U_fsm/mem[5999]_i_1/O
                         net (fo=6010, routed)        7.544     6.934    U_write/SR[0]
    SLICE_X54Y4          FDRE                                         r  U_write/mem_reg[5316]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.455    22.591    U_write/CLK
    SLICE_X54Y4          FDRE                                         r  U_write/mem_reg[5316]/C
                         clock pessimism             -0.486    22.105    
                         clock uncertainty           -0.195    21.910    
    SLICE_X54Y4          FDRE (Setup_fdre_C_R)       -0.524    21.386    U_write/mem_reg[5316]
  -------------------------------------------------------------------
                         required time                         21.386    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[5828]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 0.580ns (5.955%)  route 9.159ns (94.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.409ns = ( 22.591 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 f  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.615    -0.734    U_fsm/Q[0]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.610 r  U_fsm/mem[5999]_i_1/O
                         net (fo=6010, routed)        7.544     6.934    U_write/SR[0]
    SLICE_X54Y4          FDRE                                         r  U_write/mem_reg[5828]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.455    22.591    U_write/CLK
    SLICE_X54Y4          FDRE                                         r  U_write/mem_reg[5828]/C
                         clock pessimism             -0.486    22.105    
                         clock uncertainty           -0.195    21.910    
    SLICE_X54Y4          FDRE (Setup_fdre_C_R)       -0.524    21.386    U_write/mem_reg[5828]
  -------------------------------------------------------------------
                         required time                         21.386    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[4474]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 0.580ns (5.967%)  route 9.141ns (94.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.410ns = ( 22.590 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 f  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.615    -0.734    U_fsm/Q[0]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.610 r  U_fsm/mem[5999]_i_1/O
                         net (fo=6010, routed)        7.525     6.916    U_write/SR[0]
    SLICE_X50Y8          FDRE                                         r  U_write/mem_reg[4474]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.454    22.590    U_write/CLK
    SLICE_X50Y8          FDRE                                         r  U_write/mem_reg[4474]/C
                         clock pessimism             -0.486    22.104    
                         clock uncertainty           -0.195    21.909    
    SLICE_X50Y8          FDRE (Setup_fdre_C_R)       -0.524    21.385    U_write/mem_reg[4474]
  -------------------------------------------------------------------
                         required time                         21.385    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[5130]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 0.580ns (5.967%)  route 9.141ns (94.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.410ns = ( 22.590 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 f  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.615    -0.734    U_fsm/Q[0]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.610 r  U_fsm/mem[5999]_i_1/O
                         net (fo=6010, routed)        7.525     6.916    U_write/SR[0]
    SLICE_X50Y8          FDRE                                         r  U_write/mem_reg[5130]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.454    22.590    U_write/CLK
    SLICE_X50Y8          FDRE                                         r  U_write/mem_reg[5130]/C
                         clock pessimism             -0.486    22.104    
                         clock uncertainty           -0.195    21.909    
    SLICE_X50Y8          FDRE (Setup_fdre_C_R)       -0.524    21.385    U_write/mem_reg[5130]
  -------------------------------------------------------------------
                         required time                         21.385    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[5248]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 0.580ns (5.967%)  route 9.141ns (94.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.410ns = ( 22.590 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 f  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.615    -0.734    U_fsm/Q[0]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.610 r  U_fsm/mem[5999]_i_1/O
                         net (fo=6010, routed)        7.525     6.916    U_write/SR[0]
    SLICE_X50Y8          FDRE                                         r  U_write/mem_reg[5248]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.454    22.590    U_write/CLK
    SLICE_X50Y8          FDRE                                         r  U_write/mem_reg[5248]/C
                         clock pessimism             -0.486    22.104    
                         clock uncertainty           -0.195    21.909    
    SLICE_X50Y8          FDRE (Setup_fdre_C_R)       -0.524    21.385    U_write/mem_reg[5248]
  -------------------------------------------------------------------
                         required time                         21.385    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[5254]/R
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_2fs_clk_wiz_0 rise@25.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 0.580ns (5.967%)  route 9.141ns (94.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.410ns = ( 22.590 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 f  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.615    -0.734    U_fsm/Q[0]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.610 r  U_fsm/mem[5999]_i_1/O
                         net (fo=6010, routed)        7.525     6.916    U_write/SR[0]
    SLICE_X50Y8          FDRE                                         r  U_write/mem_reg[5254]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024    26.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    19.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    21.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.454    22.590    U_write/CLK
    SLICE_X50Y8          FDRE                                         r  U_write/mem_reg[5254]/C
                         clock pessimism             -0.486    22.104    
                         clock uncertainty           -0.195    21.909    
    SLICE_X50Y8          FDRE (Setup_fdre_C_R)       -0.524    21.385    U_write/mem_reg[5254]
  -------------------------------------------------------------------
                         required time                         21.385    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                 14.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_write/mem_reg[5311]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[5317]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.667%)  route 0.244ns (63.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.558    -0.565    U_write/CLK
    SLICE_X32Y57         FDRE                                         r  U_write/mem_reg[5311]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  U_write/mem_reg[5311]/Q
                         net (fo=2, routed)           0.244    -0.180    U_write/data332[15]
    SLICE_X36Y59         FDRE                                         r  U_write/mem_reg[5317]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.826    -0.311    U_write/CLK
    SLICE_X36Y59         FDRE                                         r  U_write/mem_reg[5317]/C
                         clock pessimism              0.010    -0.301    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.070    -0.231    U_write/mem_reg[5317]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4765]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[4771]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.356%)  route 0.236ns (62.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.554    -0.569    U_write/CLK
    SLICE_X35Y64         FDRE                                         r  U_write/mem_reg[4765]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  U_write/mem_reg[4765]/Q
                         net (fo=2, routed)           0.236    -0.191    U_write/data298[13]
    SLICE_X38Y66         FDRE                                         r  U_write/mem_reg[4771]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.821    -0.317    U_write/CLK
    SLICE_X38Y66         FDRE                                         r  U_write/mem_reg[4771]/C
                         clock pessimism              0.010    -0.307    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.063    -0.244    U_write/mem_reg[4771]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U_write/mem_reg[2285]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[2291]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.559    -0.564    U_write/CLK
    SLICE_X36Y56         FDRE                                         r  U_write/mem_reg[2285]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  U_write/mem_reg[2285]/Q
                         net (fo=2, routed)           0.220    -0.203    U_write/data143[13]
    SLICE_X35Y57         FDRE                                         r  U_write/mem_reg[2291]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.826    -0.312    U_write/CLK
    SLICE_X35Y57         FDRE                                         r  U_write/mem_reg[2291]/C
                         clock pessimism              0.010    -0.302    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.046    -0.256    U_write/mem_reg[2291]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4266]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[4272]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.305%)  route 0.182ns (58.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.564    -0.559    U_write/CLK
    SLICE_X37Y8          FDRE                                         r  U_write/mem_reg[4266]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  U_write/mem_reg[4266]/Q
                         net (fo=2, routed)           0.182    -0.249    U_write/data267[10]
    SLICE_X33Y8          FDRE                                         r  U_write/mem_reg[4272]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.833    -0.305    U_write/CLK
    SLICE_X33Y8          FDRE                                         r  U_write/mem_reg[4272]/C
                         clock pessimism              0.010    -0.295    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)        -0.008    -0.303    U_write/mem_reg[4272]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_write/mem_reg[3563]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[3569]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.042%)  route 0.218ns (62.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.562    -0.561    U_write/CLK
    SLICE_X53Y55         FDRE                                         r  U_write/mem_reg[3563]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  U_write/mem_reg[3563]/Q
                         net (fo=2, routed)           0.218    -0.215    U_write/data223[11]
    SLICE_X53Y48         FDRE                                         r  U_write/mem_reg[3569]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.840    -0.298    U_write/CLK
    SLICE_X53Y48         FDRE                                         r  U_write/mem_reg[3569]/C
                         clock pessimism              0.015    -0.283    
    SLICE_X53Y48         FDRE (Hold_fdre_C_D)         0.013    -0.270    U_write/mem_reg[3569]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_write/mem_reg[5497]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[5503]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.970%)  route 0.209ns (62.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.559    -0.564    U_write/CLK
    SLICE_X33Y56         FDRE                                         r  U_write/mem_reg[5497]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  U_write/mem_reg[5497]/Q
                         net (fo=2, routed)           0.209    -0.226    U_write/data344[9]
    SLICE_X36Y59         FDRE                                         r  U_write/mem_reg[5503]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.826    -0.311    U_write/CLK
    SLICE_X36Y59         FDRE                                         r  U_write/mem_reg[5503]/C
                         clock pessimism              0.010    -0.301    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.019    -0.282    U_write/mem_reg[5503]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 U_write/mem_reg[5867]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[5873]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.916%)  route 0.197ns (57.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.563    -0.560    U_write/CLK
    SLICE_X52Y51         FDRE                                         r  U_write/mem_reg[5867]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  U_write/mem_reg[5867]/Q
                         net (fo=2, routed)           0.197    -0.215    U_write/data367[11]
    SLICE_X52Y48         FDRE                                         r  U_write/mem_reg[5873]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.840    -0.298    U_write/CLK
    SLICE_X52Y48         FDRE                                         r  U_write/mem_reg[5873]/C
                         clock pessimism              0.015    -0.283    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.011    -0.272    U_write/mem_reg[5873]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_write/mem_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.750%)  route 0.253ns (64.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.566    -0.557    U_write/CLK
    SLICE_X45Y46         FDRE                                         r  U_write/mem_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  U_write/mem_reg[21]/Q
                         net (fo=2, routed)           0.253    -0.162    U_write/data2[5]
    SLICE_X47Y52         FDRE                                         r  U_write/mem_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.831    -0.307    U_write/CLK
    SLICE_X47Y52         FDRE                                         r  U_write/mem_reg[27]/C
                         clock pessimism              0.015    -0.292    
    SLICE_X47Y52         FDRE (Hold_fdre_C_D)         0.072    -0.220    U_write/mem_reg[27]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_write/mem_reg[5344]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[5350]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.051%)  route 0.230ns (61.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.561    -0.562    U_write/CLK
    SLICE_X35Y12         FDRE                                         r  U_write/mem_reg[5344]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U_write/mem_reg[5344]/Q
                         net (fo=2, routed)           0.230    -0.191    U_write/data335[0]
    SLICE_X41Y12         FDRE                                         r  U_write/mem_reg[5350]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.831    -0.307    U_write/CLK
    SLICE_X41Y12         FDRE                                         r  U_write/mem_reg[5350]/C
                         clock pessimism              0.010    -0.297    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.047    -0.250    U_write/mem_reg[5350]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_write/mem_reg[3355]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_write/mem_reg[3361]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@0.000ns - clk_2fs_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.529%)  route 0.256ns (64.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.566    -0.557    U_write/CLK
    SLICE_X41Y49         FDRE                                         r  U_write/mem_reg[3355]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  U_write/mem_reg[3355]/Q
                         net (fo=2, routed)           0.256    -0.160    U_write/data210[11]
    SLICE_X40Y53         FDRE                                         r  U_write/mem_reg[3361]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.829    -0.309    U_write/CLK
    SLICE_X40Y53         FDRE                                         r  U_write/mem_reg[3361]/C
                         clock pessimism              0.015    -0.294    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.075    -0.219    U_write/mem_reg[3361]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2fs_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  CLK/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X64Y25    counter_buff_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X64Y59    counter_buff_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X43Y15    counter_buff_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X45Y42    counter_buff_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X64Y5     counter_buff_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X47Y61    counter_buff_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X35Y28    U_fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X12Y28    U_fsm/FSM_sequential_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y25    counter_buff_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y25    counter_buff_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y59    counter_buff_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y59    counter_buff_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X43Y15    counter_buff_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X43Y15    counter_buff_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X45Y42    counter_buff_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X45Y42    counter_buff_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y5     counter_buff_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y5     counter_buff_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y25    counter_buff_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y25    counter_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y59    counter_buff_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y59    counter_buff_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X43Y15    counter_buff_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X43Y15    counter_buff_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X45Y42    counter_buff_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X45Y42    counter_buff_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y5     counter_buff_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X64Y5     counter_buff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fs_clk_wiz_0
  To Clock:  clk_fs_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fs_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  CLK/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  CLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        14.079ns  (logic 1.678ns (11.919%)  route 12.401ns (88.081%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 19.181 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.316ns = ( -1.056 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.547    -1.056    U_read/ti_clk
    SLICE_X31Y26         FDRE                                         r  U_read/cnt_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.600 r  U_read/cnt_reg[6]_rep__2/Q
                         net (fo=144, routed)        10.619    10.019    U_write/data_out[1]_i_7_0
    SLICE_X62Y57         MUXF7 (Prop_muxf7_S_O)       0.296    10.315 r  U_write/data_out_reg[3]_i_76/O
                         net (fo=1, routed)           0.000    10.315    U_write/data_out_reg[3]_i_76_n_0
    SLICE_X62Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    10.419 r  U_write/data_out_reg[3]_i_31/O
                         net (fo=1, routed)           0.924    11.343    U_write/data_out_reg[3]_i_31_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.316    11.659 r  U_write/data_out[3]_i_10/O
                         net (fo=1, routed)           0.000    11.659    U_write/data_out[3]_i_10_n_0
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I0_O)      0.209    11.868 r  U_write/data_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.858    12.726    U_write/data_out_reg[3]_i_4_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.297    13.023 r  U_write/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    13.023    U_read/D[3]
    SLICE_X43Y49         FDRE                                         r  U_read/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.448    19.181    U_read/ti_clk
    SLICE_X43Y49         FDRE                                         r  U_read/data_out_reg[3]/C
                         clock pessimism              0.502    19.683    
                         clock uncertainty           -0.099    19.585    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.029    19.614    U_read/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         19.614    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        13.236ns  (logic 1.711ns (12.927%)  route 11.525ns (87.073%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 19.172 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.316ns = ( -1.056 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.547    -1.056    U_read/ti_clk
    SLICE_X31Y26         FDRE                                         r  U_read/cnt_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.600 r  U_read/cnt_reg[6]_rep__2/Q
                         net (fo=144, routed)         9.609     9.010    U_write/data_out[1]_i_7_0
    SLICE_X43Y66         MUXF7 (Prop_muxf7_S_O)       0.296     9.306 r  U_write/data_out_reg[1]_i_70/O
                         net (fo=1, routed)           0.000     9.306    U_write/data_out_reg[1]_i_70_n_0
    SLICE_X43Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     9.410 r  U_write/data_out_reg[1]_i_28/O
                         net (fo=1, routed)           1.243    10.653    U_write/data_out_reg[1]_i_28_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.316    10.969 r  U_write/data_out[1]_i_10/O
                         net (fo=1, routed)           0.000    10.969    U_write/data_out[1]_i_10_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    11.210 r  U_write/data_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.672    11.882    U_write/data_out_reg[1]_i_4_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.298    12.180 r  U_write/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    12.180    U_read/D[1]
    SLICE_X51Y61         FDRE                                         r  U_read/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.439    19.172    U_read/ti_clk
    SLICE_X51Y61         FDRE                                         r  U_read/data_out_reg[1]/C
                         clock pessimism              0.494    19.666    
                         clock uncertainty           -0.099    19.567    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)        0.031    19.598    U_read/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         19.598    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[5]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        12.524ns  (logic 1.847ns (14.748%)  route 10.677ns (85.252%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 19.172 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.315ns = ( -1.055 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.548    -1.055    U_read/ti_clk
    SLICE_X31Y27         FDRE                                         r  U_read/cnt_reg[5]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.636 r  U_read/cnt_reg[5]_rep__6/Q
                         net (fo=125, routed)         9.012     8.376    U_write/data_out_reg[7]_i_91_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.296     8.672 r  U_write/data_out[7]_i_153/O
                         net (fo=1, routed)           0.000     8.672    U_write/data_out[7]_i_153_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     8.886 r  U_write/data_out_reg[7]_i_77/O
                         net (fo=1, routed)           0.000     8.886    U_write/data_out_reg[7]_i_77_n_0
    SLICE_X46Y70         MUXF8 (Prop_muxf8_I1_O)      0.088     8.974 r  U_write/data_out_reg[7]_i_31/O
                         net (fo=1, routed)           0.857     9.832    U_write/data_out_reg[7]_i_31_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.319    10.151 r  U_write/data_out[7]_i_10/O
                         net (fo=1, routed)           0.000    10.151    U_write/data_out[7]_i_10_n_0
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    10.363 r  U_write/data_out_reg[7]_i_4/O
                         net (fo=1, routed)           0.808    11.170    U_write/data_out_reg[7]_i_4_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.299    11.469 r  U_write/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    11.469    U_read/D[7]
    SLICE_X51Y61         FDRE                                         r  U_read/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.439    19.172    U_read/ti_clk
    SLICE_X51Y61         FDRE                                         r  U_read/data_out_reg[7]/C
                         clock pessimism              0.494    19.666    
                         clock uncertainty           -0.099    19.567    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)        0.032    19.599    U_read/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         19.599    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             10.025ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.672ns  (logic 1.556ns (14.580%)  route 9.116ns (85.420%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 19.167 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.316ns = ( -1.056 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.547    -1.056    U_read/ti_clk
    SLICE_X32Y26         FDRE                                         r  U_read/cnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.600 r  U_read/cnt_reg[3]_rep/Q
                         net (fo=103, routed)         7.006     6.407    U_write/data_out[7]_i_10_0
    SLICE_X39Y48         MUXF8 (Prop_muxf8_S_O)       0.273     6.680 r  U_write/data_out_reg[5]_i_30/O
                         net (fo=1, routed)           0.915     7.595    U_write/data_out_reg[5]_i_30_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.316     7.911 r  U_write/data_out[5]_i_10/O
                         net (fo=1, routed)           0.000     7.911    U_write/data_out[5]_i_10_n_0
    SLICE_X43Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     8.123 r  U_write/data_out_reg[5]_i_4/O
                         net (fo=1, routed)           1.194     9.317    U_write/data_out_reg[5]_i_4_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.299     9.616 r  U_write/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     9.616    U_read/D[5]
    SLICE_X46Y62         FDRE                                         r  U_read/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.434    19.167    U_read/ti_clk
    SLICE_X46Y62         FDRE                                         r  U_read/data_out_reg[5]/C
                         clock pessimism              0.494    19.661    
                         clock uncertainty           -0.099    19.562    
    SLICE_X46Y62         FDRE (Setup_fdre_C_D)        0.079    19.641    U_read/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.641    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 10.025    

Slack (MET) :             10.235ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.413ns  (logic 1.547ns (14.856%)  route 8.866ns (85.144%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.312ns = ( -1.052 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.551    -1.052    U_read/ti_clk
    SLICE_X32Y28         FDRE                                         r  U_read/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.596 r  U_read/cnt_reg[6]/Q
                         net (fo=144, routed)         6.836     6.241    U_write/Q[6]
    SLICE_X33Y54         MUXF7 (Prop_muxf7_S_O)       0.276     6.517 r  U_write/data_out_reg[13]_i_19/O
                         net (fo=1, routed)           1.178     7.695    U_write/data_out_reg[13]_i_19_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.299     7.994 r  U_write/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     7.994    U_write/data_out[13]_i_7_n_0
    SLICE_X41Y58         MUXF7 (Prop_muxf7_I1_O)      0.217     8.211 r  U_write/data_out_reg[13]_i_2/O
                         net (fo=1, routed)           0.852     9.063    U_write/data_out_reg[13]_i_2_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.299     9.362 r  U_write/data_out[13]_i_1/O
                         net (fo=1, routed)           0.000     9.362    U_read/D[13]
    SLICE_X53Y59         FDRE                                         r  U_read/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.440    19.173    U_read/ti_clk
    SLICE_X53Y59         FDRE                                         r  U_read/data_out_reg[13]/C
                         clock pessimism              0.494    19.667    
                         clock uncertainty           -0.099    19.568    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.029    19.597    U_read/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         19.597    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                 10.235    

Slack (MET) :             10.392ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[5]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_read/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.304ns  (logic 1.756ns (17.042%)  route 8.548ns (82.958%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 19.170 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.312ns = ( -1.052 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.551    -1.052    U_read/ti_clk
    SLICE_X35Y29         FDRE                                         r  U_read/cnt_reg[5]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.596 r  U_read/cnt_reg[5]_rep__9/Q
                         net (fo=125, routed)         7.451     6.855    U_write/data_out_reg[11]_i_83_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.979 r  U_write/data_out[11]_i_135/O
                         net (fo=1, routed)           0.000     6.979    U_write/data_out[11]_i_135_n_0
    SLICE_X36Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     7.224 r  U_write/data_out_reg[11]_i_68/O
                         net (fo=1, routed)           0.000     7.224    U_write/data_out_reg[11]_i_68_n_0
    SLICE_X36Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.328 r  U_write/data_out_reg[11]_i_27/O
                         net (fo=1, routed)           0.645     7.973    U_write/data_out_reg[11]_i_27_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.316     8.289 r  U_write/data_out[11]_i_9/O
                         net (fo=1, routed)           0.000     8.289    U_write/data_out[11]_i_9_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     8.503 r  U_write/data_out_reg[11]_i_3/O
                         net (fo=1, routed)           0.452     8.955    U_write/data_out_reg[11]_i_3_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.297     9.252 r  U_write/data_out[11]_i_1/O
                         net (fo=1, routed)           0.000     9.252    U_read/D[11]
    SLICE_X42Y56         FDRE                                         r  U_read/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.437    19.170    U_read/ti_clk
    SLICE_X42Y56         FDRE                                         r  U_read/data_out_reg[11]/C
                         clock pessimism              0.494    19.664    
                         clock uncertainty           -0.099    19.565    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.079    19.644    U_read/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         19.644    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 10.392    

Slack (MET) :             11.212ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.300ns  (logic 3.419ns (36.763%)  route 5.881ns (63.237%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 19.250 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.252ns = ( -0.991 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.612    -0.991    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y17         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.463 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.015     3.478    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X6Y44          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.631 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.105     4.735    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y44          LUT5 (Prop_lut5_I0_O)        0.361     5.096 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.228     6.324    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.327     6.651 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.433     7.084    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           1.101     8.309    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X7Y45          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.517    19.250    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y45          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]/C
                         clock pessimism              0.574    19.824    
                         clock uncertainty           -0.099    19.726    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205    19.521    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]
  -------------------------------------------------------------------
                         required time                         19.521    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                 11.212    

Slack (MET) :             11.212ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.300ns  (logic 3.419ns (36.763%)  route 5.881ns (63.237%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 19.250 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.252ns = ( -0.991 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.612    -0.991    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y17         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.463 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.015     3.478    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X6Y44          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.631 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.105     4.735    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y44          LUT5 (Prop_lut5_I0_O)        0.361     5.096 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.228     6.324    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.327     6.651 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.433     7.084    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           1.101     8.309    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X7Y45          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.517    19.250    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y45          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]/C
                         clock pessimism              0.574    19.824    
                         clock uncertainty           -0.099    19.726    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205    19.521    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]
  -------------------------------------------------------------------
                         required time                         19.521    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                 11.212    

Slack (MET) :             11.212ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.300ns  (logic 3.419ns (36.763%)  route 5.881ns (63.237%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 19.250 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.252ns = ( -0.991 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.612    -0.991    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y17         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.463 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.015     3.478    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X6Y44          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.631 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.105     4.735    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y44          LUT5 (Prop_lut5_I0_O)        0.361     5.096 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.228     6.324    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.327     6.651 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.433     7.084    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           1.101     8.309    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X7Y45          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.517    19.250    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y45          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]/C
                         clock pessimism              0.574    19.824    
                         clock uncertainty           -0.099    19.726    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205    19.521    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]
  -------------------------------------------------------------------
                         required time                         19.521    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                 11.212    

Slack (MET) :             11.212ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.300ns  (logic 3.419ns (36.763%)  route 5.881ns (63.237%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 19.250 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.252ns = ( -0.991 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.612    -0.991    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y17         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.463 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.015     3.478    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X6Y44          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.631 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.105     4.735    okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y44          LUT5 (Prop_lut5_I0_O)        0.361     5.096 f  okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.228     6.324    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.327     6.651 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.433     7.084    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           1.101     8.309    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X7Y45          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.517    19.250    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y45          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[8]/C
                         clock pessimism              0.574    19.824    
                         clock uncertainty           -0.099    19.726    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.205    19.521    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[8]
  -------------------------------------------------------------------
                         required time                         19.521    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                 11.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.926%)  route 0.241ns (63.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( -0.564 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.613ns = ( -0.353 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.565    -0.353    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y51         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.212 r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[42]/Q
                         net (fo=2, routed)           0.241     0.029    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg_n_0_[42]
    SLICE_X10Y48         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.837    -0.564    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y48         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]/C
                         clock pessimism              0.483    -0.081    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.059    -0.022    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.503%)  route 0.280ns (66.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( -0.523 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.612ns = ( -0.352 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.566    -0.352    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y44          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.211 r  okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.280     0.069    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[10]
    RAMB18_X0Y17         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.878    -0.523    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y17         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.229    -0.293    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.003    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( -0.523 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.612ns = ( -0.352 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.566    -0.352    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y43          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.211 r  okHI/core0/core0/a0/pc0/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.172    -0.038    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[7]
    RAMB18_X0Y17         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.878    -0.523    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y17         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.229    -0.293    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.110    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.338%)  route 0.202ns (57.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( -0.536 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.596    -0.322    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y48          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.148    -0.174 r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[17]/Q
                         net (fo=3, routed)           0.202     0.028    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg_n_0_[17]
    SLICE_X2Y50          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.864    -0.536    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y50          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[18]/C
                         clock pessimism              0.483    -0.053    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.005    -0.048    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[18]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.465%)  route 0.263ns (58.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( -0.351 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.567    -0.351    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y49          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.210 r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]/Q
                         net (fo=4, routed)           0.263     0.053    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg_n_0_[33]
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.045     0.098 r  okHI/core0/core0/lf2d689afa99d0d626f608c2120f93acd[29]_i_1/O
                         net (fo=1, routed)           0.000     0.098    okHI/core0/core0/a0/lc51cc989dfe3deb69373fc00081012cc_33
    SLICE_X9Y50          FDRE                                         r  okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.834    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y50          FDRE                                         r  okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[29]/C
                         clock pessimism              0.483    -0.083    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.092     0.009    okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.307%)  route 0.287ns (60.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( -0.536 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( -0.326 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.592    -0.326    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y51          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/Q
                         net (fo=2, routed)           0.287     0.102    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg_n_0_[22]
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.045     0.147 r  okHI/core0/core0/lee850ccdc8e3a4cfe18e16eca8aa053c[3]_i_1/O
                         net (fo=1, routed)           0.000     0.147    okHI/core0/core0/a0/lc51cc989dfe3deb69373fc00081012cc_22
    SLICE_X4Y49          FDRE                                         r  okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.865    -0.536    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y49          FDRE                                         r  okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]/C
                         clock pessimism              0.483    -0.053    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.092     0.039    okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.477ns  (logic 0.227ns (47.579%)  route 0.250ns (52.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( -0.536 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( -0.326 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.592    -0.326    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y51          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.128    -0.198 r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[23]/Q
                         net (fo=3, routed)           0.250     0.052    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg_n_0_[23]
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.099     0.151 r  okHI/core0/core0/lf2d689afa99d0d626f608c2120f93acd[3]_i_1/O
                         net (fo=1, routed)           0.000     0.151    okHI/core0/core0/a0/lc51cc989dfe3deb69373fc00081012cc_23
    SLICE_X4Y49          FDRE                                         r  okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.865    -0.536    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y49          FDRE                                         r  okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[3]/C
                         clock pessimism              0.483    -0.053    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.092     0.039    okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.746%)  route 0.214ns (60.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( -0.523 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.613ns = ( -0.353 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.565    -0.353    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y42          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.212 r  okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/Q
                         net (fo=3, routed)           0.214     0.002    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[2]
    RAMB18_X0Y17         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.878    -0.523    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y17         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.229    -0.293    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.110    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.266%)  route 0.134ns (48.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( -0.565 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.612ns = ( -0.352 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.566    -0.352    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y44          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.211 r  okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.134    -0.077    okHI/core0/core0/a0/pc0/stack_ram_high/DID0
    SLICE_X8Y43          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.836    -0.565    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X8Y43          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/CLK
                         clock pessimism              0.229    -0.336    
    SLICE_X8Y43          RAMS32 (Hold_rams32_CLK_I)
                                                      0.144    -0.192    okHI/core0/core0/a0/pc0/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[0].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.613ns = ( -0.353 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.565    -0.353    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y42          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[0].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.212 r  okHI/core0/core0/a0/pc0/address_loop[0].pc_flop/Q
                         net (fo=3, routed)           0.131    -0.081    okHI/core0/core0/a0/pc0/stack_ram_low/DIC0
    SLICE_X8Y42          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.835    -0.566    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X8Y42          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
                         clock pessimism              0.226    -0.340    
    SLICE_X8Y42          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.196    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y16     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y16     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB18_X0Y17     okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.830      18.675     BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y29     okHI/delays[0].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout1/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y41     okHI/delays[10].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y43      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y43      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y43      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y43      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y1    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_2fs_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -5.201ns,  Total Violation       -5.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.201ns  (required time - arrival time)
  Source:                 U_read/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (clk_2fs_clk_wiz_0 rise@1750.000ns - mmcm0_clk0 rise@1749.980ns)
  Data Path Delay:        3.493ns  (logic 0.839ns (24.016%)  route 2.654ns (75.984%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.429ns = ( 1747.571 - 1750.000 ) 
    Source Clock Delay      (SCD):    -1.312ns = ( 1748.668 - 1749.980 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1749.980  1749.980 r  
    Y18                                               0.000  1749.980 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1749.980    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1751.086 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1752.319    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1745.354 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1747.021    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1747.117 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.551  1748.668    U_read/ti_clk
    SLICE_X31Y28         FDRE                                         r  U_read/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.419  1749.087 r  U_read/cnt_reg[3]/Q
                         net (fo=107, routed)         1.368  1750.455    U_read/Q[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296  1750.751 r  U_read/FSM_sequential_state[0]_i_3_comp/O
                         net (fo=1, routed)           1.287  1752.037    U_fsm/FSM_sequential_state[0]_i_3_n_0_alias
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124  1752.161 r  U_fsm/FSM_sequential_state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000  1752.161    U_fsm/state_next[0]
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1750.000  1750.000 r  
    L3                                                0.000  1750.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1750.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1751.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1752.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1744.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1746.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1746.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.435  1747.571    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000  1747.571    
                         clock uncertainty           -0.642  1746.929    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.031  1746.960    U_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1746.961    
                         arrival time                       -1752.162    
  -------------------------------------------------------------------
                         slack                                 -5.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U_read/cnt_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_2fs_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@1625.000ns - mmcm0_clk0 rise@1625.000ns)
  Data Path Delay:        1.108ns  (logic 0.231ns (20.848%)  route 0.877ns (79.152%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 1624.683 - 1625.000 ) 
    Source Clock Delay      (SCD):    -0.624ns = ( 1624.376 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230  1625.230 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440  1625.670    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362  1623.307 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489  1623.796    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1623.822 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.554  1624.376    U_read/ti_clk
    SLICE_X33Y29         FDRE                                         r  U_read/cnt_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141  1624.517 r  U_read/cnt_reg[7]_replica/Q
                         net (fo=1, routed)           0.449  1624.966    U_read/Q[7]_repN
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.045  1625.011 r  U_read/FSM_sequential_state[0]_i_3_comp/O
                         net (fo=1, routed)           0.428  1625.439    U_fsm/FSM_sequential_state[0]_i_3_n_0_alias
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.045  1625.484 r  U_fsm/FSM_sequential_state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000  1625.484    U_fsm/state_next[0]
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441  1625.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481  1625.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634  1623.288 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546  1623.834    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1623.863 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.821  1624.683    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000  1624.683    
                         clock uncertainty            0.642  1625.325    
    SLICE_X35Y28         FDCE (Hold_fdce_C_D)         0.092  1625.417    U_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                      -1625.417    
                         arrival time                        1625.484    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        8.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.155ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.483ns  (logic 2.789ns (62.214%)  route 1.694ns (37.786%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.239ns = ( -0.979 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.624    -0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y31          FDRE                                         r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    -0.461 r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.694     1.233    okHI/okCH[0]
    Y21                  OBUF (Prop_obuf_I_O)         2.271     3.504 r  okHI/obuf0/O
                         net (fo=0)                   0.000     3.504    hi_out[0]
    Y21                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -8.900    11.659    
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                  8.155    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 okHI/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.184ns = ( -0.923 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.680    -0.923    okHI/ti_clk
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.552    -0.371 r  okHI/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.370    okHI/delays[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.993 r  okHI/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.993    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 okHI/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.184ns = ( -0.923 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.680    -0.923    okHI/ti_clk
    OLOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.552    -0.371 r  okHI/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.370    okHI/delays[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.993 r  okHI/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.993    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 okHI/delays[12].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[12]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( -0.924 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.679    -0.924    okHI/ti_clk
    OLOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.552    -0.372 r  okHI/delays[12].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.371    okHI/delays[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.992 r  okHI/delays[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.992    hi_inout[12]
    R21                                                               r  hi_inout[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( -0.924 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.679    -0.924    okHI/ti_clk
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.552    -0.372 r  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.371    okHI/delays[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.992 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.992    hi_inout[13]
    P21                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( -0.925 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.678    -0.925    okHI/ti_clk
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.552    -0.373 r  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.372    okHI/delays[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.991 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.991    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( -0.925 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.678    -0.925    okHI/ti_clk
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.552    -0.373 r  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.372    okHI/delays[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.991 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.991    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.677    -0.926    okHI/ti_clk
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[7].iobf0/T
    T20                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[8].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[8]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.677    -0.926    okHI/ti_clk
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[8].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[8].iobf0/T
    R19                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[8]
    R19                                                               r  hi_inout[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[9].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[9]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.677    -0.926    okHI/ti_clk
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[9].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[9].iobf0/T
    P19                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[9]
    P19                                                               r  hi_inout[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.215ns  (arrival time - required time)
  Source:                 okHI/delays[12].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[12]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.616ns  (logic 0.615ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.588    -0.330    okHI/ti_clk
    OLOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.192    -0.138 f  okHI/delays[12].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.137    okHI/delays[12].iobf0/T
    R21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.423     0.286 r  okHI/delays[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.286    hi_inout[12]
    R21                                                               r  hi_inout[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  9.215    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[9].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[9]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.618ns  (logic 0.617ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.587    -0.331    okHI/ti_clk
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[9].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.425     0.287 r  okHI/delays[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[9]
    P19                                                               r  hi_inout[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.617ns  (logic 0.616ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.588    -0.330    okHI/ti_clk
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.192    -0.138 f  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.137    okHI/delays[13].iobf0/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.424     0.287 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[13]
    P21                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[8].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[8]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.618ns  (logic 0.617ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.587    -0.331    okHI/ti_clk
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[8].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.425     0.287 r  okHI/delays[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[8]
    R19                                                               r  hi_inout[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.220ns  (arrival time - required time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.621ns  (logic 0.620ns (99.839%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.587    -0.331    okHI/ti_clk
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.428     0.290 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.290    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  9.220    

Slack (MET) :             9.221ns  (arrival time - required time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.623ns  (logic 0.622ns (99.839%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.587    -0.331    okHI/ti_clk
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[11].iobf0/T
    T21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.430     0.292 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.292    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.221ns  (arrival time - required time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.623ns  (logic 0.622ns (99.840%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.587    -0.331    okHI/ti_clk
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[10].iobf0/T
    U21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.430     0.292 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.292    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.225ns  (arrival time - required time)
  Source:                 okHI/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.625ns  (logic 0.624ns (99.840%)  route 0.001ns (0.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.589    -0.329    okHI/ti_clk
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.192    -0.137 f  okHI/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.136    okHI/delays[14].iobf0/T
    R22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.432     0.296 r  okHI/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.225ns  (arrival time - required time)
  Source:                 okHI/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.625ns  (logic 0.624ns (99.840%)  route 0.001ns (0.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.589    -0.329    okHI/ti_clk
    OLOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.192    -0.137 f  okHI/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.136    okHI/delays[15].iobf0/T
    P22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.432     0.296 r  okHI/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.239ns  (arrival time - required time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.642ns  (logic 0.641ns (99.844%)  route 0.001ns (0.156%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/ti_clk
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.141 f  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.140    okHI/delays[5].iobf0/T
    W22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.449     0.309 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.309    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  9.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  mmcm0_clk0

Setup :           18  Failing Endpoints,  Worst Slack       -4.769ns,  Total Violation      -78.324ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.769ns  (required time - arrival time)
  Source:                 U_write/mem_reg[344]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        5.116ns  (logic 1.811ns (35.398%)  route 3.305ns (64.602%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 1498.103 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.807ns = ( 1497.193 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.550  1497.193    U_write/CLK
    SLICE_X42Y23         FDRE                                         r  U_write/mem_reg[344]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.518  1497.711 r  U_write/mem_reg[344]/Q
                         net (fo=2, routed)           0.863  1498.574    U_write/data22[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I1_O)        0.124  1498.698 r  U_write/data_out[8]_i_142/O
                         net (fo=1, routed)           0.000  1498.698    U_write/data_out[8]_i_142_n_0
    SLICE_X42Y24         MUXF7 (Prop_muxf7_I0_O)      0.241  1498.939 r  U_write/data_out_reg[8]_i_72/O
                         net (fo=1, routed)           0.000  1498.939    U_write/data_out_reg[8]_i_72_n_0
    SLICE_X42Y24         MUXF8 (Prop_muxf8_I0_O)      0.098  1499.037 r  U_write/data_out_reg[8]_i_29/O
                         net (fo=1, routed)           1.198  1500.235    U_write/data_out_reg[8]_i_29_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.319  1500.554 r  U_write/data_out[8]_i_10/O
                         net (fo=1, routed)           0.000  1500.554    U_write/data_out[8]_i_10_n_0
    SLICE_X40Y14         MUXF7 (Prop_muxf7_I0_O)      0.212  1500.766 r  U_write/data_out_reg[8]_i_4/O
                         net (fo=1, routed)           1.244  1502.010    U_write/data_out_reg[8]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I3_O)        0.299  1502.309 r  U_write/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000  1502.309    U_read/D[8]
    SLICE_X38Y14         FDRE                                         r  U_read/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.440  1498.103    U_read/ti_clk
    SLICE_X38Y14         FDRE                                         r  U_read/data_out_reg[8]/C
                         clock pessimism              0.000  1498.103    
                         clock uncertainty           -0.642  1497.461    
    SLICE_X38Y14         FDRE (Setup_fdre_C_D)        0.079  1497.540    U_read/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                       1497.540    
                         arrival time                       -1502.309    
  -------------------------------------------------------------------
                         slack                                 -4.769    

Slack (VIOLATED) :        -4.723ns  (required time - arrival time)
  Source:                 U_write/mem_reg[5713]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        5.025ns  (logic 1.779ns (35.402%)  route 3.246ns (64.598%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        0.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 1498.102 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.811ns = ( 1497.189 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.546  1497.189    U_write/CLK
    SLICE_X39Y64         FDRE                                         r  U_write/mem_reg[5713]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.419  1497.608 r  U_write/mem_reg[5713]/Q
                         net (fo=2, routed)           1.157  1498.764    U_write/data358[1]
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.299  1499.063 r  U_write/data_out[1]_i_79/O
                         net (fo=1, routed)           0.000  1499.063    U_write/data_out[1]_i_79_n_0
    SLICE_X39Y65         MUXF7 (Prop_muxf7_I1_O)      0.217  1499.280 r  U_write/data_out_reg[1]_i_32/O
                         net (fo=1, routed)           1.417  1500.698    U_write/data_out_reg[1]_i_32_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.299  1500.996 r  U_write/data_out[1]_i_11/O
                         net (fo=1, routed)           0.000  1500.996    U_write/data_out[1]_i_11_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I1_O)      0.247  1501.243 r  U_write/data_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.672  1501.916    U_write/data_out_reg[1]_i_4_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.298  1502.214 r  U_write/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000  1502.214    U_read/D[1]
    SLICE_X51Y61         FDRE                                         r  U_read/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.439  1498.102    U_read/ti_clk
    SLICE_X51Y61         FDRE                                         r  U_read/data_out_reg[1]/C
                         clock pessimism              0.000  1498.102    
                         clock uncertainty           -0.642  1497.460    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)        0.031  1497.491    U_read/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                       1497.491    
                         arrival time                       -1502.214    
  -------------------------------------------------------------------
                         slack                                 -4.723    

Slack (VIOLATED) :        -4.674ns  (required time - arrival time)
  Source:                 U_write/mem_reg[5740]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        5.012ns  (logic 1.748ns (34.877%)  route 3.264ns (65.123%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 1498.105 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.794ns = ( 1497.206 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.563  1497.206    U_write/CLK
    SLICE_X43Y13         FDRE                                         r  U_write/mem_reg[5740]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419  1497.625 r  U_write/mem_reg[5740]/Q
                         net (fo=2, routed)           0.827  1498.452    U_write/data359[12]
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.297  1498.749 r  U_write/data_out[12]_i_51/O
                         net (fo=1, routed)           0.000  1498.749    U_write/data_out[12]_i_51_n_0
    SLICE_X43Y13         MUXF7 (Prop_muxf7_I1_O)      0.217  1498.966 r  U_write/data_out_reg[12]_i_18/O
                         net (fo=1, routed)           1.067  1500.033    U_write/data_out_reg[12]_i_18_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I0_O)        0.299  1500.332 r  U_write/data_out[12]_i_7/O
                         net (fo=1, routed)           0.000  1500.332    U_write/data_out[12]_i_7_n_0
    SLICE_X45Y18         MUXF7 (Prop_muxf7_I1_O)      0.217  1500.549 r  U_write/data_out_reg[12]_i_2/O
                         net (fo=1, routed)           1.370  1501.919    U_write/data_out_reg[12]_i_2_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.299  1502.218 r  U_write/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000  1502.218    U_read/D[12]
    SLICE_X50Y18         FDRE                                         r  U_read/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.442  1498.105    U_read/ti_clk
    SLICE_X50Y18         FDRE                                         r  U_read/data_out_reg[12]/C
                         clock pessimism              0.000  1498.105    
                         clock uncertainty           -0.642  1497.463    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.081  1497.544    U_read/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                       1497.544    
                         arrival time                       -1502.218    
  -------------------------------------------------------------------
                         slack                                 -4.674    

Slack (VIOLATED) :        -4.595ns  (required time - arrival time)
  Source:                 U_write/mem_reg[2330]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.974ns  (logic 1.806ns (36.311%)  route 3.168ns (63.689%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 1498.177 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.811ns = ( 1497.189 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.546  1497.189    U_write/CLK
    SLICE_X34Y25         FDRE                                         r  U_write/mem_reg[2330]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518  1497.707 r  U_write/mem_reg[2330]/Q
                         net (fo=2, routed)           0.850  1498.557    U_write/data146[10]
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124  1498.681 r  U_write/data_out[10]_i_146/O
                         net (fo=1, routed)           0.000  1498.681    U_write/data_out[10]_i_146_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.241  1498.922 r  U_write/data_out_reg[10]_i_74/O
                         net (fo=1, routed)           0.000  1498.922    U_write/data_out_reg[10]_i_74_n_0
    SLICE_X34Y24         MUXF8 (Prop_muxf8_I0_O)      0.098  1499.020 r  U_write/data_out_reg[10]_i_30/O
                         net (fo=1, routed)           1.297  1500.317    U_write/data_out_reg[10]_i_30_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I3_O)        0.319  1500.636 r  U_write/data_out[10]_i_10/O
                         net (fo=1, routed)           0.000  1500.636    U_write/data_out[10]_i_10_n_0
    SLICE_X50Y12         MUXF7 (Prop_muxf7_I0_O)      0.209  1500.845 r  U_write/data_out_reg[10]_i_4/O
                         net (fo=1, routed)           1.021  1501.866    U_write/data_out_reg[10]_i_4_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.297  1502.163 r  U_write/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000  1502.163    U_read/D[10]
    SLICE_X58Y12         FDRE                                         r  U_read/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.514  1498.177    U_read/ti_clk
    SLICE_X58Y12         FDRE                                         r  U_read/data_out_reg[10]/C
                         clock pessimism              0.000  1498.177    
                         clock uncertainty           -0.642  1497.535    
    SLICE_X58Y12         FDRE (Setup_fdre_C_D)        0.032  1497.567    U_read/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                       1497.568    
                         arrival time                       -1502.163    
  -------------------------------------------------------------------
                         slack                                 -4.595    

Slack (VIOLATED) :        -4.590ns  (required time - arrival time)
  Source:                 U_write/mem_reg[4323]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.900ns  (logic 1.669ns (34.063%)  route 3.231ns (65.937%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 1498.111 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.811ns = ( 1497.189 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.546  1497.189    U_write/CLK
    SLICE_X34Y62         FDRE                                         r  U_write/mem_reg[4323]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.518  1497.707 r  U_write/mem_reg[4323]/Q
                         net (fo=2, routed)           0.970  1498.676    U_write/data271[3]
    SLICE_X41Y62         LUT6 (Prop_lut6_I5_O)        0.124  1498.800 r  U_write/data_out[3]_i_52/O
                         net (fo=1, routed)           0.000  1498.800    U_write/data_out[3]_i_52_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212  1499.012 r  U_write/data_out_reg[3]_i_19/O
                         net (fo=1, routed)           1.287  1500.299    U_write/data_out_reg[3]_i_19_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.299  1500.598 r  U_write/data_out[3]_i_7/O
                         net (fo=1, routed)           0.000  1500.598    U_write/data_out[3]_i_7_n_0
    SLICE_X45Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  1500.815 r  U_write/data_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.974  1501.789    U_write/data_out_reg[3]_i_2_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.299  1502.088 r  U_write/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000  1502.088    U_read/D[3]
    SLICE_X43Y49         FDRE                                         r  U_read/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.448  1498.111    U_read/ti_clk
    SLICE_X43Y49         FDRE                                         r  U_read/data_out_reg[3]/C
                         clock pessimism              0.000  1498.111    
                         clock uncertainty           -0.642  1497.469    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.029  1497.498    U_read/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1497.499    
                         arrival time                       -1502.088    
  -------------------------------------------------------------------
                         slack                                 -4.590    

Slack (VIOLATED) :        -4.589ns  (required time - arrival time)
  Source:                 U_write/mem_reg[3375]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.901ns  (logic 1.892ns (38.601%)  route 3.009ns (61.399%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 1498.111 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.811ns = ( 1497.189 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.546  1497.189    U_write/CLK
    SLICE_X51Y68         FDRE                                         r  U_write/mem_reg[3375]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.419  1497.608 r  U_write/mem_reg[3375]/Q
                         net (fo=2, routed)           0.616  1498.223    U_write/data211[15]
    SLICE_X53Y68         LUT6 (Prop_lut6_I1_O)        0.297  1498.520 r  U_write/data_out[15]_i_107/O
                         net (fo=1, routed)           0.000  1498.520    U_write/data_out[15]_i_107_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I1_O)      0.245  1498.765 r  U_write/data_out_reg[15]_i_46/O
                         net (fo=1, routed)           0.000  1498.765    U_write/data_out_reg[15]_i_46_n_0
    SLICE_X53Y68         MUXF8 (Prop_muxf8_I0_O)      0.104  1498.869 r  U_write/data_out_reg[15]_i_16/O
                         net (fo=1, routed)           1.069  1499.938    U_write/data_out_reg[15]_i_16_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I3_O)        0.316  1500.254 r  U_write/data_out[15]_i_6/O
                         net (fo=1, routed)           0.000  1500.254    U_write/data_out[15]_i_6_n_0
    SLICE_X47Y60         MUXF7 (Prop_muxf7_I0_O)      0.212  1500.466 r  U_write/data_out_reg[15]_i_2/O
                         net (fo=1, routed)           1.325  1501.791    U_write/data_out_reg[15]_i_2_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.299  1502.090 r  U_write/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000  1502.090    U_read/D[15]
    SLICE_X43Y49         FDRE                                         r  U_read/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.448  1498.111    U_read/ti_clk
    SLICE_X43Y49         FDRE                                         r  U_read/data_out_reg[15]/C
                         clock pessimism              0.000  1498.111    
                         clock uncertainty           -0.642  1497.469    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.032  1497.501    U_read/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                       1497.501    
                         arrival time                       -1502.090    
  -------------------------------------------------------------------
                         slack                                 -4.589    

Slack (VIOLATED) :        -4.584ns  (required time - arrival time)
  Source:                 U_write/mem_reg[3454]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.871ns  (logic 1.914ns (39.291%)  route 2.957ns (60.709%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 1498.101 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.796ns = ( 1497.204 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.561  1497.204    U_write/CLK
    SLICE_X56Y19         FDRE                                         r  U_write/mem_reg[3454]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.478  1497.682 r  U_write/mem_reg[3454]/Q
                         net (fo=2, routed)           0.678  1498.360    U_write/data216[14]
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.298  1498.658 r  U_write/data_out[14]_i_169/O
                         net (fo=1, routed)           0.000  1498.658    U_write/data_out[14]_i_169_n_0
    SLICE_X57Y19         MUXF7 (Prop_muxf7_I1_O)      0.217  1498.875 r  U_write/data_out_reg[14]_i_89/O
                         net (fo=1, routed)           0.000  1498.875    U_write/data_out_reg[14]_i_89_n_0
    SLICE_X57Y19         MUXF8 (Prop_muxf8_I1_O)      0.094  1498.969 r  U_write/data_out_reg[14]_i_37/O
                         net (fo=1, routed)           1.134  1500.103    U_write/data_out_reg[14]_i_37_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I3_O)        0.316  1500.419 r  U_write/data_out[14]_i_12/O
                         net (fo=1, routed)           0.000  1500.419    U_write/data_out[14]_i_12_n_0
    SLICE_X47Y15         MUXF7 (Prop_muxf7_I0_O)      0.212  1500.631 r  U_write/data_out_reg[14]_i_5/O
                         net (fo=1, routed)           1.145  1501.776    U_write/data_out_reg[14]_i_5_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.299  1502.075 r  U_write/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000  1502.075    U_read/D[14]
    SLICE_X36Y16         FDRE                                         r  U_read/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.438  1498.101    U_read/ti_clk
    SLICE_X36Y16         FDRE                                         r  U_read/data_out_reg[14]/C
                         clock pessimism              0.000  1498.101    
                         clock uncertainty           -0.642  1497.459    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)        0.032  1497.491    U_read/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                       1497.491    
                         arrival time                       -1502.076    
  -------------------------------------------------------------------
                         slack                                 -4.584    

Slack (VIOLATED) :        -4.543ns  (required time - arrival time)
  Source:                 U_write/mem_reg[1469]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.832ns  (logic 1.707ns (35.327%)  route 3.125ns (64.673%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 1498.103 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.799ns = ( 1497.201 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.558  1497.201    U_write/CLK
    SLICE_X57Y50         FDRE                                         r  U_write/mem_reg[1469]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456  1497.657 r  U_write/mem_reg[1469]/Q
                         net (fo=2, routed)           1.121  1498.778    U_write/data92[13]
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124  1498.902 r  U_write/data_out[13]_i_165/O
                         net (fo=1, routed)           0.000  1498.902    U_write/data_out[13]_i_165_n_0
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214  1499.116 r  U_write/data_out_reg[13]_i_87/O
                         net (fo=1, routed)           0.000  1499.116    U_write/data_out_reg[13]_i_87_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088  1499.204 r  U_write/data_out_reg[13]_i_36/O
                         net (fo=1, routed)           1.005  1500.209    U_write/data_out_reg[13]_i_36_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I1_O)        0.319  1500.528 r  U_write/data_out[13]_i_12/O
                         net (fo=1, routed)           0.000  1500.528    U_write/data_out[13]_i_12_n_0
    SLICE_X50Y58         MUXF7 (Prop_muxf7_I0_O)      0.209  1500.737 r  U_write/data_out_reg[13]_i_5/O
                         net (fo=1, routed)           0.998  1501.736    U_write/data_out_reg[13]_i_5_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.297  1502.033 r  U_write/data_out[13]_i_1/O
                         net (fo=1, routed)           0.000  1502.033    U_read/D[13]
    SLICE_X53Y59         FDRE                                         r  U_read/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.440  1498.103    U_read/ti_clk
    SLICE_X53Y59         FDRE                                         r  U_read/data_out_reg[13]/C
                         clock pessimism              0.000  1498.103    
                         clock uncertainty           -0.642  1497.461    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.029  1497.490    U_read/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                       1497.490    
                         arrival time                       -1502.033    
  -------------------------------------------------------------------
                         slack                                 -4.543    

Slack (VIOLATED) :        -4.516ns  (required time - arrival time)
  Source:                 U_write/mem_reg[2210]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.787ns  (logic 1.707ns (35.663%)  route 3.080ns (64.337%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 1498.103 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.730ns = ( 1497.270 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.627  1497.270    U_write/CLK
    SLICE_X59Y19         FDRE                                         r  U_write/mem_reg[2210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456  1497.726 r  U_write/mem_reg[2210]/Q
                         net (fo=2, routed)           0.846  1498.572    U_write/data139[2]
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124  1498.696 r  U_write/data_out[2]_i_108/O
                         net (fo=1, routed)           0.000  1498.696    U_write/data_out[2]_i_108_n_0
    SLICE_X54Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  1498.905 r  U_write/data_out_reg[2]_i_47/O
                         net (fo=1, routed)           0.000  1498.905    U_write/data_out_reg[2]_i_47_n_0
    SLICE_X54Y19         MUXF8 (Prop_muxf8_I1_O)      0.088  1498.993 r  U_write/data_out_reg[2]_i_16/O
                         net (fo=1, routed)           1.137  1500.129    U_write/data_out_reg[2]_i_16_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I3_O)        0.319  1500.448 r  U_write/data_out[2]_i_6/O
                         net (fo=1, routed)           0.000  1500.448    U_write/data_out[2]_i_6_n_0
    SLICE_X43Y14         MUXF7 (Prop_muxf7_I0_O)      0.212  1500.660 r  U_write/data_out_reg[2]_i_2/O
                         net (fo=1, routed)           1.097  1501.758    U_write/data_out_reg[2]_i_2_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.299  1502.057 r  U_write/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000  1502.057    U_read/D[2]
    SLICE_X38Y14         FDRE                                         r  U_read/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.440  1498.103    U_read/ti_clk
    SLICE_X38Y14         FDRE                                         r  U_read/data_out_reg[2]/C
                         clock pessimism              0.000  1498.103    
                         clock uncertainty           -0.642  1497.461    
    SLICE_X38Y14         FDRE (Setup_fdre_C_D)        0.079  1497.540    U_read/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                       1497.540    
                         arrival time                       -1502.057    
  -------------------------------------------------------------------
                         slack                                 -4.516    

Slack (VIOLATED) :        -4.515ns  (required time - arrival time)
  Source:                 U_write/mem_reg[2873]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (mmcm0_clk0 rise@1500.020ns - clk_2fs_clk_wiz_0 rise@1500.000ns)
  Data Path Delay:        4.809ns  (logic 1.811ns (37.659%)  route 2.998ns (62.341%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 1498.098 - 1500.020 ) 
    Source Clock Delay      (SCD):    -2.806ns = ( 1497.194 - 1500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1500.000  1500.000 r  
    L3                                                0.000  1500.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1500.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106  1501.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1502.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467  1493.891 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655  1495.547    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1495.643 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.551  1497.194    U_write/CLK
    SLICE_X42Y58         FDRE                                         r  U_write/mem_reg[2873]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518  1497.712 r  U_write/mem_reg[2873]/Q
                         net (fo=2, routed)           0.775  1498.486    U_write/data180[9]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124  1498.610 r  U_write/data_out[9]_i_158/O
                         net (fo=1, routed)           0.000  1498.610    U_write/data_out[9]_i_158_n_0
    SLICE_X43Y58         MUXF7 (Prop_muxf7_I0_O)      0.238  1498.848 r  U_write/data_out_reg[9]_i_84/O
                         net (fo=1, routed)           0.000  1498.848    U_write/data_out_reg[9]_i_84_n_0
    SLICE_X43Y58         MUXF8 (Prop_muxf8_I0_O)      0.104  1498.952 r  U_write/data_out_reg[9]_i_35/O
                         net (fo=1, routed)           0.972  1499.925    U_write/data_out_reg[9]_i_35_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.316  1500.241 r  U_write/data_out[9]_i_12/O
                         net (fo=1, routed)           0.000  1500.241    U_write/data_out[9]_i_12_n_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I0_O)      0.212  1500.453 r  U_write/data_out_reg[9]_i_5/O
                         net (fo=1, routed)           1.251  1501.704    U_write/data_out_reg[9]_i_5_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.299  1502.003 r  U_write/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000  1502.003    U_read/D[9]
    SLICE_X39Y55         FDRE                                         r  U_read/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1500.020  1500.020 r  
    Y18                                               0.000  1500.020 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1500.020    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024  1501.044 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162  1502.206    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  1494.985 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587  1496.572    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1496.663 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.435  1498.098    U_read/ti_clk
    SLICE_X39Y55         FDRE                                         r  U_read/data_out_reg[9]/C
                         clock pessimism              0.000  1498.098    
                         clock uncertainty           -0.642  1497.456    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.032  1497.488    U_read/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                       1497.488    
                         arrival time                       -1502.003    
  -------------------------------------------------------------------
                         slack                                 -4.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_write/mem_reg[1922]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.272ns  (logic 1.375ns (60.531%)  route 0.897ns (39.469%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 1623.697 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.420ns = ( 1622.580 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.444  1622.580    U_write/CLK
    SLICE_X39Y12         FDRE                                         r  U_write/mem_reg[1922]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.367  1622.947 r  U_write/mem_reg[1922]/Q
                         net (fo=2, routed)           0.150  1623.098    U_write/data121[2]
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.100  1623.198 r  U_write/data_out[2]_i_133/O
                         net (fo=1, routed)           0.000  1623.198    U_write/data_out[2]_i_133_n_0
    SLICE_X38Y12         MUXF7 (Prop_muxf7_I1_O)      0.172  1623.370 r  U_write/data_out_reg[2]_i_63/O
                         net (fo=1, routed)           0.000  1623.370    U_write/data_out_reg[2]_i_63_n_0
    SLICE_X38Y12         MUXF8 (Prop_muxf8_I1_O)      0.071  1623.441 r  U_write/data_out_reg[2]_i_24/O
                         net (fo=1, routed)           0.376  1623.817    U_write/data_out_reg[2]_i_24_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.257  1624.074 r  U_write/data_out[2]_i_8/O
                         net (fo=1, routed)           0.000  1624.074    U_write/data_out[2]_i_8_n_0
    SLICE_X38Y14         MUXF7 (Prop_muxf7_I0_O)      0.168  1624.242 r  U_write/data_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.370  1624.612    U_write/data_out_reg[2]_i_3_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I1_O)        0.240  1624.852 r  U_write/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000  1624.852    U_read/D[2]
    SLICE_X38Y14         FDRE                                         r  U_read/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.560  1623.697    U_read/ti_clk
    SLICE_X38Y14         FDRE                                         r  U_read/data_out_reg[2]/C
                         clock pessimism              0.000  1623.697    
                         clock uncertainty            0.642  1624.339    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.331  1624.670    U_read/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                      -1624.670    
                         arrival time                        1624.852    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4359]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.249ns  (logic 1.464ns (65.086%)  route 0.785ns (34.914%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 1623.693 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 1622.572 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.436  1622.572    U_write/CLK
    SLICE_X50Y61         FDRE                                         r  U_write/mem_reg[4359]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.418  1622.990 r  U_write/mem_reg[4359]/Q
                         net (fo=2, routed)           0.277  1623.266    U_write/data273[7]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.100  1623.366 r  U_write/data_out[7]_i_134/O
                         net (fo=1, routed)           0.000  1623.366    U_write/data_out[7]_i_134_n_0
    SLICE_X49Y60         MUXF7 (Prop_muxf7_I0_O)      0.192  1623.558 r  U_write/data_out_reg[7]_i_68/O
                         net (fo=1, routed)           0.000  1623.558    U_write/data_out_reg[7]_i_68_n_0
    SLICE_X49Y60         MUXF8 (Prop_muxf8_I0_O)      0.083  1623.641 r  U_write/data_out_reg[7]_i_27/O
                         net (fo=1, routed)           0.259  1623.900    U_write/data_out_reg[7]_i_27_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I4_O)        0.255  1624.155 r  U_write/data_out[7]_i_9/O
                         net (fo=1, routed)           0.000  1624.155    U_write/data_out[7]_i_9_n_0
    SLICE_X51Y60         MUXF7 (Prop_muxf7_I1_O)      0.175  1624.330 r  U_write/data_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.250  1624.580    U_write/data_out_reg[7]_i_3_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.241  1624.821 r  U_write/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000  1624.821    U_read/D[7]
    SLICE_X51Y61         FDRE                                         r  U_read/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.556  1623.693    U_read/ti_clk
    SLICE_X51Y61         FDRE                                         r  U_read/data_out_reg[7]/C
                         clock pessimism              0.000  1623.693    
                         clock uncertainty            0.642  1624.335    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.271  1624.606    U_read/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                      -1624.606    
                         arrival time                        1624.821    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4508]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.332ns  (logic 1.409ns (60.418%)  route 0.923ns (39.582%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 1623.697 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 1622.586 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.450  1622.586    U_write/CLK
    SLICE_X49Y12         FDRE                                         r  U_write/mem_reg[4508]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.367  1622.953 r  U_write/mem_reg[4508]/Q
                         net (fo=2, routed)           0.245  1623.198    U_write/data282[12]
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.100  1623.298 r  U_write/data_out[12]_i_156/O
                         net (fo=1, routed)           0.000  1623.298    U_write/data_out[12]_i_156_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.171  1623.469 r  U_write/data_out_reg[12]_i_83/O
                         net (fo=1, routed)           0.000  1623.469    U_write/data_out_reg[12]_i_83_n_0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I1_O)      0.076  1623.545 r  U_write/data_out_reg[12]_i_34/O
                         net (fo=1, routed)           0.439  1623.984    U_write/data_out_reg[12]_i_34_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I4_O)        0.255  1624.239 r  U_write/data_out[12]_i_11/O
                         net (fo=1, routed)           0.000  1624.239    U_write/data_out[12]_i_11_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I1_O)      0.199  1624.438 r  U_write/data_out_reg[12]_i_4/O
                         net (fo=1, routed)           0.239  1624.677    U_write/data_out_reg[12]_i_4_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I3_O)        0.241  1624.918 r  U_write/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000  1624.918    U_read/D[12]
    SLICE_X50Y18         FDRE                                         r  U_read/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.560  1623.697    U_read/ti_clk
    SLICE_X50Y18         FDRE                                         r  U_read/data_out_reg[12]/C
                         clock pessimism              0.000  1623.697    
                         clock uncertainty            0.642  1624.339    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.333  1624.672    U_read/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                      -1624.672    
                         arrival time                        1624.918    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4174]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.285ns  (logic 1.291ns (56.500%)  route 0.994ns (43.500%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 1623.694 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 1622.577 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.441  1622.577    U_write/CLK
    SLICE_X33Y16         FDRE                                         r  U_write/mem_reg[4174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.367  1622.944 r  U_write/mem_reg[4174]/Q
                         net (fo=2, routed)           0.373  1623.318    U_write/data261[14]
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.100  1623.417 r  U_write/data_out[14]_i_64/O
                         net (fo=1, routed)           0.000  1623.417    U_write/data_out[14]_i_64_n_0
    SLICE_X34Y16         MUXF7 (Prop_muxf7_I0_O)      0.168  1623.585 r  U_write/data_out_reg[14]_i_25/O
                         net (fo=1, routed)           0.263  1623.849    U_write/data_out_reg[14]_i_25_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I0_O)        0.240  1624.089 r  U_write/data_out[14]_i_9/O
                         net (fo=1, routed)           0.000  1624.089    U_write/data_out[14]_i_9_n_0
    SLICE_X36Y16         MUXF7 (Prop_muxf7_I1_O)      0.175  1624.264 r  U_write/data_out_reg[14]_i_3/O
                         net (fo=1, routed)           0.357  1624.621    U_write/data_out_reg[14]_i_3_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.241  1624.862 r  U_write/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000  1624.862    U_read/D[14]
    SLICE_X36Y16         FDRE                                         r  U_read/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.557  1623.694    U_read/ti_clk
    SLICE_X36Y16         FDRE                                         r  U_read/data_out_reg[14]/C
                         clock pessimism              0.000  1623.694    
                         clock uncertainty            0.642  1624.336    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.271  1624.607    U_read/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                      -1624.607    
                         arrival time                        1624.862    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_write/mem_reg[2518]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.377ns  (logic 1.399ns (58.868%)  route 0.978ns (41.132%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 1623.696 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.418ns = ( 1622.582 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.446  1622.582    U_write/CLK
    SLICE_X57Y18         FDRE                                         r  U_write/mem_reg[2518]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.367  1622.949 r  U_write/mem_reg[2518]/Q
                         net (fo=2, routed)           0.148  1623.098    U_write/data158[6]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.100  1623.198 r  U_write/data_out[6]_i_140/O
                         net (fo=1, routed)           0.000  1623.198    U_write/data_out[6]_i_140_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I0_O)      0.168  1623.365 r  U_write/data_out_reg[6]_i_71/O
                         net (fo=1, routed)           0.000  1623.365    U_write/data_out_reg[6]_i_71_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I1_O)      0.071  1623.437 r  U_write/data_out_reg[6]_i_28/O
                         net (fo=1, routed)           0.590  1624.026    U_write/data_out_reg[6]_i_28_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.257  1624.283 r  U_write/data_out[6]_i_10/O
                         net (fo=1, routed)           0.000  1624.283    U_write/data_out[6]_i_10_n_0
    SLICE_X50Y19         MUXF7 (Prop_muxf7_I0_O)      0.195  1624.478 r  U_write/data_out_reg[6]_i_4/O
                         net (fo=1, routed)           0.239  1624.718    U_write/data_out_reg[6]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I3_O)        0.241  1624.959 r  U_write/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000  1624.959    U_read/D[6]
    SLICE_X50Y19         FDRE                                         r  U_read/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.559  1623.696    U_read/ti_clk
    SLICE_X50Y19         FDRE                                         r  U_read/data_out_reg[6]/C
                         clock pessimism              0.000  1623.696    
                         clock uncertainty            0.642  1624.338    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.333  1624.671    U_read/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                      -1624.671    
                         arrival time                        1624.959    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 U_write/mem_reg[5317]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.428ns  (logic 1.295ns (53.332%)  route 1.133ns (46.668%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 1623.688 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.434ns = ( 1622.566 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.430  1622.566    U_write/CLK
    SLICE_X36Y59         FDRE                                         r  U_write/mem_reg[5317]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.367  1622.932 r  U_write/mem_reg[5317]/Q
                         net (fo=2, routed)           0.269  1623.201    U_write/data333[5]
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.100  1623.301 r  U_write/data_out[5]_i_67/O
                         net (fo=1, routed)           0.000  1623.301    U_write/data_out[5]_i_67_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.175  1623.476 r  U_write/data_out_reg[5]_i_26/O
                         net (fo=1, routed)           0.494  1623.970    U_write/data_out_reg[5]_i_26_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.241  1624.211 r  U_write/data_out[5]_i_9/O
                         net (fo=1, routed)           0.000  1624.211    U_write/data_out[5]_i_9_n_0
    SLICE_X46Y62         MUXF7 (Prop_muxf7_I1_O)      0.172  1624.383 r  U_write/data_out_reg[5]_i_3/O
                         net (fo=1, routed)           0.370  1624.754    U_write/data_out_reg[5]_i_3_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I1_O)        0.240  1624.994 r  U_write/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000  1624.994    U_read/D[5]
    SLICE_X46Y62         FDRE                                         r  U_read/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.551  1623.688    U_read/ti_clk
    SLICE_X46Y62         FDRE                                         r  U_read/data_out_reg[5]/C
                         clock pessimism              0.000  1623.688    
                         clock uncertainty            0.642  1624.330    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.331  1624.661    U_read/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                      -1624.661    
                         arrival time                        1624.994    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4491]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.441ns  (logic 1.381ns (56.585%)  route 1.060ns (43.415%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 1623.691 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.436ns = ( 1622.564 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.428  1622.564    U_write/CLK
    SLICE_X37Y62         FDRE                                         r  U_write/mem_reg[4491]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.367  1622.931 r  U_write/mem_reg[4491]/Q
                         net (fo=2, routed)           0.147  1623.077    U_write/data281[11]
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.100  1623.177 r  U_write/data_out[11]_i_136/O
                         net (fo=1, routed)           0.000  1623.177    U_write/data_out[11]_i_136_n_0
    SLICE_X36Y62         MUXF7 (Prop_muxf7_I0_O)      0.171  1623.348 r  U_write/data_out_reg[11]_i_69/O
                         net (fo=1, routed)           0.000  1623.348    U_write/data_out_reg[11]_i_69_n_0
    SLICE_X36Y62         MUXF8 (Prop_muxf8_I1_O)      0.076  1623.424 r  U_write/data_out_reg[11]_i_27/O
                         net (fo=1, routed)           0.543  1623.967    U_write/data_out_reg[11]_i_27_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.255  1624.222 r  U_write/data_out[11]_i_9/O
                         net (fo=1, routed)           0.000  1624.222    U_write/data_out[11]_i_9_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.172  1624.394 r  U_write/data_out_reg[11]_i_3/O
                         net (fo=1, routed)           0.370  1624.764    U_write/data_out_reg[11]_i_3_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.240  1625.004 r  U_write/data_out[11]_i_1/O
                         net (fo=1, routed)           0.000  1625.004    U_read/D[11]
    SLICE_X42Y56         FDRE                                         r  U_read/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.554  1623.691    U_read/ti_clk
    SLICE_X42Y56         FDRE                                         r  U_read/data_out_reg[11]/C
                         clock pessimism              0.000  1623.691    
                         clock uncertainty            0.642  1624.333    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.331  1624.664    U_read/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                      -1624.664    
                         arrival time                        1625.004    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 U_write/mem_reg[2612]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.442ns  (logic 1.434ns (58.722%)  route 1.008ns (41.278%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 1623.703 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.420ns = ( 1622.580 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.444  1622.580    U_write/CLK
    SLICE_X57Y21         FDRE                                         r  U_write/mem_reg[2612]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.367  1622.947 r  U_write/mem_reg[2612]/Q
                         net (fo=2, routed)           0.144  1623.092    U_write/data164[4]
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.100  1623.192 r  U_write/data_out[4]_i_158/O
                         net (fo=1, routed)           0.000  1623.192    U_write/data_out[4]_i_158_n_0
    SLICE_X56Y21         MUXF7 (Prop_muxf7_I0_O)      0.195  1623.386 r  U_write/data_out_reg[4]_i_84/O
                         net (fo=1, routed)           0.000  1623.386    U_write/data_out_reg[4]_i_84_n_0
    SLICE_X56Y21         MUXF8 (Prop_muxf8_I0_O)      0.079  1623.465 r  U_write/data_out_reg[4]_i_35/O
                         net (fo=1, routed)           0.606  1624.072    U_write/data_out_reg[4]_i_35_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.257  1624.329 r  U_write/data_out[4]_i_12/O
                         net (fo=1, routed)           0.000  1624.329    U_write/data_out[4]_i_12_n_0
    SLICE_X54Y15         MUXF7 (Prop_muxf7_I0_O)      0.195  1624.524 r  U_write/data_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.258  1624.781    U_write/data_out_reg[4]_i_5_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.241  1625.022 r  U_write/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000  1625.022    U_read/D[4]
    SLICE_X54Y14         FDRE                                         r  U_read/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.566  1623.703    U_read/ti_clk
    SLICE_X54Y14         FDRE                                         r  U_read/data_out_reg[4]/C
                         clock pessimism              0.000  1623.703    
                         clock uncertainty            0.642  1624.345    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.331  1624.676    U_read/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                      -1624.676    
                         arrival time                        1625.022    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4097]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.403ns  (logic 1.414ns (58.836%)  route 0.989ns (41.164%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 1623.693 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 1622.570 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.434  1622.570    U_write/CLK
    SLICE_X53Y63         FDRE                                         r  U_write/mem_reg[4097]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.367  1622.937 r  U_write/mem_reg[4097]/Q
                         net (fo=2, routed)           0.264  1623.200    U_write/data257[1]
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.100  1623.300 r  U_write/data_out[1]_i_134/O
                         net (fo=1, routed)           0.000  1623.300    U_write/data_out[1]_i_134_n_0
    SLICE_X50Y62         MUXF7 (Prop_muxf7_I0_O)      0.195  1623.495 r  U_write/data_out_reg[1]_i_68/O
                         net (fo=1, routed)           0.000  1623.495    U_write/data_out_reg[1]_i_68_n_0
    SLICE_X50Y62         MUXF8 (Prop_muxf8_I0_O)      0.079  1623.574 r  U_write/data_out_reg[1]_i_27/O
                         net (fo=1, routed)           0.370  1623.944    U_write/data_out_reg[1]_i_27_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.257  1624.201 r  U_write/data_out[1]_i_9/O
                         net (fo=1, routed)           0.000  1624.201    U_write/data_out[1]_i_9_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.175  1624.376 r  U_write/data_out_reg[1]_i_3/O
                         net (fo=1, routed)           0.355  1624.732    U_write/data_out_reg[1]_i_3_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.241  1624.973 r  U_write/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000  1624.973    U_read/D[1]
    SLICE_X51Y61         FDRE                                         r  U_read/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.556  1623.693    U_read/ti_clk
    SLICE_X51Y61         FDRE                                         r  U_read/data_out_reg[1]/C
                         clock pessimism              0.000  1623.693    
                         clock uncertainty            0.642  1624.335    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.270  1624.605    U_read/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                      -1624.605    
                         arrival time                        1624.973    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 U_write/mem_reg[4249]/C
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_read/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1625.000ns - clk_2fs_clk_wiz_0 rise@1625.000ns)
  Data Path Delay:        2.417ns  (logic 1.408ns (58.265%)  route 1.009ns (41.735%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 1623.690 - 1625.000 ) 
    Source Clock Delay      (SCD):    -2.429ns = ( 1622.571 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1626.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1627.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1619.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1621.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1621.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.435  1622.571    U_write/CLK
    SLICE_X47Y55         FDRE                                         r  U_write/mem_reg[4249]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.367  1622.938 r  U_write/mem_reg[4249]/Q
                         net (fo=2, routed)           0.263  1623.200    U_write/data266[9]
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.100  1623.300 r  U_write/data_out[9]_i_156/O
                         net (fo=1, routed)           0.000  1623.300    U_write/data_out[9]_i_156_n_0
    SLICE_X45Y54         MUXF7 (Prop_muxf7_I0_O)      0.171  1623.471 r  U_write/data_out_reg[9]_i_83/O
                         net (fo=1, routed)           0.000  1623.471    U_write/data_out_reg[9]_i_83_n_0
    SLICE_X45Y54         MUXF8 (Prop_muxf8_I1_O)      0.076  1623.547 r  U_write/data_out_reg[9]_i_34/O
                         net (fo=1, routed)           0.500  1624.047    U_write/data_out_reg[9]_i_34_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.255  1624.302 r  U_write/data_out[9]_i_11/O
                         net (fo=1, routed)           0.000  1624.302    U_write/data_out[9]_i_11_n_0
    SLICE_X37Y55         MUXF7 (Prop_muxf7_I1_O)      0.198  1624.500 r  U_write/data_out_reg[9]_i_4/O
                         net (fo=1, routed)           0.246  1624.746    U_write/data_out_reg[9]_i_4_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.241  1624.987 r  U_write/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000  1624.987    U_read/D[9]
    SLICE_X39Y55         FDRE                                         r  U_read/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1626.106 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1627.339    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1620.375 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1622.041    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1622.137 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.553  1623.690    U_read/ti_clk
    SLICE_X39Y55         FDRE                                         r  U_read/data_out_reg[9]/C
                         clock pessimism              0.000  1623.690    
                         clock uncertainty            0.642  1624.332    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.271  1624.603    U_read/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                      -1624.603    
                         arrival time                        1624.987    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 hi_inout[0]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[0].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 1.141ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( -1.574 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB22                                              0.000    11.000 r  hi_inout[0] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.141    12.141 r  okHI/delays[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.141    okHI/iobf0_hi_datain_0
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.523    19.256    okHI/ti_clk
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/C
                         clock pessimism              0.000    19.256    
                         clock uncertainty           -0.271    18.985    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011    18.974    okHI/delays[0].fdrein0
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 1.137ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( -1.574 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB21                                              0.000    11.000 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.137    12.137 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.137    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.523    19.256    okHI/ti_clk
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    19.256    
                         clock uncertainty           -0.271    18.985    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011    18.974    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 1.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( -1.568 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA21                                              0.000    11.000 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.134    12.134 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.134    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.529    19.262    okHI/ti_clk
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    19.262    
                         clock uncertainty           -0.271    18.991    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011    18.980    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 1.124ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( -1.570 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    Y22                                               0.000    11.000 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.124    12.124 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.124    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.527    19.260    okHI/ti_clk
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    19.260    
                         clock uncertainty           -0.271    18.989    
    ILOGIC_X0Y31         FDRE (Setup_fdre_C_D)       -0.011    18.978    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 1.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( -1.568 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA20                                              0.000    11.000 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.125    12.125 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.125    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.529    19.262    okHI/ti_clk
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    19.262    
                         clock uncertainty           -0.271    18.991    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011    18.980    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 1.121ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( -1.567 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W21                                               0.000    11.000 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.121    12.121 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.121    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.530    19.263    okHI/ti_clk
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    19.263    
                         clock uncertainty           -0.271    18.992    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011    18.981    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 1.119ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( -1.567 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W22                                               0.000    11.000 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.119    12.119 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.530    19.263    okHI/ti_clk
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    19.263    
                         clock uncertainty           -0.271    18.992    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011    18.981    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 1.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    U21                                               0.000    11.000 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         1.100    12.100 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.100    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.533    19.266    okHI/ti_clk
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 1.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    T20                                               0.000    11.000 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         1.098    12.098 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.098    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.533    19.266    okHI/ti_clk
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y37         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 1.095ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    R19                                               0.000    11.000 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         1.095    12.095 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.095    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.533    19.266    okHI/ti_clk
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  6.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P19                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 r  okHI/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.048    okHI/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.859    20.288    okHI/ti_clk
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.048    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    R19                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.048    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.859    20.288    okHI/ti_clk
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.048    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.222ns  (logic 0.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T20                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         0.222    21.052 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.052    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.859    20.288    okHI/ti_clk
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.052    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.224ns  (logic 0.224ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    U21                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.224    21.054 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.054    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.859    20.288    okHI/ti_clk
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.054    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.243ns  (logic 0.243ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W22                                               0.000    20.830 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.243    21.073 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.073    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    20.286    okHI/ti_clk
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.073    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.245ns  (logic 0.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W21                                               0.000    20.830 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.245    21.075 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.075    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    20.286    okHI/ti_clk
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.075    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA20                                              0.000    20.830 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         0.249    21.079 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.079    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    20.286    okHI/ti_clk
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y34         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.079    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.248ns  (logic 0.248ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    Y22                                               0.000    20.830 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         0.248    21.078 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.078    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.855    20.284    okHI/ti_clk
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty            0.271    20.555    
    ILOGIC_X0Y31         FDRE (Hold_fdre_C_D)         0.068    20.623    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.623    
                         arrival time                          21.078    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.258ns  (logic 0.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA21                                              0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         0.258    21.088 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.088    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    20.286    okHI/ti_clk
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.088    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.260ns  (logic 0.260ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB21                                              0.000    20.830 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         0.260    21.090 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.090    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.853    20.282    okHI/ti_clk
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    20.282    
                         clock uncertainty            0.271    20.553    
    ILOGIC_X0Y30         FDRE (Hold_fdre_C_D)         0.068    20.621    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.621    
                         arrival time                          21.090    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  clk_2fs_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -4.575ns,  Total Violation       -8.707ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.575ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.020ns  (clk_2fs_clk_wiz_0 rise@1750.000ns - mmcm0_clk0 rise@1749.980ns)
  Data Path Delay:        2.426ns  (logic 0.456ns (18.793%)  route 1.970ns (81.207%))
  Logic Levels:           0  
  Clock Path Skew:        -1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.429ns = ( 1747.571 - 1750.000 ) 
    Source Clock Delay      (SCD):    -1.307ns = ( 1748.673 - 1749.980 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1749.980  1749.980 r  
    Y18                                               0.000  1749.980 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1749.980    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1751.086 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1752.319    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1745.354 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1747.021    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1747.117 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.556  1748.673    ep10/ok1[24]
    SLICE_X37Y32         FDRE                                         r  ep10/ep_dataout_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.456  1749.129 f  ep10/ep_dataout_reg[0]_replica/Q
                         net (fo=1, routed)           1.970  1751.099    U_fsm/ep_dataout[0]_repN_alias
    SLICE_X35Y28         FDCE                                         f  U_fsm/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1750.000  1750.000 r  
    L3                                                0.000  1750.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1750.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1751.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1752.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1744.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1746.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1746.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.435  1747.571    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000  1747.571    
                         clock uncertainty           -0.642  1746.929    
    SLICE_X35Y28         FDCE (Recov_fdce_C_CLR)     -0.405  1746.524    U_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1746.525    
                         arrival time                       -1751.100    
  -------------------------------------------------------------------
                         slack                                 -4.575    

Slack (VIOLATED) :        -4.132ns  (required time - arrival time)
  Source:                 ep10/ep_dataout_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.020ns  (clk_2fs_clk_wiz_0 rise@1750.000ns - mmcm0_clk0 rise@1749.980ns)
  Data Path Delay:        2.076ns  (logic 0.456ns (21.963%)  route 1.620ns (78.037%))
  Logic Levels:           0  
  Clock Path Skew:        -1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.423ns = ( 1747.577 - 1750.000 ) 
    Source Clock Delay      (SCD):    -1.308ns = ( 1748.672 - 1749.980 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1749.980  1749.980 r  
    Y18                                               0.000  1749.980 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1749.980    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106  1751.086 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233  1752.319    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1745.354 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666  1747.021    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1747.117 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.555  1748.672    ep10/ok1[24]
    SLICE_X15Y28         FDRE                                         r  ep10/ep_dataout_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456  1749.128 f  ep10/ep_dataout_reg[0]_replica_1/Q
                         net (fo=1, routed)           1.620  1750.748    U_fsm/ep_dataout[0]_repN_1_alias
    SLICE_X12Y28         FDCE                                         f  U_fsm/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1750.000  1750.000 r  
    L3                                                0.000  1750.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1750.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024  1751.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1752.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736  1744.469 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576  1746.045    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1746.136 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.441  1747.577    U_fsm/CLK
    SLICE_X12Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000  1747.577    
                         clock uncertainty           -0.642  1746.935    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319  1746.616    U_fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       1746.617    
                         arrival time                       -1750.748    
  -------------------------------------------------------------------
                         slack                                 -4.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ep10/ep_dataout_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@1625.000ns - mmcm0_clk0 rise@1625.000ns)
  Data Path Delay:        0.912ns  (logic 0.141ns (15.454%)  route 0.771ns (84.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 1624.683 - 1625.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 1624.379 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230  1625.230 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440  1625.670    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362  1623.307 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489  1623.796    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1623.822 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.557  1624.379    ep10/ok1[24]
    SLICE_X37Y32         FDRE                                         r  ep10/ep_dataout_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141  1624.520 f  ep10/ep_dataout_reg[0]_replica/Q
                         net (fo=1, routed)           0.771  1625.291    U_fsm/ep_dataout[0]_repN_alias
    SLICE_X35Y28         FDCE                                         f  U_fsm/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441  1625.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481  1625.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634  1623.288 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546  1623.834    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1623.863 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.821  1624.683    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000  1624.683    
                         clock uncertainty            0.642  1625.325    
    SLICE_X35Y28         FDCE (Remov_fdce_C_CLR)     -0.092  1625.233    U_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                      -1625.233    
                         arrival time                        1625.292    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ep10/ep_dataout_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            U_fsm/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2fs_clk_wiz_0 rise@1625.000ns - mmcm0_clk0 rise@1625.000ns)
  Data Path Delay:        0.944ns  (logic 0.141ns (14.932%)  route 0.803ns (85.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 1624.688 - 1625.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 1624.378 - 1625.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.642ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.569ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   1625.000  1625.000 r  
    Y18                                               0.000  1625.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000  1625.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230  1625.230 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440  1625.670    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362  1623.307 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489  1623.796    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1623.822 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.556  1624.378    ep10/ok1[24]
    SLICE_X15Y28         FDRE                                         r  ep10/ep_dataout_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141  1624.519 f  ep10/ep_dataout_reg[0]_replica_1/Q
                         net (fo=1, routed)           0.803  1625.322    U_fsm/ep_dataout[0]_repN_1_alias
    SLICE_X12Y28         FDCE                                         f  U_fsm/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                   1625.000  1625.000 r  
    L3                                                0.000  1625.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1625.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441  1625.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481  1625.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634  1623.288 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546  1623.834    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1623.863 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.826  1624.688    U_fsm/CLK
    SLICE_X12Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000  1624.688    
                         clock uncertainty            0.642  1625.330    
    SLICE_X12Y28         FDCE (Remov_fdce_C_CLR)     -0.067  1625.263    U_fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                      -1625.263    
                         arrival time                        1625.322    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       16.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.297ns  (logic 0.642ns (14.941%)  route 3.655ns (85.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 19.252 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.243ns = ( -0.983 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.620    -0.983    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.465 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.415    -0.050    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.074 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          3.240     3.314    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X2Y46          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.519    19.252    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y46          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.588    19.840    
                         clock uncertainty           -0.099    19.742    
    SLICE_X2Y46          FDPE (Recov_fdpe_C_PRE)     -0.361    19.381    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                         19.381    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.297ns  (logic 0.642ns (14.941%)  route 3.655ns (85.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 19.252 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.243ns = ( -0.983 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.620    -0.983    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.465 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.415    -0.050    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.074 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          3.240     3.314    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X2Y46          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.519    19.252    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y46          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/C
                         clock pessimism              0.588    19.840    
                         clock uncertainty           -0.099    19.742    
    SLICE_X2Y46          FDPE (Recov_fdpe_C_PRE)     -0.361    19.381    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]
  -------------------------------------------------------------------
                         required time                         19.381    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.297ns  (logic 0.642ns (14.941%)  route 3.655ns (85.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 19.252 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.243ns = ( -0.983 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.620    -0.983    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.465 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.415    -0.050    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.074 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          3.240     3.314    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X2Y46          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.519    19.252    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y46          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.588    19.840    
                         clock uncertainty           -0.099    19.742    
    SLICE_X2Y46          FDPE (Recov_fdpe_C_PRE)     -0.361    19.381    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                         19.381    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.068ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.297ns  (logic 0.642ns (14.941%)  route 3.655ns (85.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 19.252 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.243ns = ( -0.983 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.620    -0.983    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.465 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.415    -0.050    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.074 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          3.240     3.314    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X3Y46          FDPE                                         f  okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.519    19.252    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y46          FDPE                                         r  okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/C
                         clock pessimism              0.588    19.840    
                         clock uncertainty           -0.099    19.742    
    SLICE_X3Y46          FDPE (Recov_fdpe_C_PRE)     -0.359    19.383    okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg
  -------------------------------------------------------------------
                         required time                         19.383    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                 16.068    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.078ns  (logic 0.642ns (15.742%)  route 3.436ns (84.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 19.185 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.243ns = ( -0.983 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.620    -0.983    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.465 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.415    -0.050    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.074 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          3.021     3.095    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y47         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.452    19.185    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y47         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/C
                         clock pessimism              0.574    19.759    
                         clock uncertainty           -0.099    19.661    
    SLICE_X10Y47         FDCE (Recov_fdce_C_CLR)     -0.319    19.342    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]
  -------------------------------------------------------------------
                         required time                         19.342    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.078ns  (logic 0.642ns (15.742%)  route 3.436ns (84.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 19.185 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.243ns = ( -0.983 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.620    -0.983    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.465 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.415    -0.050    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.074 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          3.021     3.095    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y47         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.452    19.185    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y47         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/C
                         clock pessimism              0.574    19.759    
                         clock uncertainty           -0.099    19.661    
    SLICE_X10Y47         FDCE (Recov_fdce_C_CLR)     -0.319    19.342    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]
  -------------------------------------------------------------------
                         required time                         19.342    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.078ns  (logic 0.642ns (15.742%)  route 3.436ns (84.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 19.185 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.243ns = ( -0.983 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.620    -0.983    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.465 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.415    -0.050    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.074 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          3.021     3.095    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y47         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.452    19.185    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y47         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/C
                         clock pessimism              0.574    19.759    
                         clock uncertainty           -0.099    19.661    
    SLICE_X10Y47         FDCE (Recov_fdce_C_CLR)     -0.319    19.342    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]
  -------------------------------------------------------------------
                         required time                         19.342    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.078ns  (logic 0.642ns (15.742%)  route 3.436ns (84.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 19.185 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.243ns = ( -0.983 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.620    -0.983    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.465 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.415    -0.050    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.074 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          3.021     3.095    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y47         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.452    19.185    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y47         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/C
                         clock pessimism              0.574    19.759    
                         clock uncertainty           -0.099    19.661    
    SLICE_X10Y47         FDCE (Recov_fdce_C_CLR)     -0.319    19.342    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]
  -------------------------------------------------------------------
                         required time                         19.342    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.366ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.984ns  (logic 0.642ns (16.114%)  route 3.342ns (83.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 19.251 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.243ns = ( -0.983 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.620    -0.983    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.465 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.415    -0.050    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.074 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.927     3.001    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y48          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.518    19.251    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y48          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.574    19.825    
                         clock uncertainty           -0.099    19.727    
    SLICE_X5Y48          FDPE (Recov_fdpe_C_PRE)     -0.359    19.368    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                         19.368    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 16.366    

Slack (MET) :             16.366ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.984ns  (logic 0.642ns (16.114%)  route 3.342ns (83.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 19.251 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.243ns = ( -0.983 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.620    -0.983    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.465 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.415    -0.050    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.074 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.927     3.001    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y48          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.518    19.251    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y48          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism              0.574    19.825    
                         clock uncertainty           -0.099    19.727    
    SLICE_X5Y48          FDPE (Recov_fdpe_C_PRE)     -0.359    19.368    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                         19.368    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 16.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/captrig0_reg/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.532%)  route 0.373ns (69.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y28          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.169 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.373     0.204    ep60/ok1[25]
    SLICE_X6Y32          FDCE                                         f  ep60/captrig0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.856    -0.545    ep60/ep_clk
    SLICE_X6Y32          FDCE                                         r  ep60/captrig0_reg/C
                         clock pessimism              0.249    -0.296    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    ep60/captrig0_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/ep_trigger0_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.532%)  route 0.373ns (69.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y28          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.169 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.373     0.204    ep60/ok1[25]
    SLICE_X6Y32          FDCE                                         f  ep60/ep_trigger0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.856    -0.545    ep60/ep_clk
    SLICE_X6Y32          FDCE                                         r  ep60/ep_trigger0_reg[0]/C
                         clock pessimism              0.249    -0.296    
    SLICE_X6Y32          FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    ep60/ep_trigger0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.580ns  (logic 0.164ns (28.280%)  route 0.416ns (71.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( -0.574 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y28          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.169 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.416     0.247    ep60/ok1[25]
    SLICE_X9Y31          FDCE                                         f  ep60/eptrig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.827    -0.574    ep60/ep_clk
    SLICE_X9Y31          FDCE                                         r  ep60/eptrig_reg[0]/C
                         clock pessimism              0.249    -0.325    
    SLICE_X9Y31          FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    ep60/eptrig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[15]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.662ns  (logic 0.164ns (24.792%)  route 0.498ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y28          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.169 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.498     0.329    ep60/ok1[25]
    SLICE_X6Y33          FDCE                                         f  ep60/eptrig_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    -0.544    ep60/ep_clk
    SLICE_X6Y33          FDCE                                         r  ep60/eptrig_reg[15]/C
                         clock pessimism              0.249    -0.295    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067    -0.362    ep60/eptrig_reg[15]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.662ns  (logic 0.164ns (24.792%)  route 0.498ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y28          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.169 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.498     0.329    ep60/ok1[25]
    SLICE_X6Y33          FDCE                                         f  ep60/eptrig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    -0.544    ep60/ep_clk
    SLICE_X6Y33          FDCE                                         r  ep60/eptrig_reg[1]/C
                         clock pessimism              0.249    -0.295    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067    -0.362    ep60/eptrig_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/eptrig_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.662ns  (logic 0.164ns (24.792%)  route 0.498ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y28          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.169 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.498     0.329    ep60/ok1[25]
    SLICE_X6Y33          FDCE                                         f  ep60/eptrig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    -0.544    ep60/ep_clk
    SLICE_X6Y33          FDCE                                         r  ep60/eptrig_reg[7]/C
                         clock pessimism              0.249    -0.295    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067    -0.362    ep60/eptrig_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.706%)  route 0.628ns (79.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y28          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.169 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.628     0.459    ep60/ok1[25]
    SLICE_X5Y33          FDCE                                         f  ep60/trighold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    -0.544    ep60/ep_clk
    SLICE_X5Y33          FDCE                                         r  ep60/trighold_reg[0]/C
                         clock pessimism              0.249    -0.295    
    SLICE_X5Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.387    ep60/trighold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[12]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.706%)  route 0.628ns (79.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y28          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.169 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.628     0.459    ep60/ok1[25]
    SLICE_X5Y33          FDCE                                         f  ep60/trighold_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    -0.544    ep60/ep_clk
    SLICE_X5Y33          FDCE                                         r  ep60/trighold_reg[12]/C
                         clock pessimism              0.249    -0.295    
    SLICE_X5Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.387    ep60/trighold_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[15]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.706%)  route 0.628ns (79.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y28          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.169 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.628     0.459    ep60/ok1[25]
    SLICE_X5Y33          FDCE                                         f  ep60/trighold_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    -0.544    ep60/ep_clk
    SLICE_X5Y33          FDCE                                         r  ep60/trighold_reg[15]/C
                         clock pessimism              0.249    -0.295    
    SLICE_X5Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.387    ep60/trighold_reg[15]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            ep60/trighold_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.706%)  route 0.628ns (79.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.585    -0.333    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y28          FDRE                                         r  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.169 f  okHI/core0/core0/lfb4582b1e63cb7e0f6c3942f3d4e0ef2_reg/Q
                         net (fo=40, routed)          0.628     0.459    ep60/ok1[25]
    SLICE_X5Y33          FDCE                                         f  ep60/trighold_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.857    -0.544    ep60/ep_clk
    SLICE_X5Y33          FDCE                                         r  ep60/trighold_reg[1]/C
                         clock pessimism              0.249    -0.295    
    SLICE_X5Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.387    ep60/trighold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.846    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 1.247ns (19.650%)  route 5.097ns (80.350%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    W17                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.097     7.797 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          1.812     9.608    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.150     9.758 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.285    13.044    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y45          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.609    18.304    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 1.247ns (19.650%)  route 5.097ns (80.350%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( -1.647 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    W17                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.097     7.797 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          1.812     9.608    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.150     9.758 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.285    13.044    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y45          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.450    19.183    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]/C
                         clock pessimism              0.000    19.183    
                         clock uncertainty           -0.271    18.913    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.609    18.304    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[38]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 1.247ns (19.550%)  route 5.129ns (80.450%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( -1.589 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    W17                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.097     7.797 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          1.812     9.608    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.150     9.758 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.317    13.076    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X7Y52          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.508    19.241    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y52          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[38]/C
                         clock pessimism              0.000    19.241    
                         clock uncertainty           -0.271    18.970    
    SLICE_X7Y52          FDCE (Recov_fdce_C_CLR)     -0.609    18.361    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[38]
  -------------------------------------------------------------------
                         required time                         18.361    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[30]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.247ns (20.279%)  route 4.900ns (79.721%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( -1.656 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    W17                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.097     7.797 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          1.812     9.608    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.150     9.758 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.089    12.847    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y51          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.441    19.174    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y51          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[30]/C
                         clock pessimism              0.000    19.174    
                         clock uncertainty           -0.271    18.903    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.609    18.294    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[30]
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[31]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.247ns (20.279%)  route 4.900ns (79.721%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( -1.656 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    W17                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.097     7.797 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          1.812     9.608    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.150     9.758 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.089    12.847    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y51          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.441    19.174    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y51          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[31]/C
                         clock pessimism              0.000    19.174    
                         clock uncertainty           -0.271    18.903    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.609    18.294    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[31]
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[32]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.247ns (20.279%)  route 4.900ns (79.721%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( -1.656 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    W17                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.097     7.797 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          1.812     9.608    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.150     9.758 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.089    12.847    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y51          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.441    19.174    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y51          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[32]/C
                         clock pessimism              0.000    19.174    
                         clock uncertainty           -0.271    18.903    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.609    18.294    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[32]
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[40]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.247ns (20.279%)  route 4.900ns (79.721%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( -1.656 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    W17                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.097     7.797 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          1.812     9.608    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.150     9.758 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.089    12.847    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y51          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.441    19.174    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y51          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[40]/C
                         clock pessimism              0.000    19.174    
                         clock uncertainty           -0.271    18.903    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.609    18.294    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[40]
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[28]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.247ns (20.279%)  route 4.900ns (79.721%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( -1.656 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    W17                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.097     7.797 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          1.812     9.608    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.150     9.758 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.089    12.847    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y51          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.441    19.174    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y51          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[28]/C
                         clock pessimism              0.000    19.174    
                         clock uncertainty           -0.271    18.903    
    SLICE_X8Y51          FDCE (Recov_fdce_C_CLR)     -0.523    18.380    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[28]
  -------------------------------------------------------------------
                         required time                         18.380    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[29]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.247ns (20.279%)  route 4.900ns (79.721%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( -1.656 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    W17                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.097     7.797 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          1.812     9.608    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.150     9.758 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.089    12.847    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y51          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.441    19.174    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y51          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[29]/C
                         clock pessimism              0.000    19.174    
                         clock uncertainty           -0.271    18.903    
    SLICE_X8Y51          FDCE (Recov_fdce_C_CLR)     -0.523    18.380    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[29]
  -------------------------------------------------------------------
                         required time                         18.380    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.247ns (20.279%)  route 4.900ns (79.721%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( -1.656 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    W17                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         1.097     7.797 f  hi_in_IBUF[4]_inst/O
                         net (fo=15, routed)          1.812     9.608    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.150     9.758 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         3.089    12.847    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y51          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.441    19.174    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y51          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]/C
                         clock pessimism              0.000    19.174    
                         clock uncertainty           -0.271    18.903    
    SLICE_X8Y51          FDCE (Recov_fdce_C_CLR)     -0.523    18.380    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[48]
  -------------------------------------------------------------------
                         required time                         18.380    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  5.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.696ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.334ns  (logic 0.263ns (19.693%)  route 1.071ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          0.545    21.593    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045    21.638 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.526    22.164    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y40         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.835    20.264    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y40         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.000    20.264    
                         clock uncertainty            0.271    20.535    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.164    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.696ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.334ns  (logic 0.263ns (19.693%)  route 1.071ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          0.545    21.593    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045    21.638 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.526    22.164    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y40         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.835    20.264    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y40         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.000    20.264    
                         clock uncertainty            0.271    20.535    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.164    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.696ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.334ns  (logic 0.263ns (19.693%)  route 1.071ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          0.545    21.593    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045    21.638 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.526    22.164    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y40         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.835    20.264    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y40         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/C
                         clock pessimism              0.000    20.264    
                         clock uncertainty            0.271    20.535    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.164    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.696ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.334ns  (logic 0.263ns (19.693%)  route 1.071ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          0.545    21.593    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045    21.638 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.526    22.164    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y40         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.835    20.264    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y40         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/C
                         clock pessimism              0.000    20.264    
                         clock uncertainty            0.271    20.535    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.164    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.409ns  (logic 0.263ns (18.650%)  route 1.146ns (81.350%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          0.545    21.593    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045    21.638 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.601    22.239    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y41         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.835    20.264    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y41         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/C
                         clock pessimism              0.000    20.264    
                         clock uncertainty            0.271    20.535    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.067    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.239    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.409ns  (logic 0.263ns (18.650%)  route 1.146ns (81.350%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          0.545    21.593    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045    21.638 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.601    22.239    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y41         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.835    20.264    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y41         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/C
                         clock pessimism              0.000    20.264    
                         clock uncertainty            0.271    20.535    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.067    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.239    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.409ns  (logic 0.263ns (18.650%)  route 1.146ns (81.350%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          0.545    21.593    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045    21.638 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.601    22.239    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y41         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.835    20.264    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y41         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/C
                         clock pessimism              0.000    20.264    
                         clock uncertainty            0.271    20.535    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.067    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.239    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.409ns  (logic 0.263ns (18.650%)  route 1.146ns (81.350%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          0.545    21.593    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045    21.638 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.601    22.239    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y41         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.835    20.264    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y41         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/C
                         clock pessimism              0.000    20.264    
                         clock uncertainty            0.271    20.535    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.067    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.239    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.404ns  (logic 0.264ns (18.778%)  route 1.141ns (81.222%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( -0.536 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          0.545    21.593    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I2_O)        0.046    21.639 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=105, routed)         0.595    22.234    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y47          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.865    20.294    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y47          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[2]/C
                         clock pessimism              0.000    20.294    
                         clock uncertainty            0.271    20.565    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.133    20.432    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.432    
                         arrival time                          22.234    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.826ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.463ns  (logic 0.263ns (17.951%)  route 1.201ns (82.049%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=15, routed)          0.545    21.593    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045    21.638 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.656    22.293    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y42         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.835    20.264    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y42         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/C
                         clock pessimism              0.000    20.264    
                         clock uncertainty            0.271    20.535    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.067    20.468    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]
  -------------------------------------------------------------------
                         required time                        -20.468    
                         arrival time                          22.293    
  -------------------------------------------------------------------
                         slack                                  1.826    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_2fs_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_2fs_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_2fs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 0.900ns (33.371%)  route 1.797ns (66.629%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    L3                                                0.000    12.500 f  clk_in (IN)
                         net (fo=0)                   0.000    12.500    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441    12.941 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.422    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    10.788 f  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    11.334    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.363 f  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.251    12.614    clk_2fs_OBUF
    J6                   OBUF (Prop_obuf_I_O)         0.871    13.485 f  clk_2fs_OBUF_inst/O
                         net (fo=0)                   0.000    13.485    clk_2fs
    J6                                                                f  clk_2fs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 2.700ns (43.950%)  route 3.444ns (56.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.552    -2.805    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.349 r  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           3.444     1.095    led_OBUF[0]
    N13                  OBUF (Prop_obuf_I_O)         2.244     3.339 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.339    led[0]
    N13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.748ns  (logic 2.760ns (48.017%)  route 2.988ns (51.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.359    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -6.109 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.453    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.357 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.557    -2.800    U_fsm/CLK
    SLICE_X12Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.518    -2.282 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           2.988     0.706    led_OBUF[1]
    N14                  OBUF (Prop_obuf_I_O)         2.242     2.948 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.948    led[1]
    N14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_2fs_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_2fs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 0.769ns (38.207%)  route 1.243ns (61.793%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.742    -0.380    clk_2fs_OBUF
    J6                   OBUF (Prop_obuf_I_O)         0.743     0.363 r  clk_2fs_OBUF_inst/O
                         net (fo=0)                   0.000     0.363    clk_2fs
    J6                                                                r  clk_2fs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 0.919ns (48.467%)  route 0.977ns (51.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.558    -0.565    U_fsm/CLK
    SLICE_X12Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  U_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.977     0.576    led_OBUF[1]
    N14                  OBUF (Prop_obuf_I_O)         0.755     1.331 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.331    led[1]
    N14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 0.898ns (42.467%)  route 1.217ns (57.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.554    -0.569    U_fsm/CLK
    SLICE_X35Y28         FDCE                                         r  U_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  U_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           1.217     0.789    led_OBUF[0]
    N13                  OBUF (Prop_obuf_I_O)         0.757     1.546 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.546    led[0]
    N13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fs_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_fs_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_fs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 0.935ns (34.250%)  route 1.796ns (65.750%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.548ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fs_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441    25.441 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.922    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    23.288 f  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    23.834    CLK/inst/clk_fs_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.863 f  CLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.250    25.113    clk_fs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         0.906    26.020 f  clk_fs_OBUF_inst/O
                         net (fo=0)                   0.000    26.020    clk_fs
    G2                                                                f  clk_fs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_fs_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_fs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 0.804ns (39.287%)  route 1.242ns (60.713%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.548ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.649 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.148    CLK/inst/clk_fs_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.122 r  CLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.741    -0.381    clk_fs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         0.778     0.397 r  clk_fs_OBUF_inst/O
                         net (fo=0)                   0.000     0.397    clk_fs
    G2                                                                r  clk_fs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441    25.441 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.922    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634    23.288 f  CLK/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    23.834    CLK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.863 f  CLK/inst/clkf_buf/O
                         net (fo=1, routed)           0.818    24.680    CLK/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  CLK/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -2.398    CLK/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  CLK/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_aa
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.589ns  (logic 2.819ns (61.425%)  route 1.770ns (38.575%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.637    -0.966    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y41          FDRE                                         r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/Q
                         net (fo=2, routed)           1.770     1.261    okHI/tbuf/T
    V22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.624 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.624    hi_aa
    V22                                                               r  hi_aa (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.444ns  (logic 0.518ns (35.884%)  route 0.926ns (64.116%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.569    -1.034    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y46         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.516 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.926     0.410    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.132ns  (logic 0.518ns (45.758%)  route 0.614ns (54.242%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.569    -1.034    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y45         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.516 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.614     0.098    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.962ns  (logic 0.418ns (43.449%)  route 0.544ns (56.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.450    -1.647    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y45         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.418    -1.229 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.544    -0.685    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.222ns  (logic 0.418ns (34.219%)  route 0.804ns (65.781%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.450    -1.647    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y46         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.418    -1.229 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.804    -0.425    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_aa
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.247ns  (logic 0.591ns (47.382%)  route 0.656ns (52.618%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.594    -0.324    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y41          FDRE                                         r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.183 f  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/Q
                         net (fo=2, routed)           0.656     0.473    okHI/tbuf/T
    V22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.450     0.924 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.924    hi_aa
    V22                                                               r  hi_aa (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                     10.415    10.415 f  
    Y18                                               0.000    10.415 f  hi_in[0] (IN)
                         net (fo=0)                   0.000    10.415    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    10.857 f  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    11.337    okHI/hi_in0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     8.191 f  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.534     8.725    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.754 f  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.816     9.570    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.186    okHI/hi_in0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -5.035 r  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.448    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.357 r  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.455    -1.902    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_2fs_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_in[2]
                            (input port)
  Destination:            counter_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 1.087ns (26.605%)  route 2.998ns (73.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  counter_in[2] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         1.087     1.087 r  counter_in_IBUF[2]_inst/O
                         net (fo=1, routed)           2.998     4.085    counter_in_IBUF[2]
    SLICE_X43Y15         FDRE                                         r  counter_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.444    -2.420    clk_2fs_OBUF
    SLICE_X43Y15         FDRE                                         r  counter_buff_reg[2]/C

Slack:                    inf
  Source:                 counter_in[3]
                            (input port)
  Destination:            counter_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.280ns  (logic 1.099ns (33.513%)  route 2.181ns (66.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  counter_in[3] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         1.099     1.099 r  counter_in_IBUF[3]_inst/O
                         net (fo=1, routed)           2.181     3.280    counter_in_IBUF[3]
    SLICE_X45Y42         FDRE                                         r  counter_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.450    -2.414    clk_2fs_OBUF
    SLICE_X45Y42         FDRE                                         r  counter_buff_reg[3]/C

Slack:                    inf
  Source:                 counter_in[4]
                            (input port)
  Destination:            counter_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.124ns  (logic 1.088ns (34.833%)  route 2.036ns (65.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  counter_in[4] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         1.088     1.088 r  counter_in_IBUF[4]_inst/O
                         net (fo=1, routed)           2.036     3.124    counter_in_IBUF[4]
    SLICE_X64Y5          FDRE                                         r  counter_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.522    -2.342    clk_2fs_OBUF
    SLICE_X64Y5          FDRE                                         r  counter_buff_reg[4]/C

Slack:                    inf
  Source:                 counter_in[0]
                            (input port)
  Destination:            counter_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.013ns  (logic 1.086ns (36.027%)  route 1.928ns (63.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  counter_in[0] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         1.086     1.086 r  counter_in_IBUF[0]_inst/O
                         net (fo=1, routed)           1.928     3.013    counter_in_IBUF[0]
    SLICE_X64Y25         FDRE                                         r  counter_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.505    -2.359    clk_2fs_OBUF
    SLICE_X64Y25         FDRE                                         r  counter_buff_reg[0]/C

Slack:                    inf
  Source:                 counter_in[5]
                            (input port)
  Destination:            counter_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.948ns  (logic 1.096ns (37.177%)  route 1.852ns (62.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  counter_in[5] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         1.096     1.096 r  counter_in_IBUF[5]_inst/O
                         net (fo=1, routed)           1.852     2.948    counter_in_IBUF[5]
    SLICE_X47Y61         FDRE                                         r  counter_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.432    -2.432    clk_2fs_OBUF
    SLICE_X47Y61         FDRE                                         r  counter_buff_reg[5]/C

Slack:                    inf
  Source:                 counter_in[1]
                            (input port)
  Destination:            counter_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.871ns  (logic 1.113ns (59.499%)  route 0.758ns (40.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.384ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  counter_in[1] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.113     1.113 r  counter_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.758     1.871    counter_in_IBUF[1]
    SLICE_X64Y59         FDRE                                         r  counter_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         1.024     1.024 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.205    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -5.531 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.955    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.864 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        1.504    -2.360    clk_2fs_OBUF
    SLICE_X64Y59         FDRE                                         r  counter_buff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_in[1]
                            (input port)
  Destination:            counter_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.237ns (44.465%)  route 0.296ns (55.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  counter_in[1] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  counter_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.296     0.532    counter_in_IBUF[1]
    SLICE_X64Y59         FDRE                                         r  counter_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.860    -0.277    clk_2fs_OBUF
    SLICE_X64Y59         FDRE                                         r  counter_buff_reg[1]/C

Slack:                    inf
  Source:                 counter_in[0]
                            (input port)
  Destination:            counter_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.209ns (21.026%)  route 0.787ns (78.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  counter_in[0] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  counter_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.787     0.996    counter_in_IBUF[0]
    SLICE_X64Y25         FDRE                                         r  counter_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.852    -0.286    clk_2fs_OBUF
    SLICE_X64Y25         FDRE                                         r  counter_buff_reg[0]/C

Slack:                    inf
  Source:                 counter_in[4]
                            (input port)
  Destination:            counter_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.212ns (20.980%)  route 0.799ns (79.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  counter_in[4] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  counter_in_IBUF[4]_inst/O
                         net (fo=1, routed)           0.799     1.011    counter_in_IBUF[4]
    SLICE_X64Y5          FDRE                                         r  counter_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.868    -0.270    clk_2fs_OBUF
    SLICE_X64Y5          FDRE                                         r  counter_buff_reg[4]/C

Slack:                    inf
  Source:                 counter_in[5]
                            (input port)
  Destination:            counter_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.220ns (20.763%)  route 0.839ns (79.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  counter_in[5] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  counter_in_IBUF[5]_inst/O
                         net (fo=1, routed)           0.839     1.059    counter_in_IBUF[5]
    SLICE_X47Y61         FDRE                                         r  counter_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.828    -0.310    clk_2fs_OBUF
    SLICE_X47Y61         FDRE                                         r  counter_buff_reg[5]/C

Slack:                    inf
  Source:                 counter_in[3]
                            (input port)
  Destination:            counter_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.223ns (18.751%)  route 0.966ns (81.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  counter_in[3] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  counter_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.966     1.188    counter_in_IBUF[3]
    SLICE_X45Y42         FDRE                                         r  counter_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.835    -0.303    clk_2fs_OBUF
    SLICE_X45Y42         FDRE                                         r  counter_buff_reg[3]/C

Slack:                    inf
  Source:                 counter_in[2]
                            (input port)
  Destination:            counter_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2fs_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.560ns  (logic 0.211ns (13.494%)  route 1.350ns (86.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  counter_in[2] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  counter_in_IBUF[2]_inst/O
                         net (fo=1, routed)           1.350     1.560    counter_in_IBUF[2]
    SLICE_X43Y15         FDRE                                         r  counter_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2fs_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    L3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.922    CLK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.712 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.166    CLK/inst/clk_2fs_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.137 r  CLK/inst/clkout2_buf/O
                         net (fo=6019, routed)        0.829    -0.309    clk_2fs_OBUF
    SLICE_X43Y15         FDRE                                         r  counter_buff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.353ns  (logic 3.214ns (73.833%)  route 1.139ns (26.167%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.214 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.139     4.353    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X9Y45          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.450    -1.647    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 hi_aa
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.021ns  (logic 1.120ns (55.422%)  route 0.901ns (44.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( -1.579 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  hi_aa (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    V22                  IBUF (Prop_ibuf_I_O)         1.120     1.120 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.901     2.021    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X0Y42          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         1.518    -1.579    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y42          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hi_aa
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.244ns (40.767%)  route 0.354ns (59.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( -0.536 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  hi_aa (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    V22                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.354     0.597    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X0Y42          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.865    -0.536    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y42          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.345ns  (logic 1.862ns (79.400%)  route 0.483ns (20.600%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           0.483     2.345    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X9Y45          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=659, routed)         0.836    -0.565    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C





