library ieee;
use ieee.std_logic_1164.all;

entity chenillard_V2 is
    port (
        i_clk : in std_logic;
        i_rst_n : in std_logic;
        o_leds : out std_logic_vector(9 downto 0)
    );
end entity chenillard_V2;

architecture rtl of chenillard_V2 is
	 signal r_state : natural := 0;
	 signal s_leds : std_logic_vector(9 downto 0);
	 
begin
	s_leds <= s_leds(9 downto 1) 
								 
    process(i_clk, i_rst_n)
	 variable counter : natural range 0 to 5000000 := 0;
    begin
        if (i_rst_n = '0') then
				counter := 0;
				r_state <= 0;
        elsif (rising_edge(i_clk)) then
            if (counter = 5000000) then
					counter := 0;
					r_state <= r_state + 1;
					
					if (r_state = 10) then
						r_state <= 0;
					end if;
				else
					counter := counter + 1;
				end if;
        end if;
    end process;
    o_leds <= r_leds;
end architecture rtl;