$date
	Tue Oct 08 09:00:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_tb $end
$var wire 32 ! pc [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pcNext [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 $ pcNext [31:0] $end
$var reg 32 % pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
b0 #
0"
bx !
$end
#50000
b0 !
b0 %
1"
#100000
0"
#150000
1"
#200000
0"
#250000
1"
#300000
0"
#350000
1"
#400000
0"
#450000
1"
#500000
0"
#550000
1"
#600000
0"
#650000
1"
#700000
0"
#750000
1"
#800000
0"
#850000
1"
#900000
0"
#950000
1"
#1000000
0"
b100 #
b100 $
#1050000
b100 !
b100 %
1"
#1100000
0"
#1150000
1"
#1200000
0"
#1250000
1"
#1300000
0"
#1350000
1"
#1400000
0"
#1450000
1"
#1500000
0"
#1550000
1"
#1600000
0"
#1650000
1"
#1700000
0"
#1750000
1"
#1800000
0"
#1850000
1"
#1900000
0"
#1950000
1"
#2000000
0"
b1000 #
b1000 $
#2050000
b1000 !
b1000 %
1"
#2100000
0"
#2150000
1"
#2200000
0"
#2250000
1"
#2300000
0"
#2350000
1"
#2400000
0"
#2450000
1"
#2500000
0"
#2550000
1"
#2600000
0"
#2650000
1"
#2700000
0"
#2750000
1"
#2800000
0"
#2850000
1"
#2900000
0"
#2950000
1"
#3000000
0"
#3050000
1"
#3100000
0"
#3150000
1"
#3200000
0"
#3250000
1"
#3300000
0"
#3350000
1"
#3400000
0"
#3450000
1"
#3500000
0"
#3550000
1"
#3600000
0"
#3650000
1"
#3700000
0"
#3750000
1"
#3800000
0"
#3850000
1"
#3900000
0"
#3950000
1"
#4000000
0"
