`include "defines.v"

module ROM(

	input wire clk_i,
	input wire rst_i,
	
	input wire       romEnable_i,
	input wire       romWriteEnable_i,
	input wire[31:0] romData_i,
	input wire[31:0] romAddr_i,
	input wire[3:0]  romSel_i,
	output reg[31:0] romData_o,
	output reg       romRdy_o,

    output reg[22:0] flashAddr_o,      //Flashé¦æ¿æ½ƒé”›?0æµ å‘­æ¹?8bitå¦¯â?³ç´¡éˆå¤‹æ™¥é”›?16bitå¦¯â?³ç´¡éƒçŠ³å‰°æ¶”?
    inout  wire[15:0] flashData,      //Flashéç‰ˆåµ?
    output wire flashRP_o,         //Flashæ¾¶å¶„ç¶…æ·‡â€³å½¿é”›å±¼ç¶†éˆå¤‹æ™¥
    output wire flashVpen_o,         //Flashéæ¬ç¹šé¶ã‚„ä¿Šé™å‡¤ç´æµ£åº£æ•¸éªè™«æ¤‚æ¶“å¶ˆå…˜é¿ï¹‚æ«éŠ†ä½ºå„³é??
    output reg  flashCE_o,         //Flashé—å›¬ç¹…æ·‡â€³å½¿é”›å±¼ç¶†éˆå¤‹æš±
    output reg  flashOE_o,         //Flashç’‡è®³å¨‡é‘³æˆ’ä¿Šé™å‡¤ç´æµ£åº¢æ¹é??
    output wire flashWE_o,         //Flashéæ¬å¨‡é‘³æˆ’ä¿Šé™å‡¤ç´æµ£åº¢æ¹é??
    output wire flashByte_o       //Flash 8bitå¦¯â?³ç´¡é–«å¤‹å«¨é”›å±¼ç¶†éˆå¤‹æ™¥éŠ†å‚šæ¹ªæµ£è·¨æ•¤flashé??16æµ£å¶†Äå¯®å¿”æ¤‚ç’‡ç–¯î†•æ¶??1
	
);

    reg[3:0] waitState;


    assign flashWE_o = 1'b1;
    assign flashRP_o = 1'b1;
	assign flashVpen_o = 1'b0;
	assign flashByte_o = 1'b1;

    always @(posedge clk_i) begin
        if(rst_i == 1'b1 ) begin
            waitState <= 4'h0;
            romData_o <= `ZeroWord;
			romRdy_o <= 1'b0;
			flashOE_o <= 1'b1;
			flashCE_o <= 1'b1;
        end else if(romEnable_i == 1'b0) begin
            waitState <= 4'h0;
            romData_o <= `ZeroWord;
			romRdy_o <= 1'b0;
			flashOE_o <= 1'b1;
			flashCE_o <= 1'b1;
        end else if(waitState == 4'h0) begin
			waitState <= waitState + 4'h1;
			flashAddr_o <= {romAddr_i[22:2],2'b00};
        end else begin
            waitState <= waitState + 4'h1;
            if(waitState == 4'h1) begin
			    flashCE_o <= 1'b0;
            end
            if(waitState == 4'h2) begin
                flashOE_o <= 1'b0;
            end
			if(waitState == 4'h5) begin
				romData_o[15:0] <= flashData;
				flashAddr_o <= {romAddr_i[22:2],2'b10};
			end else if(waitState == 4'h8) begin
				romData_o[31:16] <= flashData;  
				flashCE_o <= 1'b1;
				romRdy_o <= 1'b1;
			end else if(waitState == 4'h9) begin
				romRdy_o <= 1'b0;
				waitState <= 4'h0;
				flashOE_o <= 1'b1;
            end
        end
    end
endmodule