<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 2023.2.0.10</text>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)</text>
<text>Date: Fri Oct 25 14:14:11 2024
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Filterwheel</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>BEST,WORST</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>CLK0_PAD</cell>
 <cell>19.608</cell>
 <cell>51.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain CLK0_PAD</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:CLK</cell>
 <cell>Main_0/RegisterSpace/DataOut[14]:D</cell>
 <cell>11.490</cell>
 <cell></cell>
 <cell>13.122</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>11.825</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/GenRamAddrBus.5.IBUF_RamAddr_i/O:CLK</cell>
 <cell>Main_0/RegisterSpace/DataOut[14]:D</cell>
 <cell>11.217</cell>
 <cell></cell>
 <cell>12.841</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>11.544</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:CLK</cell>
 <cell>Main_0/RegisterSpace/DataOut[9]:D</cell>
 <cell>10.936</cell>
 <cell></cell>
 <cell>12.568</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>11.273</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:CLK</cell>
 <cell>Main_0/RegisterSpace/DataOut[11]:D</cell>
 <cell>10.808</cell>
 <cell></cell>
 <cell>12.440</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>11.134</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/GenRamAddrBus.2.IBUF_RamAddr_i/O:CLK</cell>
 <cell>Main_0/RegisterSpace/DataOut[12]:D</cell>
 <cell>10.745</cell>
 <cell></cell>
 <cell>12.402</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>11.082</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RegisterSpace/DataOut[14]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.122</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>0.234</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>0.431</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB12:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>0.769</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB12:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.066</cell>
 <cell>102</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB12_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.566</cell>
 <cell>1.632</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>1.761</cell>
 <cell>62</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/un124_readreq_4:B</cell>
 <cell>net</cell>
 <cell>Main_0/RamBusAddress_i[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.875</cell>
 <cell>3.636</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/un124_readreq_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>3.754</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/un130_readreq:C</cell>
 <cell>net</cell>
 <cell>Main_0/RegisterSpace/N_866_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.578</cell>
 <cell>6.332</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/un130_readreq:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>6.532</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut_RNO_22[14]:C</cell>
 <cell>net</cell>
 <cell>Main_0/RegisterSpace/un130_readreq_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.367</cell>
 <cell>8.899</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut_RNO_22[14]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.170</cell>
 <cell>9.069</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut_RNO_5[14]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RegisterSpace/un1_m3_0_a2_a_a_0_21</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.330</cell>
 <cell>10.399</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut_RNO_5[14]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>10.648</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut_RNO_0[14]:C</cell>
 <cell>net</cell>
 <cell>Main_0/RegisterSpace/un1_m3_0_a2_a_a_0_57</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.859</cell>
 <cell>11.507</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut_RNO_0[14]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>11.849</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut_RNO[14]:A</cell>
 <cell>net</cell>
 <cell>Main_0/RegisterSpace/un1_N_5_mux_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.009</cell>
 <cell>12.858</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut_RNO[14]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.175</cell>
 <cell>13.033</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut[14]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RegisterSpace/un1_N_5_mux_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>13.122</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.122</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB11:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB11:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>N/C</cell>
 <cell>68</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut[14]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB11_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.532</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/DataOut[14]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>PosSenseBit2A</cell>
 <cell>Main_0/PosDet6AOnStep[14]:EN</cell>
 <cell>10.317</cell>
 <cell></cell>
 <cell>10.317</cell>
 <cell></cell>
 <cell>0.302</cell>
 <cell>9.023</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>PosSenseBit2A</cell>
 <cell>Main_0/PosDet6AOnStep[13]:EN</cell>
 <cell>10.317</cell>
 <cell></cell>
 <cell>10.317</cell>
 <cell></cell>
 <cell>0.302</cell>
 <cell>9.023</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>PosSenseBit2A</cell>
 <cell>Main_0/PosDet6AOnStep[8]:EN</cell>
 <cell>10.317</cell>
 <cell></cell>
 <cell>10.317</cell>
 <cell></cell>
 <cell>0.302</cell>
 <cell>9.014</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>PosSenseBit1A</cell>
 <cell>Main_0/PosDet6AOnStep[14]:EN</cell>
 <cell>10.160</cell>
 <cell></cell>
 <cell>10.160</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>8.930</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>PosSenseBit1A</cell>
 <cell>Main_0/PosDet6AOnStep[13]:EN</cell>
 <cell>10.160</cell>
 <cell></cell>
 <cell>10.160</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>8.930</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: PosSenseBit2A</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/PosDet6AOnStep[14]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.317</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PosSenseBit2A</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PosSenseBit2A_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>PosSenseBit2A</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PosSenseBit2A_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.415</cell>
 <cell>1.415</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PosSenseBit2A_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>PosSenseBit2A_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.013</cell>
 <cell>1.402</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PosSenseBit2A_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>1.485</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/un41_motorstepedge_NE_0:A</cell>
 <cell>net</cell>
 <cell>PosSenseBit2A_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.497</cell>
 <cell>3.982</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/un41_motorstepedge_NE_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.379</cell>
 <cell>4.361</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/un41_motorstepedge_NE:B</cell>
 <cell>net</cell>
 <cell>Main_0/un41_motorstepedge_NE_0_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>4.638</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/un41_motorstepedge_NE:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>4.878</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/StepperMotor/StepperMotor/LastPosSenseHomeA_0_sqmuxa_i_o3_RNIJUD91_0:C</cell>
 <cell>net</cell>
 <cell>Main_0/un41_motorstepedge_NE_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.200</cell>
 <cell>6.078</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/StepperMotor/StepperMotor/LastPosSenseHomeA_0_sqmuxa_i_o3_RNIJUD91_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>6.166</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/StepperMotor/StepperMotor/LastPosSenseHomeA_0_sqmuxa_i_o3_RNI5VNA2_5:D</cell>
 <cell>net</cell>
 <cell>Main_0/StepperMotor/StepperMotor/N_1946</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.932</cell>
 <cell>7.098</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/StepperMotor/StepperMotor/LastPosSenseHomeA_0_sqmuxa_i_o3_RNI5VNA2_5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>7.186</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/PosDet6AOnStep[14]:EN</cell>
 <cell>net</cell>
 <cell>Main_0/un1_MasterReset_70_or</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.131</cell>
 <cell>10.317</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.317</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.332</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>N/C</cell>
 <cell>99</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/PosDet6AOnStep[14]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.558</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/PosDet6AOnStep[14]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.302</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/StepperMotor/StepperMotor/MotorBMinus_i:CLK</cell>
 <cell>MotorDriveBMinusPrime</cell>
 <cell>8.563</cell>
 <cell></cell>
 <cell>10.214</cell>
 <cell></cell>
 <cell>10.214</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/StepperMotor/InTransit:CLK</cell>
 <cell>MotorDriveBMinusPrime</cell>
 <cell>8.535</cell>
 <cell></cell>
 <cell>10.186</cell>
 <cell></cell>
 <cell>10.186</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/StepperMotor/StepperMotor/MotorBMinus_i:CLK</cell>
 <cell>MotorDriveBMinus</cell>
 <cell>8.117</cell>
 <cell></cell>
 <cell>9.768</cell>
 <cell></cell>
 <cell>9.768</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/StepperMotor/InTransit:CLK</cell>
 <cell>MotorDriveBMinus</cell>
 <cell>8.089</cell>
 <cell></cell>
 <cell>9.740</cell>
 <cell></cell>
 <cell>9.740</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/ShootThruIxnaeOneShotAPlus/shot_i:CLK</cell>
 <cell>MotorDriveAPlus</cell>
 <cell>7.651</cell>
 <cell></cell>
 <cell>9.312</cell>
 <cell></cell>
 <cell>9.312</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/StepperMotor/StepperMotor/MotorBMinus_i:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MotorDriveBMinusPrime</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.214</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>0.234</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>0.431</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB13:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.340</cell>
 <cell>0.771</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB13:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>1.069</cell>
 <cell>89</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/StepperMotor/StepperMotor/MotorBMinus_i:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB13_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.582</cell>
 <cell>1.651</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/StepperMotor/StepperMotor/MotorBMinus_i:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>1.780</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/StepperMotor/MotorBMinus:B</cell>
 <cell>net</cell>
 <cell>Main_0/StepperMotor/MotorBMinus_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.519</cell>
 <cell>2.299</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/StepperMotor/MotorBMinus:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>2.402</cell>
 <cell>20</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/un3_motordrivebminus:C</cell>
 <cell>net</cell>
 <cell>Main_0/MotorBMinus</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.528</cell>
 <cell>3.930</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/un3_motordrivebminus:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>4.179</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MotorDriveBMinusPrime_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>MotorDriveBMinus_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.590</cell>
 <cell>6.769</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MotorDriveBMinusPrime_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>7.161</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MotorDriveBMinusPrime_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>MotorDriveBMinusPrime_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.139</cell>
 <cell>7.300</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MotorDriveBMinusPrime_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.914</cell>
 <cell>10.214</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MotorDriveBMinusPrime</cell>
 <cell>net</cell>
 <cell>MotorDriveBMinusPrime</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.214</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.214</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MotorDriveBMinusPrime</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart0BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart0TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart1BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart1TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart2BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart2TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart3BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart3TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/UartGpsRxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/UartGpsTxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/UartUsbRxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/UartUsbTxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/BootupReset/shot_i:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[8]:ALn</cell>
 <cell>6.358</cell>
 <cell></cell>
 <cell>7.988</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>6.785</cell>
 <cell>0.008</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/BootupReset/shot_i:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[6]:ALn</cell>
 <cell>6.358</cell>
 <cell></cell>
 <cell>7.988</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>6.785</cell>
 <cell>0.008</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/BootupReset/shot_i:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[4]:ALn</cell>
 <cell>6.358</cell>
 <cell></cell>
 <cell>7.988</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>6.785</cell>
 <cell>0.008</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/BootupReset/shot_i:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[10]:ALn</cell>
 <cell>6.358</cell>
 <cell></cell>
 <cell>7.988</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>6.785</cell>
 <cell>0.008</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/BootupReset/shot_i:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[5]:ALn</cell>
 <cell>6.358</cell>
 <cell></cell>
 <cell>7.988</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>6.772</cell>
 <cell>-0.005</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/BootupReset/shot_i:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[8]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.988</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>0.234</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>0.431</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.329</cell>
 <cell>0.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.057</cell>
 <cell>93</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/BootupReset/shot_i:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.573</cell>
 <cell>1.630</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/BootupReset/shot_i:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>1.759</cell>
 <cell>40</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsFifoReset_i:A</cell>
 <cell>net</cell>
 <cell>Main_0/shot_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.275</cell>
 <cell>4.034</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsFifoReset_i:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>4.229</cell>
 <cell>109</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[8]:ALn</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsFifoReset_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.759</cell>
 <cell>7.988</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.988</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.341</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>N/C</cell>
 <cell>29</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[8]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.552</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[8]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.419</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY</cell>
 <cell>6.684</cell>
 <cell></cell>
 <cell>8.744</cell>
 <cell></cell>
 <cell>1.506</cell>
 <cell>8.190</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[4]</cell>
 <cell>6.816</cell>
 <cell></cell>
 <cell>8.876</cell>
 <cell></cell>
 <cell>0.448</cell>
 <cell>7.264</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[0]</cell>
 <cell>6.775</cell>
 <cell></cell>
 <cell>8.835</cell>
 <cell></cell>
 <cell>0.355</cell>
 <cell>7.130</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[11]</cell>
 <cell>6.682</cell>
 <cell></cell>
 <cell>8.742</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>6.980</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[10]</cell>
 <cell>6.676</cell>
 <cell></cell>
 <cell>8.736</cell>
 <cell></cell>
 <cell>0.212</cell>
 <cell>6.888</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.744</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>0.241</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>0.438</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.363</cell>
 <cell>0.801</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.098</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.457</cell>
 <cell>1.555</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>1.803</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.257</cell>
 <cell>2.060</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[15]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>+</cell>
 <cell>1.521</cell>
 <cell>3.581</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CoreAPB3_0/iPSELS_1_0[0]:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/AMBA_SLAVE_0_PADDRS_net_0_Z[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.932</cell>
 <cell>4.513</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CoreAPB3_0/iPSELS_1_0[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>4.631</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CoreAPB3_0/iPSELS[0]:B</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CoreAPB3_0/iPSELS_1[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.276</cell>
 <cell>4.907</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CoreAPB3_0/iPSELS[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>5.147</cell>
 <cell>34</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/WriteAck_RNINCNP:C</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.473</cell>
 <cell>6.620</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RegisterSpace/WriteAck_RNINCNP:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.268</cell>
 <cell>6.888</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A</cell>
 <cell>net</cell>
 <cell>Main_0_RamBusAck_i_m_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.302</cell>
 <cell>8.190</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.236</cell>
 <cell>8.426</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/F_HM0_READY_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.318</cell>
 <cell>8.744</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.744</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.363</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.457</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.257</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>-</cell>
 <cell>1.506</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:CLK</cell>
 <cell>INIT_DONE</cell>
 <cell>6.565</cell>
 <cell></cell>
 <cell>8.214</cell>
 <cell></cell>
 <cell>8.214</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: INIT_DONE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.214</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>0.241</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>0.438</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.359</cell>
 <cell>0.797</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.094</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.555</cell>
 <cell>1.649</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>1.752</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>INIT_DONE_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>INIT_DONE_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.002</cell>
 <cell>3.754</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>INIT_DONE_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>3.974</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>INIT_DONE_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>INIT_DONE_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.767</cell>
 <cell>4.741</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>INIT_DONE_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>3.473</cell>
 <cell>8.214</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>INIT_DONE</cell>
 <cell>net</cell>
 <cell>INIT_DONE</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.214</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.214</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>INIT_DONE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</name>
<text>No Path</text>
</section>
<section>
<name>SET Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT to Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:D</cell>
 <cell>0.733</cell>
 <cell></cell>
 <cell>5.898</cell>
 <cell></cell>
 <cell>0.302</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif2_core:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif2_core_q1:D</cell>
 <cell>0.720</cell>
 <cell></cell>
 <cell>5.885</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled_q1:D</cell>
 <cell>0.556</cell>
 <cell></cell>
 <cell>4.867</cell>
 <cell></cell>
 <cell>0.302</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core_q1:D</cell>
 <cell>0.575</cell>
 <cell></cell>
 <cell>4.483</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_q1:D</cell>
 <cell>0.561</cell>
 <cell></cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.898</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.055</cell>
 <cell>2.055</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>2.236</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.929</cell>
 <cell>5.165</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.109</cell>
 <cell>5.274</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:D</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.624</cell>
 <cell>5.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.898</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.355</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>N/C</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.540</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.302</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_clk_base:ALn</cell>
 <cell>2.196</cell>
 <cell></cell>
 <cell>3.841</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>2.628</cell>
 <cell>0.013</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:ALn</cell>
 <cell>2.196</cell>
 <cell></cell>
 <cell>3.841</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>2.628</cell>
 <cell>0.013</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_state[6]:ALn</cell>
 <cell>2.196</cell>
 <cell></cell>
 <cell>3.841</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>2.617</cell>
 <cell>0.002</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_q1:ALn</cell>
 <cell>2.196</cell>
 <cell></cell>
 <cell>3.841</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>2.617</cell>
 <cell>0.002</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/CONFIG1_DONE_q1:ALn</cell>
 <cell>2.195</cell>
 <cell></cell>
 <cell>3.840</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>2.616</cell>
 <cell>0.002</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_clk_base:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.841</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>0.241</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>0.438</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>0.796</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.093</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.552</cell>
 <cell>1.645</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>1.748</cell>
 <cell>20</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_clk_base:ALn</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.093</cell>
 <cell>3.841</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.841</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.359</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_clk_base:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.538</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_clk_base:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.419</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:D</cell>
 <cell>0.713</cell>
 <cell></cell>
 <cell>4.423</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>1.058</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:D</cell>
 <cell>0.574</cell>
 <cell></cell>
 <cell>4.296</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>0.931</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D</cell>
 <cell>0.571</cell>
 <cell></cell>
 <cell>4.293</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>0.917</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:D</cell>
 <cell>0.552</cell>
 <cell></cell>
 <cell>4.273</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>0.908</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc:D</cell>
 <cell>0.572</cell>
 <cell></cell>
 <cell>4.282</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>0.907</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.423</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.055</cell>
 <cell>2.055</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>2.236</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.474</cell>
 <cell>3.710</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>3.813</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:D</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>4.423</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.423</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.055</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>N/C</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.430</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 to Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:ALn</cell>
 <cell>1.154</cell>
 <cell></cell>
 <cell>4.864</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>1.679</cell>
 <cell>0.106</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core:ALn</cell>
 <cell>0.938</cell>
 <cell></cell>
 <cell>4.659</cell>
 <cell></cell>
 <cell>0.419</cell>
 <cell>1.220</cell>
 <cell>-0.137</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled:ALn</cell>
 <cell>0.931</cell>
 <cell></cell>
 <cell>4.653</cell>
 <cell></cell>
 <cell>0.421</cell>
 <cell>0.825</cell>
 <cell>-0.527</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif2_core:ALn</cell>
 <cell>0.653</cell>
 <cell></cell>
 <cell>2.783</cell>
 <cell></cell>
 <cell>0.327</cell>
 <cell>0.195</cell>
 <cell>-0.785</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:ALn</cell>
 <cell>0.537</cell>
 <cell></cell>
 <cell>2.667</cell>
 <cell></cell>
 <cell>0.327</cell>
 <cell>0.079</cell>
 <cell>-0.785</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.864</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.055</cell>
 <cell>2.055</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>2.236</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.474</cell>
 <cell>3.710</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>3.813</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:ALn</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.051</cell>
 <cell>4.864</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.864</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.055</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>N/C</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.368</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.419</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart0BitClockDiv/clko_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</cell>
 <cell>5.274</cell>
 <cell></cell>
 <cell>8.386</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.692</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos[2]:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</cell>
 <cell>5.094</cell>
 <cell></cell>
 <cell>8.193</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.499</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[0]:EN</cell>
 <cell>5.109</cell>
 <cell></cell>
 <cell>8.221</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.488</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[4]:EN</cell>
 <cell>5.078</cell>
 <cell></cell>
 <cell>8.190</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.467</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[6]:EN</cell>
 <cell>5.051</cell>
 <cell></cell>
 <cell>8.163</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.445</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.386</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.601</cell>
 <cell>1.601</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>1.863</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.367</cell>
 <cell>2.230</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>2.528</cell>
 <cell>19</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.584</cell>
 <cell>3.112</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>3.241</cell>
 <cell>12</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RxProc.un3_enable:C</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos_Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.893</cell>
 <cell>4.134</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RxProc.un3_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>4.508</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RxProc.un21_enable:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos_1_sqmuxa</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.784</cell>
 <cell>5.292</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RxProc.un21_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.188</cell>
 <cell>5.480</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg_0_sqmuxa:C</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/un21_enable</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.800</cell>
 <cell>6.280</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.268</cell>
 <cell>6.548</cell>
 <cell>8</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg_14_0:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.426</cell>
 <cell>6.974</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg_14_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>7.316</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg_14</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.070</cell>
 <cell>8.386</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.386</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.601</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.367</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>N/C</cell>
 <cell>19</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.532</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.366</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart0BitClockDiv/clko_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxd0/O:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>0.325</cell>
 <cell></cell>
 <cell>1.258</cell>
 <cell></cell>
 <cell>0.234</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxd0/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.258</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>0.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>0.247</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>0.440</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>0.611</cell>
 <cell>29</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd0/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.322</cell>
 <cell>0.933</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd0/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>0.992</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/Rxd0_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.266</cell>
 <cell>1.258</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.258</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.919</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.207</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>N/C</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.326</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.234</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Main_0/Uart0TxBitClockDiv/div_i:Q to Main_0/Uart0BitClockDiv/clko_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart0TxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:D</cell>
 <cell>3.503</cell>
 <cell></cell>
 <cell>6.886</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.905</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[2]:D</cell>
 <cell>3.346</cell>
 <cell></cell>
 <cell>6.729</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.748</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[1]:D</cell>
 <cell>3.344</cell>
 <cell></cell>
 <cell>6.727</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.736</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/LastGo:EN</cell>
 <cell>2.132</cell>
 <cell></cell>
 <cell>5.515</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>3.511</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[1]:CLK</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/TxD:D</cell>
 <cell>2.959</cell>
 <cell></cell>
 <cell>6.353</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.362</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.886</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0TxBitClockDiv/div_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.383</cell>
 <cell>3.383</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/Busy_i:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>3.512</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa:A</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx0/TxInProgress_i_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.186</cell>
 <cell>4.698</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.175</cell>
 <cell>4.873</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa_1:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.163</cell>
 <cell>6.036</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>6.276</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt_7_f0[0]:C</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.281</cell>
 <cell>6.557</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt_7_f0[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>6.797</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt_7[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>6.886</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.886</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0TxBitClockDiv/div_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.282</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/TxD:CLK</cell>
 <cell>Txd0</cell>
 <cell>5.853</cell>
 <cell></cell>
 <cell>9.247</cell>
 <cell></cell>
 <cell>9.247</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx0/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Txd0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.247</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0TxBitClockDiv/div_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.394</cell>
 <cell>3.394</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>3.523</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd0_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>Txd0_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.277</cell>
 <cell>5.800</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd0_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>6.192</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd0_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Txd0_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.402</cell>
 <cell>6.594</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd0_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.653</cell>
 <cell>9.247</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd0</cell>
 <cell>net</cell>
 <cell>Txd0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.247</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.247</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Txd0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart0TxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx0/StartTx:CLK</cell>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell>0.234</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx0/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx0/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>0.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.111</cell>
 <cell>0.246</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.183</cell>
 <cell>0.429</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>0.600</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>0.927</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>0.986</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx0/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.268</cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0TxBitClockDiv/div_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.361</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.234</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart1BitClockDiv/clko_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</cell>
 <cell>4.634</cell>
 <cell></cell>
 <cell>7.464</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.017</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[3]:EN</cell>
 <cell>4.402</cell>
 <cell></cell>
 <cell>7.232</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.772</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[0]:EN</cell>
 <cell>4.335</cell>
 <cell></cell>
 <cell>7.165</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.706</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</cell>
 <cell>4.323</cell>
 <cell></cell>
 <cell>7.153</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.706</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/bitpos[1]:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</cell>
 <cell>4.251</cell>
 <cell></cell>
 <cell>7.081</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.634</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.464</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.327</cell>
 <cell>1.327</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>1.589</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>1.961</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>2.259</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartClk1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.571</cell>
 <cell>2.830</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>2.959</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/bitpos_RNIMSRD[3]:A</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/bitpos_Z[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.780</cell>
 <cell>3.739</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/bitpos_RNIMSRD[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>4.113</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RxProc.un21_enable:A</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RxAv_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.640</cell>
 <cell>4.753</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RxProc.un21_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>4.841</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg_0_sqmuxa:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/un21_enable</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.606</cell>
 <cell>5.447</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.119</cell>
 <cell>5.566</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg_15_0:C</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.287</cell>
 <cell>5.853</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg_15_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>5.956</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg_15</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.508</cell>
 <cell>7.464</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.464</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.327</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartClk1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.366</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart1BitClockDiv/clko_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxd1/O:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>0.325</cell>
 <cell></cell>
 <cell>1.256</cell>
 <cell></cell>
 <cell>0.234</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxd1/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.256</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>0.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>0.247</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>0.438</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>0.609</cell>
 <cell>90</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd1/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.322</cell>
 <cell>0.931</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd1/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>0.990</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/Rxd1_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.266</cell>
 <cell>1.256</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.256</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.762</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.211</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>N/C</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.320</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.234</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Main_0/Uart1TxBitClockDiv/div_i:Q to Main_0/Uart1BitClockDiv/clko_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart1TxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:CLK</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:D</cell>
 <cell>2.944</cell>
 <cell></cell>
 <cell>3.984</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.264</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:D</cell>
 <cell>2.402</cell>
 <cell></cell>
 <cell>3.455</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.735</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/LastGo:CLK</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:D</cell>
 <cell>1.986</cell>
 <cell></cell>
 <cell>3.437</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.729</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/LastGo:CLK</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:D</cell>
 <cell>1.984</cell>
 <cell></cell>
 <cell>3.435</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.715</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Tx1/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:D</cell>
 <cell>1.804</cell>
 <cell></cell>
 <cell>3.245</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.537</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx1/UartTxUart/TxD:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.984</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1TxBitClockDiv/div_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.040</cell>
 <cell>1.040</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>1.143</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_0_wmux:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt_Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.906</cell>
 <cell>2.049</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_0_wmux:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>2.444</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_wmux_0:A</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_0_y0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>2.556</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_wmux_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>2.674</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_wmux_3:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_0_y1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>2.938</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_wmux_3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>3.178</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_3_iv_i:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.631</cell>
 <cell>3.809</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_3_iv_i:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.897</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD_3_iv_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>3.984</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.984</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1TxBitClockDiv/div_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.021</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:CLK</cell>
 <cell>Txd1</cell>
 <cell>6.254</cell>
 <cell></cell>
 <cell>7.307</cell>
 <cell></cell>
 <cell>7.307</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx1/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Txd1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1TxBitClockDiv/div_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.053</cell>
 <cell>1.053</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>1.182</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd1_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>Txd1_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.632</cell>
 <cell>3.814</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd1_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>4.206</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd1_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Txd1_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.403</cell>
 <cell>4.609</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd1_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.698</cell>
 <cell>7.307</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd1</cell>
 <cell>net</cell>
 <cell>Txd1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.307</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Txd1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart1TxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx1/StartTx:CLK</cell>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</cell>
 <cell>0.571</cell>
 <cell></cell>
 <cell>2.232</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx1/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx1/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.232</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>0.234</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>0.431</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.340</cell>
 <cell>0.771</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>1.069</cell>
 <cell>90</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.592</cell>
 <cell>1.661</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>1.764</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx1/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.468</cell>
 <cell>2.232</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.232</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1TxBitClockDiv/div_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.398</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart2BitClockDiv/clko_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:EN</cell>
 <cell>4.978</cell>
 <cell></cell>
 <cell>8.051</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.335</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[6]:EN</cell>
 <cell>4.925</cell>
 <cell></cell>
 <cell>7.998</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.304</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[0]:EN</cell>
 <cell>4.727</cell>
 <cell></cell>
 <cell>7.800</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.098</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[2]:EN</cell>
 <cell>4.727</cell>
 <cell></cell>
 <cell>7.800</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.096</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:EN</cell>
 <cell>4.695</cell>
 <cell></cell>
 <cell>7.768</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.052</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx2/Uart/Uart/RReg[4]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.051</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.607</cell>
 <cell>1.607</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>1.869</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>2.208</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>2.505</cell>
 <cell>19</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.568</cell>
 <cell>3.073</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>3.202</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RxProc.un3_enable:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/bitpos_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.696</cell>
 <cell>3.898</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RxProc.un3_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>4.272</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RxProc.un21_enable:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/bitpos_1_sqmuxa</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.599</cell>
 <cell>4.871</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RxProc.un21_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>5.111</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg_0_sqmuxa:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/un21_enable</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.907</cell>
 <cell>6.018</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.387</cell>
 <cell>6.405</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg_13_0:C</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>6.812</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg_13_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>7.154</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:EN</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg_13</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.897</cell>
 <cell>8.051</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.051</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.607</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>N/C</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.578</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.366</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart2BitClockDiv/clko_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxd2/O:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>1.245</cell>
 <cell></cell>
 <cell>0.234</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxd2/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.245</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>0.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>0.247</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>0.438</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>0.609</cell>
 <cell>88</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd2/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.319</cell>
 <cell>0.928</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd2/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>0.987</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/Rxd2_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.258</cell>
 <cell>1.245</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.245</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.922</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>N/C</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.332</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.234</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Main_0/Uart2TxBitClockDiv/div_i:Q to Main_0/Uart2BitClockDiv/clko_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart2TxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx2/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</cell>
 <cell>2.427</cell>
 <cell></cell>
 <cell>5.094</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.598</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Tx2/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:D</cell>
 <cell>2.274</cell>
 <cell></cell>
 <cell>4.941</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.445</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Tx2/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[1]:D</cell>
 <cell>2.272</cell>
 <cell></cell>
 <cell>4.939</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.432</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/LastGo:CLK</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</cell>
 <cell>2.204</cell>
 <cell></cell>
 <cell>4.871</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.375</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/LastGo:CLK</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:D</cell>
 <cell>2.051</cell>
 <cell></cell>
 <cell>4.718</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.222</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx2/IBufStartTx/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.094</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/IBufStartTx/O:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2TxBitClockDiv/div_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.667</cell>
 <cell>2.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/IBufStartTx/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>2.770</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx2/StartTx_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.565</cell>
 <cell>3.335</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>3.575</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa_1:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.720</cell>
 <cell>4.295</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.188</cell>
 <cell>4.483</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_7_f0[0]:C</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.282</cell>
 <cell>4.765</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_7_f0[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>5.005</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_7[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>5.094</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.094</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2TxBitClockDiv/div_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.797</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/TxD:CLK</cell>
 <cell>Txd2</cell>
 <cell>5.725</cell>
 <cell></cell>
 <cell>7.578</cell>
 <cell></cell>
 <cell>7.578</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx2/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Txd2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.578</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2TxBitClockDiv/div_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.853</cell>
 <cell>1.853</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>1.982</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd2_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>Txd2_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.100</cell>
 <cell>4.082</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd2_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>4.474</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd2_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Txd2_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.406</cell>
 <cell>4.880</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd2_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.698</cell>
 <cell>7.578</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd2</cell>
 <cell>net</cell>
 <cell>Txd2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.578</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.578</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Txd2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart2TxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx2/StartTx:CLK</cell>
 <cell>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</cell>
 <cell>0.330</cell>
 <cell></cell>
 <cell>1.248</cell>
 <cell></cell>
 <cell>0.234</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx2/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx2/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.248</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>0.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.111</cell>
 <cell>0.246</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.182</cell>
 <cell>0.428</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>0.599</cell>
 <cell>77</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.319</cell>
 <cell>0.918</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>0.977</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx2/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.271</cell>
 <cell>1.248</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.248</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2TxBitClockDiv/div_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.485</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.234</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart3BitClockDiv/clko_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</cell>
 <cell>4.292</cell>
 <cell></cell>
 <cell>6.912</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.675</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg[5]:EN</cell>
 <cell>4.165</cell>
 <cell></cell>
 <cell>6.785</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.580</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[1]:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</cell>
 <cell>4.175</cell>
 <cell></cell>
 <cell>6.795</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.558</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[2]:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</cell>
 <cell>4.145</cell>
 <cell></cell>
 <cell>6.751</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.514</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[1]:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg[5]:EN</cell>
 <cell>4.048</cell>
 <cell></cell>
 <cell>6.668</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.463</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.912</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.108</cell>
 <cell>1.108</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>1.370</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.373</cell>
 <cell>1.743</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>2.040</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.580</cell>
 <cell>2.620</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>2.749</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RxProc.un3_enable:A</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos_Z[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.502</cell>
 <cell>3.251</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RxProc.un3_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>3.625</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RxProc.un21_enable:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos_1_sqmuxa</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.289</cell>
 <cell>3.914</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RxProc.un21_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.188</cell>
 <cell>4.102</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg_0_sqmuxa:C</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/un21_enable</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.834</cell>
 <cell>4.936</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.400</cell>
 <cell>5.336</cell>
 <cell>8</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg_15_0:C</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>5.628</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg_15_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>5.823</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg_15</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.089</cell>
 <cell>6.912</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.912</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.108</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>N/C</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.564</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.366</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart3BitClockDiv/clko_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxd3/O:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>0.328</cell>
 <cell></cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell>0.234</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxd3/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>0.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>0.247</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>0.440</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>0.611</cell>
 <cell>99</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd3/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>0.926</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd3/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>0.985</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/Rxd3_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.636</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.211</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>N/C</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.234</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Main_0/Uart3TxBitClockDiv/div_i:Q to Main_0/Uart3BitClockDiv/clko_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart3TxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS433_Tx3/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</cell>
 <cell>2.081</cell>
 <cell></cell>
 <cell>4.083</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.092</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS433_Tx3/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[1]:D</cell>
 <cell>2.081</cell>
 <cell></cell>
 <cell>4.083</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.092</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/LastGo:CLK</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</cell>
 <cell>1.942</cell>
 <cell></cell>
 <cell>3.933</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.942</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/LastGo:CLK</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[1]:D</cell>
 <cell>1.942</cell>
 <cell></cell>
 <cell>3.933</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.942</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS433_Tx3/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[0]:D</cell>
 <cell>1.763</cell>
 <cell></cell>
 <cell>3.765</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.785</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS433_Tx3/IBufStartTx/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.083</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/IBufStartTx/O:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3TxBitClockDiv/div_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.002</cell>
 <cell>2.002</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/IBufStartTx/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>2.105</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Tx3/StartTx_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.427</cell>
 <cell>2.532</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>2.772</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa_1:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.516</cell>
 <cell>3.288</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.188</cell>
 <cell>3.476</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt_7_f0[2]:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>3.755</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt_7_f0[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>3.995</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt_7[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>4.083</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.083</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3TxBitClockDiv/div_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.292</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/TxD:CLK</cell>
 <cell>Txd3</cell>
 <cell>5.294</cell>
 <cell></cell>
 <cell>6.615</cell>
 <cell></cell>
 <cell>6.615</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS433_Tx3/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Txd3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.615</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3TxBitClockDiv/div_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.321</cell>
 <cell>1.321</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>1.450</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd3_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>Txd3_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.731</cell>
 <cell>3.181</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd3_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>3.573</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd3_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Txd3_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.389</cell>
 <cell>3.962</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd3_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.653</cell>
 <cell>6.615</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Txd3</cell>
 <cell>net</cell>
 <cell>Txd3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.615</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.615</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Txd3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart3TxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS433_Tx3/StartTx:CLK</cell>
 <cell>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</cell>
 <cell>0.566</cell>
 <cell></cell>
 <cell>2.163</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS433_Tx3/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS433_Tx3/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.163</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>0.234</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>0.431</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.324</cell>
 <cell>0.755</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.052</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.545</cell>
 <cell>1.597</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>1.700</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Tx3/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.463</cell>
 <cell>2.163</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.163</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3TxBitClockDiv/div_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.942</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/UartGpsRxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</cell>
 <cell>4.587</cell>
 <cell></cell>
 <cell>7.521</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.964</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</cell>
 <cell>4.535</cell>
 <cell></cell>
 <cell>7.469</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.912</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[1]:EN</cell>
 <cell>4.391</cell>
 <cell></cell>
 <cell>7.325</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.783</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[1]:EN</cell>
 <cell>4.339</cell>
 <cell></cell>
 <cell>7.273</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.731</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[2]:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</cell>
 <cell>4.354</cell>
 <cell></cell>
 <cell>7.288</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.731</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RxdGps_RxGps/Uart/Uart/bitpos[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.521</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_6</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.447</cell>
 <cell>1.447</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>1.709</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>2.060</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>2.358</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.576</cell>
 <cell>2.934</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>3.063</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RxProc.un3_enable:D</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.779</cell>
 <cell>3.842</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RxProc.un3_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>4.119</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RxProc.un21_enable:B</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos_1_sqmuxa</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.739</cell>
 <cell>4.858</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RxProc.un21_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.188</cell>
 <cell>5.046</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg_0_sqmuxa:D</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/un21_enable</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.612</cell>
 <cell>5.658</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>5.772</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg_15_0:C</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>6.144</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg_15_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.334</cell>
 <cell>6.478</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg_15</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.043</cell>
 <cell>7.521</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.521</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_6</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.447</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.565</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.366</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartGpsRxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxdGps/O:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>0.319</cell>
 <cell></cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell>0.234</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxdGps/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>0.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>0.247</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB15:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>0.440</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB15:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>0.611</cell>
 <cell>42</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxdGps/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB15_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.324</cell>
 <cell>0.935</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxdGps/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>0.998</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.256</cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.254</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_6</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.831</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.322</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.234</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Main_0/UartGpsTxBitClockDiv/div_i:Q to Main_0/UartGpsRxBitClockDiv/div_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/UartGpsTxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[1]:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</cell>
 <cell>3.284</cell>
 <cell></cell>
 <cell>4.464</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.620</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</cell>
 <cell>2.803</cell>
 <cell></cell>
 <cell>3.983</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.139</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/LastGo:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[0]:D</cell>
 <cell>2.318</cell>
 <cell></cell>
 <cell>3.661</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.831</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/LastGo:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[2]:D</cell>
 <cell>2.317</cell>
 <cell></cell>
 <cell>3.660</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.816</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/LastGo:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[1]:D</cell>
 <cell>2.317</cell>
 <cell></cell>
 <cell>3.660</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.816</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.464</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[1]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.180</cell>
 <cell>1.180</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>1.283</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_0_wmux:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt_Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.982</cell>
 <cell>2.265</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_0_wmux:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>2.660</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_wmux_0:A</cell>
 <cell>net</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_0_y0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.113</cell>
 <cell>2.773</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_wmux_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>2.891</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_wmux_3:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_0_y1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.274</cell>
 <cell>3.165</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_wmux_3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>3.405</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_3_iv_i:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.732</cell>
 <cell>4.137</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_3_iv_i:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>4.377</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_3_iv_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>4.464</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.464</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.145</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</cell>
 <cell>TxdGps</cell>
 <cell>6.586</cell>
 <cell></cell>
 <cell>7.766</cell>
 <cell></cell>
 <cell>7.766</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TxdGps</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.766</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.180</cell>
 <cell>1.180</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>1.309</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TxdGps_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>TxdGps_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.733</cell>
 <cell>4.042</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>TxdGps_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>4.434</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TxdGps_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>TxdGps_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.634</cell>
 <cell>5.068</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>TxdGps_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.698</cell>
 <cell>7.766</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TxdGps</cell>
 <cell>net</cell>
 <cell>TxdGps</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.766</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.766</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TxdGps</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartGpsTxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4GpsGps_TxGps/StartTx:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</cell>
 <cell>0.575</cell>
 <cell></cell>
 <cell>2.225</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4GpsGps_TxGps/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.225</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>0.234</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>0.431</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>0.770</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>1.068</cell>
 <cell>118</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.582</cell>
 <cell>1.650</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>1.753</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS4GpsGps_TxGps/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.472</cell>
 <cell>2.225</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.225</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.302</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/UartUsbRxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>5.650</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.375</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</cell>
 <cell>4.684</cell>
 <cell></cell>
 <cell>5.345</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>5.070</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[1]:CLK</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</cell>
 <cell>4.536</cell>
 <cell></cell>
 <cell>5.208</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.933</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[4]:EN</cell>
 <cell>4.752</cell>
 <cell></cell>
 <cell>5.413</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.922</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/samplecnt[2]:CLK</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</cell>
 <cell>4.307</cell>
 <cell></cell>
 <cell>5.147</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>4.872</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.650</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.661</cell>
 <cell>0.661</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>0.790</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RxProc.un3_enable:A</cell>
 <cell>net</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos_Z[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.831</cell>
 <cell>1.621</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RxProc.un3_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>1.995</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RxProc.un21_enable:B</cell>
 <cell>net</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos_1_sqmuxa</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.545</cell>
 <cell>2.540</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RxProc.un21_enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.188</cell>
 <cell>2.728</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_0_sqmuxa:C</cell>
 <cell>net</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/un21_enable</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>3.265</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.119</cell>
 <cell>3.384</cell>
 <cell>8</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_9_0:D</cell>
 <cell>net</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>3.822</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_9_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>4.164</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</cell>
 <cell>net</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_9</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.486</cell>
 <cell>5.650</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.650</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.641</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.366</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartUsbRxBitClockDiv/div_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/UartUsbTxBitClockDiv/div_i:Q to Main_0/UartUsbRxBitClockDiv/div_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/UartUsbTxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:EN</cell>
 <cell>2.325</cell>
 <cell></cell>
 <cell>4.520</cell>
 <cell></cell>
 <cell>0.366</cell>
 <cell>3.607</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[1]:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:D</cell>
 <cell>3.132</cell>
 <cell></cell>
 <cell>5.315</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.498</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[2]:D</cell>
 <cell>2.661</cell>
 <cell></cell>
 <cell>4.856</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>3.028</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:D</cell>
 <cell>2.604</cell>
 <cell></cell>
 <cell>4.799</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.982</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[1]:D</cell>
 <cell>2.506</cell>
 <cell></cell>
 <cell>4.701</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>2.884</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.520</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.195</cell>
 <cell>2.195</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>2.298</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/un1_busy_i:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/TxInProgress_i_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.795</cell>
 <cell>3.093</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/un1_busy_i:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.170</cell>
 <cell>3.263</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:EN</cell>
 <cell>net</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/un1_busy_i_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.257</cell>
 <cell>4.520</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.520</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.279</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.366</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</cell>
 <cell>Ux1SelJmp</cell>
 <cell>7.643</cell>
 <cell></cell>
 <cell>9.826</cell>
 <cell></cell>
 <cell>9.826</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</cell>
 <cell>RxdUsb</cell>
 <cell>6.750</cell>
 <cell></cell>
 <cell>8.933</cell>
 <cell></cell>
 <cell>8.933</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Ux1SelJmp</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.826</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.183</cell>
 <cell>2.183</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>2.312</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD_RNIK5S5:A</cell>
 <cell>net</cell>
 <cell>RxdUsb_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.572</cell>
 <cell>3.884</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD_RNIK5S5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>4.002</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Ux1SelJmp_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>RxdUsb_c_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.361</cell>
 <cell>5.363</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Ux1SelJmp_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>5.583</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Ux1SelJmp_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Ux1SelJmp_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.768</cell>
 <cell>6.351</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Ux1SelJmp_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>3.475</cell>
 <cell>9.826</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Ux1SelJmp</cell>
 <cell>net</cell>
 <cell>Ux1SelJmp</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.826</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.826</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Ux1SelJmp</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartUsbTxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/StartTx:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</cell>
 <cell>0.572</cell>
 <cell></cell>
 <cell>2.202</cell>
 <cell></cell>
 <cell>0.301</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4UsbUsb_TxUsb/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>0.234</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.197</cell>
 <cell>0.431</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.330</cell>
 <cell>0.761</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>1.059</cell>
 <cell>78</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.571</cell>
 <cell>1.630</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>1.733</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.469</cell>
 <cell>2.202</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.279</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.301</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>PosSenseBit0B</cell>
 <cell>TP6</cell>
 <cell>8.316</cell>
 <cell></cell>
 <cell>8.316</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>PosSenseBit0A</cell>
 <cell>TP2</cell>
 <cell>7.741</cell>
 <cell></cell>
 <cell>7.741</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>TxdUsb</cell>
 <cell>TP7</cell>
 <cell>7.297</cell>
 <cell></cell>
 <cell>7.297</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>PosSenseBit2A</cell>
 <cell>TP4</cell>
 <cell>7.062</cell>
 <cell></cell>
 <cell>7.062</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>PosSenseHomeA</cell>
 <cell>TP1</cell>
 <cell>7.017</cell>
 <cell></cell>
 <cell>7.017</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: PosSenseBit0B</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TP6</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.316</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PosSenseBit0B</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PosSenseBit0B_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>PosSenseBit0B</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PosSenseBit0B_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.365</cell>
 <cell>1.365</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PosSenseBit0B_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>PosSenseBit0B_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.027</cell>
 <cell>1.392</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PosSenseBit0B_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.104</cell>
 <cell>1.496</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TP6_obuf_RNO:A</cell>
 <cell>net</cell>
 <cell>PosSenseBit0B_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.752</cell>
 <cell>3.248</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TP6_obuf_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.278</cell>
 <cell>3.526</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TP6_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>PosSenseBit0B_c_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.925</cell>
 <cell>5.451</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>TP6_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>5.843</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TP6_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>TP6_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>6.014</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>TP6_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.302</cell>
 <cell>8.316</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TP6</cell>
 <cell>net</cell>
 <cell>TP6</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.316</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.316</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PosSenseBit0B</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TP6</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
