Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 11 12:08:25 2018
| Host         : Vivien-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file mse_mandelbrot_timing_summary_routed.rpt -rpx mse_mandelbrot_timing_summary_routed.rpx -warn_on_violation
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.415        0.000                      0                 5396        0.169        0.000                      0                 5396        1.747        0.000                       0                   664  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC  {0.000 5.000}        10.000          100.000         
  ClkHdmixC_clk_vga_hdmi_1024x600                                     {0.000 1.951}        3.902           256.250         
  ClkVgaxC_clk_vga_hdmi_1024x600                                      {0.000 9.756}        19.512          51.250          
  clkfbout_clk_vga_hdmi_1024x600                                      {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixC_clk_vga_hdmi_1024x600                                                                                                                                                                                       1.747        0.000                       0                    10  
  ClkVgaxC_clk_vga_hdmi_1024x600                                            2.925        0.000                      0                 2408        0.263        0.000                      0                 2408        9.256        0.000                       0                   235  
  clkfbout_clk_vga_hdmi_1024x600                                                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                 0.415        0.000                      0                 2988        0.169        0.000                      0                 2988        4.020        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
  To Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixC_clk_vga_hdmi_1024x600
  To Clock:  ClkHdmixC_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 1.951 }
Period(ns):         3.902
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.902       1.747      BUFGCTRL_X0Y1    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y140    HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y139    HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y136    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y135    HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y134    HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y133    HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y148    HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y147    HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.902       2.653      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.902       209.458    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxC_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxC_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.239ns  (logic 4.930ns (30.359%)  route 11.309ns (69.641%))
  Logic Levels:           10  (LUT4=4 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.220 - 19.512 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.677     1.677    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y35         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.549 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.615    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.040 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.747     7.787    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.911 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I1_O)      0.214     8.125 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.843     9.968    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X76Y135        LUT6 (Prop_lut6_I5_O)        0.297    10.265 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          2.727    12.992    HdmixI/VgaxI/VgaControlerxI/doutb[3]
    SLICE_X158Y136       LUT4 (Prop_lut4_I2_O)        0.124    13.116 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.715    13.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I5_O)        0.124    13.955 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.707    14.662    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y136       LUT4 (Prop_lut4_I0_O)        0.150    14.812 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.585    15.397    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.326    15.723 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.773    16.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X160Y134       LUT4 (Prop_lut4_I2_O)        0.124    16.620 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.670    17.290    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_1
    SLICE_X162Y135       LUT4 (Prop_lut4_I1_O)        0.150    17.440 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1/O
                         net (fo=1, routed)           0.477    17.916    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg_9
    SLICE_X163Y134       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.707    21.220    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X163Y134       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism             -0.005    21.215    
                         clock uncertainty           -0.082    21.133    
    SLICE_X163Y134       FDRE (Setup_fdre_C_D)       -0.291    20.842    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.842    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.099ns  (logic 4.930ns (30.622%)  route 11.169ns (69.378%))
  Logic Levels:           10  (LUT4=4 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.677     1.677    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y35         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.549 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.615    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.040 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.747     7.787    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.911 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I1_O)      0.214     8.125 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.843     9.968    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X76Y135        LUT6 (Prop_lut6_I5_O)        0.297    10.265 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          2.727    12.992    HdmixI/VgaxI/VgaControlerxI/doutb[3]
    SLICE_X158Y136       LUT4 (Prop_lut4_I2_O)        0.124    13.116 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.715    13.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I5_O)        0.124    13.955 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.707    14.662    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y136       LUT4 (Prop_lut4_I0_O)        0.150    14.812 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.607    15.419    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.326    15.745 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.639    16.384    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X159Y134       LUT4 (Prop_lut4_I0_O)        0.124    16.508 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6__1/O
                         net (fo=13, routed)          0.736    17.245    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_2
    SLICE_X160Y135       LUT4 (Prop_lut4_I1_O)        0.150    17.395 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1__1/O
                         net (fo=1, routed)           0.382    17.777    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/VidOnxS_reg_8
    SLICE_X161Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X161Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism             -0.005    21.216    
                         clock uncertainty           -0.082    21.134    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)       -0.249    20.885    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.885    
                         arrival time                         -17.777    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.005ns  (logic 5.136ns (32.089%)  route 10.869ns (67.911%))
  Logic Levels:           10  (LUT4=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 21.218 - 19.512 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.677     1.677    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y35         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.549 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.615    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.040 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.747     7.787    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.911 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I1_O)      0.214     8.125 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.843     9.968    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X76Y135        LUT6 (Prop_lut6_I5_O)        0.297    10.265 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          2.727    12.992    HdmixI/VgaxI/VgaControlerxI/doutb[3]
    SLICE_X158Y136       LUT4 (Prop_lut4_I2_O)        0.124    13.116 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.715    13.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I5_O)        0.124    13.955 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.707    14.662    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y136       LUT4 (Prop_lut4_I0_O)        0.150    14.812 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.585    15.397    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.326    15.723 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.773    16.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X160Y134       LUT4 (Prop_lut4_I2_O)        0.153    16.649 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.707    17.356    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X159Y134       LUT6 (Prop_lut6_I2_O)        0.327    17.683 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.683    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[2]
    SLICE_X159Y134       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.705    21.218    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X159Y134       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.005    21.213    
                         clock uncertainty           -0.082    21.131    
    SLICE_X159Y134       FDRE (Setup_fdre_C_D)        0.029    21.160    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         21.160    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.969ns  (logic 5.136ns (32.161%)  route 10.833ns (67.839%))
  Logic Levels:           10  (LUT4=4 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.222 - 19.512 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.677     1.677    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y35         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.549 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.615    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.040 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.747     7.787    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.911 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I1_O)      0.214     8.125 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.843     9.968    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X76Y135        LUT6 (Prop_lut6_I5_O)        0.297    10.265 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          2.727    12.992    HdmixI/VgaxI/VgaControlerxI/doutb[3]
    SLICE_X158Y136       LUT4 (Prop_lut4_I2_O)        0.124    13.116 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.715    13.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I5_O)        0.124    13.955 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.707    14.662    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y136       LUT4 (Prop_lut4_I0_O)        0.150    14.812 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.585    15.397    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.326    15.723 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.773    16.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X160Y134       LUT4 (Prop_lut4_I2_O)        0.153    16.649 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.671    17.320    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]_1
    SLICE_X161Y137       LUT4 (Prop_lut4_I3_O)        0.327    17.647 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=1, routed)           0.000    17.647    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO[8]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.709    21.222    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X161Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/C
                         clock pessimism             -0.005    21.217    
                         clock uncertainty           -0.082    21.135    
    SLICE_X161Y137       FDRE (Setup_fdre_C_D)        0.029    21.164    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]
  -------------------------------------------------------------------
                         required time                         21.164    
                         arrival time                         -17.647    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.964ns  (logic 5.136ns (32.172%)  route 10.828ns (67.828%))
  Logic Levels:           10  (LUT4=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.222 - 19.512 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.677     1.677    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y35         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.549 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.615    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.040 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.747     7.787    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.911 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I1_O)      0.214     8.125 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.843     9.968    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X76Y135        LUT6 (Prop_lut6_I5_O)        0.297    10.265 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          2.727    12.992    HdmixI/VgaxI/VgaControlerxI/doutb[3]
    SLICE_X158Y136       LUT4 (Prop_lut4_I2_O)        0.124    13.116 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.715    13.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I5_O)        0.124    13.955 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.707    14.662    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y136       LUT4 (Prop_lut4_I0_O)        0.150    14.812 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.585    15.397    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.326    15.723 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.773    16.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X160Y134       LUT4 (Prop_lut4_I2_O)        0.153    16.649 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.666    17.315    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X160Y137       LUT6 (Prop_lut6_I2_O)        0.327    17.642 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_1/O
                         net (fo=1, routed)           0.000    17.642    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_7[7]
    SLICE_X160Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.709    21.222    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X160Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/C
                         clock pessimism             -0.005    21.217    
                         clock uncertainty           -0.082    21.135    
    SLICE_X160Y137       FDRE (Setup_fdre_C_D)        0.031    21.166    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]
  -------------------------------------------------------------------
                         required time                         21.166    
                         arrival time                         -17.642    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.955ns  (logic 5.136ns (32.190%)  route 10.819ns (67.810%))
  Logic Levels:           10  (LUT4=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.222 - 19.512 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.677     1.677    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y35         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.549 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.615    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.040 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.747     7.787    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.911 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I1_O)      0.214     8.125 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.843     9.968    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X76Y135        LUT6 (Prop_lut6_I5_O)        0.297    10.265 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          2.727    12.992    HdmixI/VgaxI/VgaControlerxI/doutb[3]
    SLICE_X158Y136       LUT4 (Prop_lut4_I2_O)        0.124    13.116 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.715    13.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I5_O)        0.124    13.955 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.707    14.662    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y136       LUT4 (Prop_lut4_I0_O)        0.150    14.812 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.585    15.397    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.326    15.723 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.773    16.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X160Y134       LUT4 (Prop_lut4_I2_O)        0.153    16.649 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.657    17.306    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X160Y137       LUT6 (Prop_lut6_I3_O)        0.327    17.633 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[4]_i_1/O
                         net (fo=1, routed)           0.000    17.633    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_7[4]
    SLICE_X160Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.709    21.222    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X160Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
                         clock pessimism             -0.005    21.217    
                         clock uncertainty           -0.082    21.135    
    SLICE_X160Y137       FDRE (Setup_fdre_C_D)        0.031    21.166    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]
  -------------------------------------------------------------------
                         required time                         21.166    
                         arrival time                         -17.633    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.951ns  (logic 5.136ns (32.198%)  route 10.815ns (67.802%))
  Logic Levels:           10  (LUT4=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.222 - 19.512 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.677     1.677    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y35         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.549 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.615    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.040 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.747     7.787    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.911 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I1_O)      0.214     8.125 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.843     9.968    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X76Y135        LUT6 (Prop_lut6_I5_O)        0.297    10.265 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          2.727    12.992    HdmixI/VgaxI/VgaControlerxI/doutb[3]
    SLICE_X158Y136       LUT4 (Prop_lut4_I2_O)        0.124    13.116 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.715    13.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I5_O)        0.124    13.955 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.707    14.662    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y136       LUT4 (Prop_lut4_I0_O)        0.150    14.812 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.585    15.397    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.326    15.723 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.773    16.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X160Y134       LUT4 (Prop_lut4_I2_O)        0.153    16.649 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.653    17.302    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]_1
    SLICE_X160Y137       LUT6 (Prop_lut6_I5_O)        0.327    17.629 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO[9]_i_1/O
                         net (fo=1, routed)           0.000    17.629    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO[9]_i_1_n_0
    SLICE_X160Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.709    21.222    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X160Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/C
                         clock pessimism             -0.005    21.217    
                         clock uncertainty           -0.082    21.135    
    SLICE_X160Y137       FDRE (Setup_fdre_C_D)        0.029    21.164    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]
  -------------------------------------------------------------------
                         required time                         21.164    
                         arrival time                         -17.629    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.936ns  (logic 4.904ns (30.774%)  route 11.032ns (69.226%))
  Logic Levels:           10  (LUT4=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 21.219 - 19.512 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.677     1.677    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y35         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.549 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.615    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.040 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.747     7.787    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.911 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I1_O)      0.214     8.125 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.843     9.968    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X76Y135        LUT6 (Prop_lut6_I5_O)        0.297    10.265 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          2.727    12.992    HdmixI/VgaxI/VgaControlerxI/doutb[3]
    SLICE_X158Y136       LUT4 (Prop_lut4_I2_O)        0.124    13.116 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.715    13.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I5_O)        0.124    13.955 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.707    14.662    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y136       LUT4 (Prop_lut4_I0_O)        0.150    14.812 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.585    15.397    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.326    15.723 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.773    16.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X160Y134       LUT4 (Prop_lut4_I2_O)        0.124    16.620 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.869    17.489    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_1
    SLICE_X161Y133       LUT6 (Prop_lut6_I4_O)        0.124    17.613 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_1__0/O
                         net (fo=1, routed)           0.000    17.613    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]_0[3]
    SLICE_X161Y133       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.706    21.219    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X161Y133       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.005    21.214    
                         clock uncertainty           -0.082    21.132    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.031    21.163    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         21.163    
                         arrival time                         -17.613    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.898ns  (logic 5.136ns (32.305%)  route 10.762ns (67.695%))
  Logic Levels:           10  (LUT4=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.677     1.677    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y35         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.549 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.615    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.040 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.747     7.787    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.911 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I1_O)      0.214     8.125 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.843     9.968    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X76Y135        LUT6 (Prop_lut6_I5_O)        0.297    10.265 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          2.727    12.992    HdmixI/VgaxI/VgaControlerxI/doutb[3]
    SLICE_X158Y136       LUT4 (Prop_lut4_I2_O)        0.124    13.116 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.715    13.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I5_O)        0.124    13.955 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.707    14.662    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y136       LUT4 (Prop_lut4_I0_O)        0.150    14.812 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.585    15.397    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.326    15.723 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.773    16.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X160Y134       LUT4 (Prop_lut4_I2_O)        0.153    16.649 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.600    17.249    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X161Y136       LUT6 (Prop_lut6_I2_O)        0.327    17.576 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_1__0/O
                         net (fo=1, routed)           0.000    17.576    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_7[6]
    SLICE_X161Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X161Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]/C
                         clock pessimism             -0.005    21.216    
                         clock uncertainty           -0.082    21.134    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.032    21.166    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]
  -------------------------------------------------------------------
                         required time                         21.166    
                         arrival time                         -17.576    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.893ns  (logic 5.136ns (32.315%)  route 10.757ns (67.685%))
  Logic Levels:           10  (LUT4=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.677     1.677    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y35         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.549 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.615    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.040 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.747     7.787    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.911 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I1_O)      0.214     8.125 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.843     9.968    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X76Y135        LUT6 (Prop_lut6_I5_O)        0.297    10.265 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=10, routed)          2.727    12.992    HdmixI/VgaxI/VgaControlerxI/doutb[3]
    SLICE_X158Y136       LUT4 (Prop_lut4_I2_O)        0.124    13.116 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.715    13.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I5_O)        0.124    13.955 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.707    14.662    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y136       LUT4 (Prop_lut4_I0_O)        0.150    14.812 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.585    15.397    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.326    15.723 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.773    16.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X160Y134       LUT4 (Prop_lut4_I2_O)        0.153    16.649 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.595    17.244    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X161Y136       LUT6 (Prop_lut6_I2_O)        0.327    17.571 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1__0/O
                         net (fo=1, routed)           0.000    17.571    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_7[5]
    SLICE_X161Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X161Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism             -0.005    21.216    
                         clock uncertainty           -0.082    21.134    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.031    21.165    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         21.165    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                  3.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591     0.591    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X119Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y139       FDCE (Prop_fdce_C_Q)         0.141     0.732 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=11, routed)          0.168     0.900    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]
    SLICE_X119Y139       LUT6 (Prop_lut6_I5_O)        0.045     0.945 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.945    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1_n_0
    SLICE_X119Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.862     0.862    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X119Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X119Y139       FDCE (Hold_fdce_C_D)         0.091     0.682    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.183ns (47.989%)  route 0.198ns (52.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.589     0.589    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X122Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDCE (Prop_fdce_C_Q)         0.141     0.730 r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=44, routed)          0.198     0.928    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]
    SLICE_X122Y136       LUT3 (Prop_lut3_I2_O)        0.042     0.970 r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1/O
                         net (fo=1, routed)           0.000     0.970    HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1_n_0
    SLICE_X122Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.859     0.859    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X122Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                         clock pessimism             -0.270     0.589    
    SLICE_X122Y136       FDCE (Hold_fdce_C_D)         0.105     0.694    HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591     0.591    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X118Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y138       FDCE (Prop_fdce_C_Q)         0.141     0.732 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/Q
                         net (fo=2, routed)           0.185     0.916    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]
    SLICE_X118Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.961 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.961    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1_n_0
    SLICE_X118Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.862     0.862    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X118Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                         clock pessimism             -0.271     0.591    
    SLICE_X118Y138       FDCE (Hold_fdce_C_D)         0.091     0.682    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D2
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X162Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164     0.808 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/Q
                         net (fo=1, routed)           0.180     0.987    HdmixI/VgaToHdmixI/SerializerChannel1xI/TmdsDataxDI[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D2
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel1xI/ClkVgaxC
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D4
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X162Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164     0.808 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[3]/Q
                         net (fo=1, routed)           0.180     0.987    HdmixI/VgaToHdmixI/SerializerChannel1xI/TmdsDataxDI[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D4
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel1xI/ClkVgaxC
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.752%)  route 0.407ns (74.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.589     0.589    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X115Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y137       FDCE (Prop_fdce_C_Q)         0.141     0.730 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=138, routed)         0.407     1.136    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X6Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.893     0.893    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.659    
    RAMB36_X6Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.842    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.428%)  route 0.206ns (52.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.590     0.590    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X115Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y139       FDCE (Prop_fdce_C_Q)         0.141     0.731 f  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=139, routed)         0.206     0.937    HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[12]_0[0]
    SLICE_X115Y139       LUT2 (Prop_lut2_I0_O)        0.045     0.982 r  HdmixI/VgaxI/VgaControlerxI/VCountxD[0]_i_1/O
                         net (fo=1, routed)           0.000     0.982    HdmixI/VgaxI/VgaControlerxI/VCountxD[0]_i_1_n_0
    SLICE_X115Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861     0.861    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X115Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                         clock pessimism             -0.271     0.590    
    SLICE_X115Y139       FDCE (Hold_fdce_C_D)         0.091     0.681    HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.730%)  route 0.429ns (75.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.590     0.590    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X115Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y139       FDCE (Prop_fdce_C_Q)         0.141     0.731 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=139, routed)         0.429     1.160    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.893     0.893    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.659    
    RAMB36_X6Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.842    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/D6
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.028%)  route 0.230ns (61.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X163Y134       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/Q
                         net (fo=1, routed)           0.230     1.014    HdmixI/VgaToHdmixI/SerializerChannel2xI/TmdsDataxDI[5]
    OLOGIC_X1Y134        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/D6
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel2xI/ClkVgaxC
    OLOGIC_X1Y134        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/D3
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.041%)  route 0.240ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.643     0.643    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X163Y133       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[8]/Q
                         net (fo=2, routed)           0.240     1.023    HdmixI/VgaToHdmixI/SerializerChannel2xI/TmdsDataxDI[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/D3
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel2xI/ClkVgaxC
    OLOGIC_X1Y133        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 9.756 }
Period(ns):         19.512
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X5Y35     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X2Y26     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X3Y20     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X5Y29     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X0Y30     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X1Y26     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X6Y33     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X5Y26     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X4Y30     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X2Y19     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.512      193.848    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X76Y117    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_373_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X115Y137   HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X115Y137   HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X115Y137   HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X115Y137   HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X115Y137   HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X159Y135   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y134   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X159Y134   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y132   HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X159Y133   HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X159Y133   HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x600
  To Clock:  clkfbout_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 0.518ns (5.689%)  route 8.588ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.636     5.321    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        FDRE (Prop_fdre_C_Q)         0.518     5.839 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/Q
                         net (fo=134, routed)         8.588    14.427    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y25         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.679    15.178    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.265    15.443    
                         clock uncertainty           -0.035    15.408    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.842    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 0.518ns (5.689%)  route 8.588ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 15.354 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.636     5.321    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        FDRE (Prop_fdre_C_Q)         0.518     5.839 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/Q
                         net (fo=134, routed)         8.588    14.427    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y17         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.854    15.354    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.193    15.547    
                         clock uncertainty           -0.035    15.512    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.946    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 0.518ns (5.908%)  route 8.250ns (94.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.636     5.321    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        FDRE (Prop_fdre_C_Q)         0.518     5.839 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/Q
                         net (fo=134, routed)         8.250    14.089    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y24         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.676    15.175    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.265    15.440    
                         clock uncertainty           -0.035    15.405    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.839    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 0.518ns (5.908%)  route 8.250ns (94.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 15.357 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.636     5.321    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        FDRE (Prop_fdre_C_Q)         0.518     5.839 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/Q
                         net (fo=134, routed)         8.250    14.089    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y18         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.857    15.357    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.193    15.550    
                         clock uncertainty           -0.035    15.515    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.949    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 0.518ns (6.020%)  route 8.086ns (93.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.636     5.321    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        FDRE (Prop_fdre_C_Q)         0.518     5.839 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/Q
                         net (fo=134, routed)         8.086    13.925    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y26         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.688    15.187    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.265    15.452    
                         clock uncertainty           -0.035    15.417    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.851    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 0.478ns (5.728%)  route 7.867ns (94.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns = ( 15.250 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.636     5.321    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        FDRE (Prop_fdre_C_Q)         0.478     5.799 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[7]/Q
                         net (fo=134, routed)         7.867    13.666    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y16         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.750    15.250    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.193    15.443    
                         clock uncertainty           -0.035    15.408    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.740    14.668    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -13.666    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.518ns (6.123%)  route 7.941ns (93.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 15.245 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.633     5.318    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y131        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518     5.836 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_address_s_reg[0]/Q
                         net (fo=134, routed)         7.941    13.777    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y15         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.745    15.245    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.193    15.438    
                         clock uncertainty           -0.035    15.403    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.837    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 0.518ns (6.145%)  route 7.912ns (93.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.636     5.321    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        FDRE (Prop_fdre_C_Q)         0.518     5.839 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/Q
                         net (fo=134, routed)         7.912    13.751    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y23         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.681    15.180    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.265    15.445    
                         clock uncertainty           -0.035    15.410    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.844    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 0.478ns (5.868%)  route 7.667ns (94.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.636     5.321    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        FDRE (Prop_fdre_C_Q)         0.478     5.799 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[6]/Q
                         net (fo=134, routed)         7.667    13.466    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.732    15.232    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.193    15.425    
                         clock uncertainty           -0.035    15.390    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.738    14.652    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 0.518ns (6.145%)  route 7.912ns (93.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 15.358 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.636     5.321    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y133        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        FDRE (Prop_fdre_C_Q)         0.518     5.839 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_address_s_reg[0]/Q
                         net (fo=134, routed)         7.912    13.751    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y19         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.858    15.358    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.193    15.551    
                         clock uncertainty           -0.035    15.516    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.950    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  1.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.394%)  route 0.124ns (39.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.557     1.502    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X81Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDCE (Prop_fdce_C_Q)         0.141     1.643 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/Q
                         net (fo=26, routed)          0.124     1.767    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[6]_0[0]
    SLICE_X80Y129        LUT3 (Prop_lut3_I2_O)        0.048     1.815 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s[1]_i_1_n_0
    SLICE_X80Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.826     2.019    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[1]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X80Y129        FDCE (Hold_fdce_C_D)         0.131     1.646    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_iteration_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.557     1.502    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y129        FDCE (Prop_fdce_C_Q)         0.148     1.650 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[3]/Q
                         net (fo=1, routed)           0.059     1.709    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg_n_0_[3]
    SLICE_X81Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_iteration_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.826     2.019    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X81Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_iteration_s_reg[3]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X81Y129        FDCE (Hold_fdce_C_D)         0.024     1.539    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_iteration_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.632%)  route 0.128ns (40.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.557     1.502    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X81Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDCE (Prop_fdce_C_Q)         0.141     1.643 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/Q
                         net (fo=26, routed)          0.128     1.771    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[6]_0[0]
    SLICE_X80Y129        LUT5 (Prop_lut5_I2_O)        0.048     1.819 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s[3]_i_1_n_0
    SLICE_X80Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.826     2.019    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[3]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X80Y129        FDCE (Hold_fdce_C_D)         0.131     1.646    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_iteration_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.557     1.502    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X82Y130        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_iteration_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDCE (Prop_fdce_C_Q)         0.141     1.643 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_iteration_s_reg[4]/Q
                         net (fo=1, routed)           0.118     1.761    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_iteration_s[4]
    SLICE_X83Y130        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.825     2.018    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X83Y130        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[4]/C
                         clock pessimism             -0.503     1.515    
    SLICE_X83Y130        FDCE (Hold_fdce_C_D)         0.070     1.585    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.011%)  route 0.124ns (39.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.557     1.502    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X81Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDCE (Prop_fdce_C_Q)         0.141     1.643 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/Q
                         net (fo=26, routed)          0.124     1.767    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[6]_0[0]
    SLICE_X80Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.812 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s[0]_i_1_n_0
    SLICE_X80Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.826     2.019    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[0]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X80Y129        FDCE (Hold_fdce_C_D)         0.120     1.635    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn2_imag_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.571     1.516    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X72Y132        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn2_imag_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y132        FDCE (Prop_fdce_C_Q)         0.164     1.680 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn2_imag_s_reg[9]/Q
                         net (fo=1, routed)           0.101     1.781    mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn2_imag_s[9]
    SLICE_X71Y132        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.840     2.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X71Y132        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[9]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X71Y132        FDCE (Hold_fdce_C_D)         0.072     1.602    mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.246%)  route 0.128ns (40.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.557     1.502    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X81Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDCE (Prop_fdce_C_Q)         0.141     1.643 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iteration_s_reg[0]/Q
                         net (fo=26, routed)          0.128     1.771    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[6]_0[0]
    SLICE_X80Y129        LUT4 (Prop_lut4_I1_O)        0.045     1.816 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s[2]_i_1_n_0
    SLICE_X80Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.826     2.019    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X80Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[2]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X80Y129        FDCE (Hold_fdce_C_D)         0.121     1.636    mandelbrot_calculatorxB.mandelbrot_calculatorxI/n2_iteration_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.514    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X72Y130        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDCE (Prop_fdce_C_Q)         0.148     1.662 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[7]/Q
                         net (fo=1, routed)           0.055     1.717    mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s[7]
    SLICE_X72Y130        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.838     2.031    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X72Y130        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[7]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X72Y130        FDCE (Hold_fdce_C_D)         0.023     1.537    mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.571     1.516    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X71Y132        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y132        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[11]/Q
                         net (fo=1, routed)           0.116     1.773    mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s[11]
    SLICE_X70Y132        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.840     2.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X70Y132        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[11]/C
                         clock pessimism             -0.504     1.529    
    SLICE_X70Y132        FDCE (Hold_fdce_C_D)         0.059     1.588    mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.566     1.511    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X75Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDCE (Prop_fdce_C_Q)         0.141     1.652 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s_reg[5]/Q
                         net (fo=1, routed)           0.116     1.768    mandelbrot_calculatorxB.mandelbrot_calculatorxI/cn1_imag_s[5]
    SLICE_X75Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.027    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X75Y129        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[5]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X75Y129        FDCE (Hold_fdce_C_D)         0.070     1.581    mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_imag_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y35   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y26   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y20   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y29   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y30   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y26   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y33   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y26   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y30   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y19   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y131  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_y_address_s_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y131  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_y_address_s_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y131  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_y_address_s_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y131  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_y_address_s_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y131  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_y_address_s_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y131  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_y_address_s_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y131  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_y_address_s_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y131  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_y_address_s_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y132  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_y_address_s_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y132  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_y_address_s_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_x_address_s_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_x_address_s_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_x_address_s_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_x_address_s_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_x_address_s_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_x_address_s_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_x_address_s_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y133  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_x_address_s_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y134  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_x_address_s_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y134  mandelbrot_calculatorxB.mandelbrot_calculatorxI/n1_x_address_s_reg[9]_srl2/CLK



