Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov  5 19:04:51 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file piezo_basic_timing_summary_routed.rpt -pb piezo_basic_timing_summary_routed.pb -rpx piezo_basic_timing_summary_routed.rpx -warn_on_violation
| Design       : piezo_basic
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   27          inf        0.000                      0                   27           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.296ns  (logic 3.969ns (42.693%)  route 5.327ns (57.307%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=14, routed)          2.344     3.868    rst_IBUF
    SLICE_X82Y114        LUT2 (Prop_lut2_I1_O)        0.152     4.020 f  piezo_i_37/O
                         net (fo=2, routed)           0.666     4.686    piezo_i_37_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.332     5.018 r  piezo_i_24/O
                         net (fo=2, routed)           1.128     6.145    piezo_i_24_n_0
    SLICE_X83Y114        LUT4 (Prop_lut4_I3_O)        0.124     6.269 r  piezo_i_14/O
                         net (fo=1, routed)           0.000     6.269    piezo_i_14_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.667 r  piezo_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    piezo_reg_i_4_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 f  piezo_reg_i_3/CO[1]
                         net (fo=14, routed)          1.190     8.014    load
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.329     8.343 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.343    cnt[0]_i_6_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.856 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.856    cnt_reg[0]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    cnt_reg[4]_i_1_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.296 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.296    cnt_reg[8]_i_1_n_6
    SLICE_X84Y115        FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.288ns  (logic 3.961ns (42.644%)  route 5.327ns (57.356%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=14, routed)          2.344     3.868    rst_IBUF
    SLICE_X82Y114        LUT2 (Prop_lut2_I1_O)        0.152     4.020 f  piezo_i_37/O
                         net (fo=2, routed)           0.666     4.686    piezo_i_37_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.332     5.018 r  piezo_i_24/O
                         net (fo=2, routed)           1.128     6.145    piezo_i_24_n_0
    SLICE_X83Y114        LUT4 (Prop_lut4_I3_O)        0.124     6.269 r  piezo_i_14/O
                         net (fo=1, routed)           0.000     6.269    piezo_i_14_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.667 r  piezo_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    piezo_reg_i_4_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 f  piezo_reg_i_3/CO[1]
                         net (fo=14, routed)          1.190     8.014    load
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.329     8.343 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.343    cnt[0]_i_6_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.856 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.856    cnt_reg[0]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    cnt_reg[4]_i_1_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.288 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.288    cnt_reg[8]_i_1_n_4
    SLICE_X84Y115        FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.212ns  (logic 3.885ns (42.171%)  route 5.327ns (57.829%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=14, routed)          2.344     3.868    rst_IBUF
    SLICE_X82Y114        LUT2 (Prop_lut2_I1_O)        0.152     4.020 f  piezo_i_37/O
                         net (fo=2, routed)           0.666     4.686    piezo_i_37_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.332     5.018 r  piezo_i_24/O
                         net (fo=2, routed)           1.128     6.145    piezo_i_24_n_0
    SLICE_X83Y114        LUT4 (Prop_lut4_I3_O)        0.124     6.269 r  piezo_i_14/O
                         net (fo=1, routed)           0.000     6.269    piezo_i_14_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.667 r  piezo_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    piezo_reg_i_4_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 f  piezo_reg_i_3/CO[1]
                         net (fo=14, routed)          1.190     8.014    load
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.329     8.343 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.343    cnt[0]_i_6_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.856 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.856    cnt_reg[0]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    cnt_reg[4]_i_1_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.212 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.212    cnt_reg[8]_i_1_n_5
    SLICE_X84Y115        FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.192ns  (logic 3.865ns (42.045%)  route 5.327ns (57.955%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=14, routed)          2.344     3.868    rst_IBUF
    SLICE_X82Y114        LUT2 (Prop_lut2_I1_O)        0.152     4.020 f  piezo_i_37/O
                         net (fo=2, routed)           0.666     4.686    piezo_i_37_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.332     5.018 r  piezo_i_24/O
                         net (fo=2, routed)           1.128     6.145    piezo_i_24_n_0
    SLICE_X83Y114        LUT4 (Prop_lut4_I3_O)        0.124     6.269 r  piezo_i_14/O
                         net (fo=1, routed)           0.000     6.269    piezo_i_14_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.667 r  piezo_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    piezo_reg_i_4_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 f  piezo_reg_i_3/CO[1]
                         net (fo=14, routed)          1.190     8.014    load
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.329     8.343 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.343    cnt[0]_i_6_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.856 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.856    cnt_reg[0]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.973    cnt_reg[4]_i_1_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.192 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.192    cnt_reg[8]_i_1_n_7
    SLICE_X84Y115        FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.179ns  (logic 3.852ns (41.963%)  route 5.327ns (58.037%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=14, routed)          2.344     3.868    rst_IBUF
    SLICE_X82Y114        LUT2 (Prop_lut2_I1_O)        0.152     4.020 f  piezo_i_37/O
                         net (fo=2, routed)           0.666     4.686    piezo_i_37_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.332     5.018 r  piezo_i_24/O
                         net (fo=2, routed)           1.128     6.145    piezo_i_24_n_0
    SLICE_X83Y114        LUT4 (Prop_lut4_I3_O)        0.124     6.269 r  piezo_i_14/O
                         net (fo=1, routed)           0.000     6.269    piezo_i_14_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.667 r  piezo_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    piezo_reg_i_4_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 f  piezo_reg_i_3/CO[1]
                         net (fo=14, routed)          1.190     8.014    load
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.329     8.343 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.343    cnt[0]_i_6_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.856 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.856    cnt_reg[0]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.179 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.179    cnt_reg[4]_i_1_n_6
    SLICE_X84Y114        FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 3.844ns (41.912%)  route 5.327ns (58.088%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=14, routed)          2.344     3.868    rst_IBUF
    SLICE_X82Y114        LUT2 (Prop_lut2_I1_O)        0.152     4.020 f  piezo_i_37/O
                         net (fo=2, routed)           0.666     4.686    piezo_i_37_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.332     5.018 r  piezo_i_24/O
                         net (fo=2, routed)           1.128     6.145    piezo_i_24_n_0
    SLICE_X83Y114        LUT4 (Prop_lut4_I3_O)        0.124     6.269 r  piezo_i_14/O
                         net (fo=1, routed)           0.000     6.269    piezo_i_14_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.667 r  piezo_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    piezo_reg_i_4_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 f  piezo_reg_i_3/CO[1]
                         net (fo=14, routed)          1.190     8.014    load
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.329     8.343 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.343    cnt[0]_i_6_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.856 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.856    cnt_reg[0]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.171 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.171    cnt_reg[4]_i_1_n_4
    SLICE_X84Y114        FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 3.768ns (41.427%)  route 5.327ns (58.573%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=14, routed)          2.344     3.868    rst_IBUF
    SLICE_X82Y114        LUT2 (Prop_lut2_I1_O)        0.152     4.020 f  piezo_i_37/O
                         net (fo=2, routed)           0.666     4.686    piezo_i_37_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.332     5.018 r  piezo_i_24/O
                         net (fo=2, routed)           1.128     6.145    piezo_i_24_n_0
    SLICE_X83Y114        LUT4 (Prop_lut4_I3_O)        0.124     6.269 r  piezo_i_14/O
                         net (fo=1, routed)           0.000     6.269    piezo_i_14_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.667 r  piezo_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    piezo_reg_i_4_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 f  piezo_reg_i_3/CO[1]
                         net (fo=14, routed)          1.190     8.014    load
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.329     8.343 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.343    cnt[0]_i_6_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.856 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.856    cnt_reg[0]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.095 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.095    cnt_reg[4]_i_1_n_5
    SLICE_X84Y114        FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piezo_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            piezo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.088ns  (logic 4.038ns (44.427%)  route 5.050ns (55.573%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE                         0.000     0.000 r  piezo_reg/C
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  piezo_reg/Q
                         net (fo=2, routed)           5.050     5.506    piezo_OBUF
    Y21                  OBUF (Prop_obuf_I_O)         3.582     9.088 r  piezo_OBUF_inst/O
                         net (fo=0)                   0.000     9.088    piezo
    Y21                                                               r  piezo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.075ns  (logic 3.748ns (41.298%)  route 5.327ns (58.702%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=14, routed)          2.344     3.868    rst_IBUF
    SLICE_X82Y114        LUT2 (Prop_lut2_I1_O)        0.152     4.020 f  piezo_i_37/O
                         net (fo=2, routed)           0.666     4.686    piezo_i_37_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.332     5.018 r  piezo_i_24/O
                         net (fo=2, routed)           1.128     6.145    piezo_i_24_n_0
    SLICE_X83Y114        LUT4 (Prop_lut4_I3_O)        0.124     6.269 r  piezo_i_14/O
                         net (fo=1, routed)           0.000     6.269    piezo_i_14_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.667 r  piezo_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    piezo_reg_i_4_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 f  piezo_reg_i_3/CO[1]
                         net (fo=14, routed)          1.190     8.014    load
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.329     8.343 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.343    cnt[0]_i_6_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.856 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.856    cnt_reg[0]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.075 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.075    cnt_reg[4]_i_1_n_7
    SLICE_X84Y114        FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 3.624ns (40.485%)  route 5.327ns (59.515%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=14, routed)          2.344     3.868    rst_IBUF
    SLICE_X82Y114        LUT2 (Prop_lut2_I1_O)        0.152     4.020 f  piezo_i_37/O
                         net (fo=2, routed)           0.666     4.686    piezo_i_37_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.332     5.018 r  piezo_i_24/O
                         net (fo=2, routed)           1.128     6.145    piezo_i_24_n_0
    SLICE_X83Y114        LUT4 (Prop_lut4_I3_O)        0.124     6.269 r  piezo_i_14/O
                         net (fo=1, routed)           0.000     6.269    piezo_i_14_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.667 r  piezo_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.667    piezo_reg_i_4_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 f  piezo_reg_i_3/CO[1]
                         net (fo=14, routed)          1.190     8.014    load
    SLICE_X84Y113        LUT2 (Prop_lut2_I1_O)        0.329     8.343 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.343    cnt[0]_i_6_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.951 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.951    cnt_reg[0]_i_1_n_4
    SLICE_X84Y113        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piezo_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            piezo_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE                         0.000     0.000 r  piezo_reg/C
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  piezo_reg/Q
                         net (fo=2, routed)           0.170     0.311    piezo_OBUF
    SLICE_X85Y113        LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  piezo_i_1/O
                         net (fo=1, routed)           0.000     0.356    piezo_i_1_n_0
    SLICE_X85Y113        FDCE                                         r  piezo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDCE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X84Y115        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[11]/Q
                         net (fo=3, routed)           0.149     0.313    cnt_reg[11]
    SLICE_X84Y115        LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    cnt[8]_i_2_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    cnt_reg[8]_i_1_n_4
    SLICE_X84Y115        FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDCE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X84Y114        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[7]/Q
                         net (fo=3, routed)           0.161     0.325    cnt_reg[7]
    SLICE_X84Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.370    cnt[4]_i_2_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.434 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.434    cnt_reg[4]_i_1_n_4
    SLICE_X84Y114        FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X84Y113        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[3]/Q
                         net (fo=3, routed)           0.161     0.325    cnt_reg[3]
    SLICE_X84Y113        LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.370    cnt[0]_i_3_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.434 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.434    cnt_reg[0]_i_1_n_4
    SLICE_X84Y113        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDCE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X84Y114        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[4]/Q
                         net (fo=3, routed)           0.175     0.339    cnt_reg[4]
    SLICE_X84Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     0.384    cnt[4]_i_5_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    cnt_reg[4]_i_1_n_7
    SLICE_X84Y114        FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X84Y115        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.175     0.339    cnt_reg[8]
    SLICE_X84Y115        LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     0.384    cnt[8]_i_5_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    cnt_reg[8]_i_1_n_7
    SLICE_X84Y115        FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X84Y113        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[0]/Q
                         net (fo=4, routed)           0.175     0.339    cnt_reg[0]
    SLICE_X84Y113        LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     0.384    cnt[0]_i_6_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    cnt_reg[0]_i_1_n_7
    SLICE_X84Y113        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.302ns (63.272%)  route 0.175ns (36.728%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X84Y113        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[0]/Q
                         net (fo=4, routed)           0.175     0.339    cnt_reg[0]
    SLICE_X84Y113        LUT2 (Prop_lut2_I0_O)        0.043     0.382 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.382    cnt[0]_i_2_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     0.477 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.477    cnt_reg[0]_i_1_n_6
    SLICE_X84Y113        FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDCE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X84Y114        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[4]/Q
                         net (fo=3, routed)           0.175     0.339    cnt_reg[4]
    SLICE_X84Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     0.384    cnt[4]_i_5_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.489 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.489    cnt_reg[4]_i_1_n_6
    SLICE_X84Y114        FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X84Y115        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.175     0.339    cnt_reg[8]
    SLICE_X84Y115        LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     0.384    cnt[8]_i_5_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.489 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.489    cnt_reg[8]_i_1_n_6
    SLICE_X84Y115        FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------





