Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Feb 23 13:42:41 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -hold -nworst 5 -max_paths 5 -file timing_hold.txt
| Design            : wrapper_mux
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0                98760       -0.214       -0.428                       2                131574  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
wrapper_mux|clk          {0.000 0.642}        1.285           778.210         
wrapper_mux|clk_wrapper  {0.000 0.642}        1.285           778.210         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wrapper_mux|clk                0.010        0.000                      0                65964       -0.214       -0.214                       1                 98744  
wrapper_mux|clk_wrapper        0.010        0.000                      0                32796       -0.214       -0.214                       1                 32830  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wrapper_mux|clk
  To Clock:  wrapper_mux|clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.214ns,  Total Violation       -0.214ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_2[1701]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            shift_reg_tap_i/sr_3[1701]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk rise@0.000ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.069ns (36.508%)  route 0.120ns (63.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Net Delay (Source):      2.101ns (routing 1.130ns, distribution 0.971ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.237ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.101     2.931    shift_reg_tap_i/clk_c
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_i/sr_2[1701]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y473       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.000 r  shift_reg_tap_i/sr_2[1701]/Q
                         net (fo=1, routed)           0.120     3.120    shift_reg_tap_i/sr_2[1701]
    SLICE_X105Y471       FDRE                                         r  shift_reg_tap_i/sr_3[1701]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.386     3.527    shift_reg_tap_i/clk_c
    SLICE_X105Y471       FDRE                                         r  shift_reg_tap_i/sr_3[1701]/C
                         clock pessimism             -0.472     3.055    
    SLICE_X105Y471       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     3.110    shift_reg_tap_i/sr_3[1701]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_2[1701]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            shift_reg_tap_i/sr_3[1701]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk rise@0.000ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.069ns (36.508%)  route 0.120ns (63.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Net Delay (Source):      2.101ns (routing 1.130ns, distribution 0.971ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.237ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.101     2.931    shift_reg_tap_i/clk_c
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_i/sr_2[1701]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y473       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.000 f  shift_reg_tap_i/sr_2[1701]/Q
                         net (fo=1, routed)           0.120     3.120    shift_reg_tap_i/sr_2[1701]
    SLICE_X105Y471       FDRE                                         f  shift_reg_tap_i/sr_3[1701]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.386     3.527    shift_reg_tap_i/clk_c
    SLICE_X105Y471       FDRE                                         r  shift_reg_tap_i/sr_3[1701]/C
                         clock pessimism             -0.472     3.055    
    SLICE_X105Y471       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     3.110    shift_reg_tap_i/sr_3[1701]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_2[12100]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            shift_reg_tap_i/sr_3[12100]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk rise@0.000ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.072ns (39.779%)  route 0.109ns (60.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Net Delay (Source):      2.215ns (routing 1.130ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.502ns (routing 1.237ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.215     3.045    shift_reg_tap_i/clk_c
    SLICE_X112Y470       FDRE                                         r  shift_reg_tap_i/sr_2[12100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y470       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.117 r  shift_reg_tap_i/sr_2[12100]/Q
                         net (fo=1, routed)           0.109     3.226    shift_reg_tap_i/sr_2[12100]
    SLICE_X114Y471       FDRE                                         r  shift_reg_tap_i/sr_3[12100]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.502     3.643    shift_reg_tap_i/clk_c
    SLICE_X114Y471       FDRE                                         r  shift_reg_tap_i/sr_3[12100]/C
                         clock pessimism             -0.482     3.161    
    SLICE_X114Y471       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     3.216    shift_reg_tap_i/sr_3[12100]
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_2[12100]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            shift_reg_tap_i/sr_3[12100]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk rise@0.000ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.072ns (39.779%)  route 0.109ns (60.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Net Delay (Source):      2.215ns (routing 1.130ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.502ns (routing 1.237ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.215     3.045    shift_reg_tap_i/clk_c
    SLICE_X112Y470       FDRE                                         r  shift_reg_tap_i/sr_2[12100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y470       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.117 f  shift_reg_tap_i/sr_2[12100]/Q
                         net (fo=1, routed)           0.109     3.226    shift_reg_tap_i/sr_2[12100]
    SLICE_X114Y471       FDRE                                         f  shift_reg_tap_i/sr_3[12100]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.502     3.643    shift_reg_tap_i/clk_c
    SLICE_X114Y471       FDRE                                         r  shift_reg_tap_i/sr_3[12100]/C
                         clock pessimism             -0.482     3.161    
    SLICE_X114Y471       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     3.216    shift_reg_tap_i/sr_3[12100]
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_1[17619]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            shift_reg_tap_i/sr_2[17619]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk rise@0.000ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.072ns (45.570%)  route 0.086ns (54.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Net Delay (Source):      2.171ns (routing 1.130ns, distribution 1.041ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.237ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.171     3.001    shift_reg_tap_i/clk_c
    SLICE_X84Y433        FDRE                                         r  shift_reg_tap_i/sr_1[17619]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y433        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     3.073 r  shift_reg_tap_i/sr_1[17619]/Q
                         net (fo=1, routed)           0.086     3.159    shift_reg_tap_i/sr_1[17619]
    SLICE_X83Y433        FDRE                                         r  shift_reg_tap_i/sr_2[17619]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.434     3.575    shift_reg_tap_i/clk_c
    SLICE_X83Y433        FDRE                                         r  shift_reg_tap_i/sr_2[17619]/C
                         clock pessimism             -0.479     3.096    
    SLICE_X83Y433        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     3.149    shift_reg_tap_i/sr_2[17619]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrapper_mux|clk
Waveform(ns):       { 0.000 0.643 }
Period(ns):         1.285
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         1.285       -0.214     BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X149Y468  shift_reg_tap_i/sr_1[11519]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X106Y488  shift_reg_tap_i/sr_1[1151]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X151Y471  shift_reg_tap_i/sr_1[11520]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X147Y469  shift_reg_tap_i/sr_1[11521]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X151Y471  shift_reg_tap_i/sr_1[11520]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X121Y483  shift_reg_tap_i/sr_1[11528]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X121Y483  shift_reg_tap_i/sr_1[11529]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X123Y490  shift_reg_tap_i/sr_1[11530]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X124Y491  shift_reg_tap_i/sr_1[11531]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X149Y468  shift_reg_tap_i/sr_1[11519]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X149Y468  shift_reg_tap_i/sr_1[11519]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X147Y469  shift_reg_tap_i/sr_1[11521]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X147Y469  shift_reg_tap_i/sr_1[11521]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X145Y470  shift_reg_tap_i/sr_1[11522]/C



---------------------------------------------------------------------------------------------------
From Clock:  wrapper_mux|clk_wrapper
  To Clock:  wrapper_mux|clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.214ns,  Total Violation       -0.214ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 lsfr_1/output_vector[27337]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            lsfr_1/output_vector[27338]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk_wrapper rise@0.000ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.069ns (27.273%)  route 0.184ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.627ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      2.164ns (routing 1.026ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.459ns (routing 1.126ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.833    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.857 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.164     3.021    lsfr_1/clk_wrapper_c
    SLICE_X137Y420       FDRE                                         r  lsfr_1/output_vector[27337]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     3.090 r  lsfr_1/output_vector[27337]/Q
                         net (fo=2, routed)           0.184     3.274    lsfr_1/input_vector[27337]
    SLICE_X138Y417       FDRE                                         r  lsfr_1/output_vector[27338]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.459     3.627    lsfr_1/clk_wrapper_c
    SLICE_X138Y417       FDRE                                         r  lsfr_1/output_vector[27338]/C
                         clock pessimism             -0.417     3.211    
    SLICE_X138Y417       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     3.264    lsfr_1/output_vector[27338]
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 lsfr_1/output_vector[27337]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            lsfr_1/output_vector[27338]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk_wrapper rise@0.000ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.069ns (27.273%)  route 0.184ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.627ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      2.164ns (routing 1.026ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.459ns (routing 1.126ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.833    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.857 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.164     3.021    lsfr_1/clk_wrapper_c
    SLICE_X137Y420       FDRE                                         r  lsfr_1/output_vector[27337]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     3.090 f  lsfr_1/output_vector[27337]/Q
                         net (fo=2, routed)           0.184     3.274    lsfr_1/input_vector[27337]
    SLICE_X138Y417       FDRE                                         f  lsfr_1/output_vector[27338]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.459     3.627    lsfr_1/clk_wrapper_c
    SLICE_X138Y417       FDRE                                         r  lsfr_1/output_vector[27338]/C
                         clock pessimism             -0.417     3.211    
    SLICE_X138Y417       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     3.264    lsfr_1/output_vector[27338]
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 lsfr_1/output_vector[3095]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            lsfr_1/output_vector[3096]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk_wrapper rise@0.000ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.073ns (25.260%)  route 0.216ns (74.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.623ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      2.130ns (routing 1.026ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.455ns (routing 1.126ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.833    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.857 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.130     2.987    lsfr_1/clk_wrapper_c
    SLICE_X72Y478        FDRE                                         r  lsfr_1/output_vector[3095]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y478        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     3.060 r  lsfr_1/output_vector[3095]/Q
                         net (fo=2, routed)           0.216     3.276    lsfr_1/input_vector[3095]
    SLICE_X72Y481        FDRE                                         r  lsfr_1/output_vector[3096]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.455     3.623    lsfr_1/clk_wrapper_c
    SLICE_X72Y481        FDRE                                         r  lsfr_1/output_vector[3096]/C
                         clock pessimism             -0.412     3.212    
    SLICE_X72Y481        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     3.265    lsfr_1/output_vector[3096]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 lsfr_1/output_vector[3095]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            lsfr_1/output_vector[3096]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk_wrapper rise@0.000ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.073ns (25.260%)  route 0.216ns (74.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.623ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      2.130ns (routing 1.026ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.455ns (routing 1.126ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.833    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.857 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.130     2.987    lsfr_1/clk_wrapper_c
    SLICE_X72Y478        FDRE                                         r  lsfr_1/output_vector[3095]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y478        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     3.060 f  lsfr_1/output_vector[3095]/Q
                         net (fo=2, routed)           0.216     3.276    lsfr_1/input_vector[3095]
    SLICE_X72Y481        FDRE                                         f  lsfr_1/output_vector[3096]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.455     3.623    lsfr_1/clk_wrapper_c
    SLICE_X72Y481        FDRE                                         r  lsfr_1/output_vector[3096]/C
                         clock pessimism             -0.412     3.212    
    SLICE_X72Y481        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     3.265    lsfr_1/output_vector[3096]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 lsfr_1/output_vector[15974]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            lsfr_1/output_vector[15975]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk_wrapper rise@0.000ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.070ns (24.390%)  route 0.217ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.706ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      2.218ns (routing 1.026ns, distribution 1.192ns)
  Clock Net Delay (Destination): 2.538ns (routing 1.126ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.833    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.857 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.218     3.075    lsfr_1/clk_wrapper_c
    SLICE_X143Y474       FDRE                                         r  lsfr_1/output_vector[15974]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y474       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.145 r  lsfr_1/output_vector[15974]/Q
                         net (fo=2, routed)           0.217     3.362    lsfr_1/input_vector[15974]
    SLICE_X143Y480       FDRE                                         r  lsfr_1/output_vector[15975]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.538     3.706    lsfr_1/clk_wrapper_c
    SLICE_X143Y480       FDRE                                         r  lsfr_1/output_vector[15975]/C
                         clock pessimism             -0.412     3.295    
    SLICE_X143Y480       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     3.350    lsfr_1/output_vector[15975]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrapper_mux|clk_wrapper
Waveform(ns):       { 0.000 0.643 }
Period(ns):         1.285
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         1.285       -0.214     BUFGCE_X1Y230   clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X105Y495  lsfr_1/output_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X138Y495  lsfr_1/output_vector[10000]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X138Y495  lsfr_1/output_vector[10001]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X138Y495  lsfr_1/output_vector[10002]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X105Y495  lsfr_1/output_vector[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X134Y490  lsfr_1/output_vector[10003]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X134Y490  lsfr_1/output_vector[10004]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X134Y490  lsfr_1/output_vector[10005]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X134Y490  lsfr_1/output_vector[10006]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X157Y432  lsfr_1/output_vector[26106]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X157Y432  lsfr_1/output_vector[26107]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X157Y432  lsfr_1/output_vector[26108]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X157Y432  lsfr_1/output_vector[26109]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X157Y432  lsfr_1/output_vector[26110]/C



