

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu May  2 10:40:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W16_6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  263561|  267433|  263561|  267433|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                         |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop               |  263560|  267432| 23960 ~ 24312 |          -|          -|    11|    no    |
        | + Col_Loop              |   23958|   24310|  2178 ~ 2210  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    2176|    2208|   136 ~ 138   |          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     132|     132|             44|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      42|      42|             14|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      12|      12|              2|          -|          -|     6|    no    |
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 9 6 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 15 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 16 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 17 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 19 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str980) nounwind" [cnn_ap_type/conv_2.cpp:9]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str980)" [cnn_ap_type/conv_2.cpp:9]   --->   Operation 22 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 23 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/conv_2.cpp:41]   --->   Operation 24 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 25 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 26 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 27 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 28 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2981) nounwind" [cnn_ap_type/conv_2.cpp:12]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2981)" [cnn_ap_type/conv_2.cpp:12]   --->   Operation 31 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %c_0 to i7" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 32 'zext' 'zext_ln203' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %phi_mul, %zext_ln203" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 33 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203, i4 0)" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 34 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i11 %tmp_6 to i12" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 35 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 36 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str980, i32 %tmp)" [cnn_ap_type/conv_2.cpp:40]   --->   Operation 37 'specregionend' 'empty_66' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 38 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 39 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 40 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 41 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 42 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3982) nounwind" [cnn_ap_type/conv_2.cpp:15]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3982)" [cnn_ap_type/conv_2.cpp:15]   --->   Operation 45 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 46 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i5 %f_0 to i11" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 47 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i5 %f_0 to i12" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 48 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.63ns)   --->   "%add_ln203_6 = add i12 %zext_ln14, %zext_ln203_11" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 49 'add' 'add_ln203_6' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i12 %add_ln203_6 to i64" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 50 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i16]* %conv_out_V, i64 0, i64 %zext_ln203_12" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 51 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 52 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2981, i32 %tmp_9)" [cnn_ap_type/conv_2.cpp:39]   --->   Operation 53 'specregionend' 'empty_65' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 54 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ 0, %Filter2_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 55 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 56 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 57 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 58 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 59 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 60 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop_begin" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4983) nounwind" [cnn_ap_type/conv_2.cpp:19]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4983)" [cnn_ap_type/conv_2.cpp:19]   --->   Operation 63 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i2 %wr_0 to i5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 64 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 65 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i4 %tmp_5 to i5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 66 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116_1, %zext_ln1116" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 67 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 68 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 69 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i4 %add_ln26 to i8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 70 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.49ns)   --->   "%mul_ln1117 = mul i8 %zext_ln1117, 13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 71 'mul' 'mul_ln1117' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 72 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i10]* @conv_2_bias_V, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 73 'getelementptr' 'conv_2_bias_V_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i10* %conv_2_bias_V_addr, align 2" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 74 'load' 'p_Val2_15' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%w_sum_1 = phi i16 [ %p_Val2_s, %W_Row_Loop_begin ], [ %p_Val2_19, %W_Col_Loop_end ]"   --->   Operation 75 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 76 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 77 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 78 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 79 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 80 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5984) nounwind" [cnn_ap_type/conv_2.cpp:22]   --->   Operation 82 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5984)" [cnn_ap_type/conv_2.cpp:22]   --->   Operation 83 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i2 %wc_0 to i6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 84 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %zext_ln1116_2, %sext_ln1116" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 85 'add' 'add_ln1116' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 86 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 87 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 88 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.87ns)   --->   "%sub_ln1116_1 = sub i7 %p_shl, %tmp_12" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 89 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %c_0, %zext_ln21" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 90 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i4 %add_ln26_1 to i8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 91 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.91ns)   --->   "%add_ln1117 = add i8 %zext_ln1117_1, %mul_ln1117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 92 'add' 'add_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117, i3 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 93 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117, i1 false)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 94 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %tmp_13 to i11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 95 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.63ns)   --->   "%sub_ln1117 = sub i11 %p_shl1_cast, %zext_ln1117_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 96 'sub' 'sub_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (1.76ns)   --->   "br label %6" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 97 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4983, i32 %tmp_1)" [cnn_ap_type/conv_2.cpp:29]   --->   Operation 98 'specregionend' 'empty_63' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 99 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.76>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%p_Val2_19 = phi i16 [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 100 'phi' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %ch, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 101 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 102 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 103 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 104 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i3 %ch_0 to i7" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 106 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i3 %ch_0 to i11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 107 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.87ns)   --->   "%add_ln1116_1 = add i7 %zext_ln1116_3, %sub_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 108 'add' 'add_ln1116_1' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_25_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1116_1, i4 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 109 'bitconcatenate' 'tmp_25_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.63ns)   --->   "%add_ln1116_2 = add i11 %zext_ln203_10, %tmp_25_cast" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 110 'add' 'add_ln1116_2' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i11 %add_ln1116_2 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 111 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%conv_2_weights_V_add = getelementptr [864 x i12]* @conv_2_weights_V, i64 0, i64 %zext_ln1116_5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 112 'getelementptr' 'conv_2_weights_V_add' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.63ns)   --->   "%add_ln1117_1 = add i11 %zext_ln1116_4, %sub_ln1117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 113 'add' 'add_ln1117_1' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i11 %add_ln1117_1 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 114 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [1014 x i16]* %input_V, i64 0, i64 %zext_ln1117_3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 115 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 116 [2/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i12* %conv_2_weights_V_add, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 116 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_7 : Operation 117 [2/2] (3.25ns)   --->   "%input_V_load = load i16* %input_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 117 'load' 'input_V_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1936> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5984, i32 %tmp_2)" [cnn_ap_type/conv_2.cpp:28]   --->   Operation 118 'specregionend' 'empty_62' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 119 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 12.1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6985) nounwind" [cnn_ap_type/conv_2.cpp:25]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i12* %conv_2_weights_V_add, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 121 'load' 'conv_2_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i12 %conv_2_weights_V_loa to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 122 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/2] (3.25ns)   --->   "%input_V_load = load i16* %input_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 123 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1936> <RAM>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %input_V_load to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 124 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i29 %sext_ln1116_1, %sext_ln1118" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 125 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i29 %r_V to i32" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 126 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_19, i10 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 127 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i26 %lhs_V to i33" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 128 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i32 %sext_ln1118_1 to i33" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 129 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (2.55ns)   --->   "%ret_V = add nsw i33 %zext_ln728, %zext_ln703" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 130 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%w_sum_V = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %ret_V, i32 10, i32 25)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 131 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "br label %6" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 7.76>
ST_9 : Operation 133 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i10* %conv_2_bias_V_addr, align 2" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 133 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i10 %p_Val2_15 to i16" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 134 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (2.07ns)   --->   "%tmp_V_4 = add i16 %sext_ln1265, %p_Val2_s" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 135 'add' 'tmp_V_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (2.42ns)   --->   "%icmp_ln885 = icmp eq i16 %tmp_V_4, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 136 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 14.8>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_4, i32 15)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 138 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (2.07ns)   --->   "%tmp_V = sub i16 0, %tmp_V_4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 139 'sub' 'tmp_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.80ns)   --->   "%tmp_V_5 = select i1 %p_Result_24, i16 %tmp_V, i16 %tmp_V_4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 140 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_5, i32 15, i32 0) nounwind" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 141 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 142 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_25, i1 true) nounwind" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 143 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 16, %l" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 144 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i16" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 145 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 146 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_8 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 147 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_8, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 148 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 149 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (1.78ns)   --->   "%sub_ln897 = sub i5 6, %trunc_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 150 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i16" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 151 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i16 -1, %zext_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 152 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_21 = and i16 %tmp_V_5, %lshr_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 153 'and' 'p_Result_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i16 %p_Result_21, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 154 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 155 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 156 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_10, true" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 157 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (2.07ns)   --->   "%add_ln899 = add i16 -53, %trunc_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 158 'add' 'add_ln899' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_5, i16 %add_ln899)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 159 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_22, %xor_ln899" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 160 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 161 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 162 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_10 : Operation 163 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 163 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 164 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 16.8>
ST_11 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i16 %tmp_V_5 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 165 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i16 %tmp_V_5 to i32" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 166 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 167 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 168 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 169 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 170 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 171 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 172 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 173 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 174 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 175 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 176 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 177 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 178 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_11, i11 1023, i11 1022" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 179 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 180 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 181 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 181 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_24, i11 %add_ln915)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 182 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_4, i32 52, i32 63)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 183 'partset' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_26 to double" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 184 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 185 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 186 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln4, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 187 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [2/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 188 'dcmp' 'tmp_3' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 11.4>
ST_12 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 189 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 190 'dcmp' 'tmp_3' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_3" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 191 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter2_Loop_end, label %.critedge" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 192 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_12 : Operation 193 [1/1] (1.76ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 193 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%storemerge = phi i16 [ 0, %.critedge ], [ %tmp_V_4, %_ifconv ]"   --->   Operation 194 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (3.25ns)   --->   "store i16 %storemerge, i16* %conv_out_V_addr, align 2" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1936> <RAM>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3982, i32 %tmp_s)" [cnn_ap_type/conv_2.cpp:38]   --->   Operation 196 'specregionend' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 0111111111111]
r_0                  (phi              ) [ 0010111111111]
phi_mul              (phi              ) [ 0011111111111]
add_ln8              (add              ) [ 0111111111111]
icmp_ln8             (icmp             ) [ 0011111111111]
empty                (speclooptripcount) [ 0000000000000]
r                    (add              ) [ 0111111111111]
br_ln8               (br               ) [ 0000000000000]
specloopname_ln9     (specloopname     ) [ 0000000000000]
tmp                  (specregionbegin  ) [ 0001111111111]
br_ln11              (br               ) [ 0011111111111]
ret_ln41             (ret              ) [ 0000000000000]
c_0                  (phi              ) [ 0001011110000]
icmp_ln11            (icmp             ) [ 0011111111111]
empty_57             (speclooptripcount) [ 0000000000000]
c                    (add              ) [ 0011111111111]
br_ln11              (br               ) [ 0000000000000]
specloopname_ln12    (specloopname     ) [ 0000000000000]
tmp_9                (specregionbegin  ) [ 0000111111111]
zext_ln203           (zext             ) [ 0000000000000]
add_ln203            (add              ) [ 0000000000000]
tmp_6                (bitconcatenate   ) [ 0000000000000]
zext_ln14            (zext             ) [ 0000111111111]
br_ln14              (br               ) [ 0011111111111]
empty_66             (specregionend    ) [ 0000000000000]
br_ln8               (br               ) [ 0111111111111]
f_0                  (phi              ) [ 0000100000000]
icmp_ln14            (icmp             ) [ 0011111111111]
empty_58             (speclooptripcount) [ 0000000000000]
f                    (add              ) [ 0011111111111]
br_ln14              (br               ) [ 0000000000000]
specloopname_ln15    (specloopname     ) [ 0000000000000]
tmp_s                (specregionbegin  ) [ 0000011111111]
zext_ln26            (zext             ) [ 0000011110000]
zext_ln203_10        (zext             ) [ 0000011110000]
zext_ln203_11        (zext             ) [ 0000000000000]
add_ln203_6          (add              ) [ 0000000000000]
zext_ln203_12        (zext             ) [ 0000000000000]
conv_out_V_addr      (getelementptr    ) [ 0000011111111]
br_ln18              (br               ) [ 0011111111111]
empty_65             (specregionend    ) [ 0000000000000]
br_ln11              (br               ) [ 0011111111111]
p_Val2_s             (phi              ) [ 0000011111000]
wr_0                 (phi              ) [ 0000010000000]
zext_ln18            (zext             ) [ 0000000000000]
icmp_ln18            (icmp             ) [ 0011111111111]
empty_59             (speclooptripcount) [ 0000000000000]
wr                   (add              ) [ 0011111111111]
br_ln18              (br               ) [ 0000000000000]
specloopname_ln19    (specloopname     ) [ 0000000000000]
tmp_1                (specregionbegin  ) [ 0000001110000]
zext_ln1116          (zext             ) [ 0000000000000]
tmp_5                (bitconcatenate   ) [ 0000000000000]
zext_ln1116_1        (zext             ) [ 0000000000000]
sub_ln1116           (sub              ) [ 0000000000000]
sext_ln1116          (sext             ) [ 0000001110000]
add_ln26             (add              ) [ 0000000000000]
zext_ln1117          (zext             ) [ 0000000000000]
mul_ln1117           (mul              ) [ 0000001110000]
br_ln21              (br               ) [ 0011111111111]
conv_2_bias_V_addr   (getelementptr    ) [ 0000000001000]
w_sum_1              (phi              ) [ 0011111111111]
wc_0                 (phi              ) [ 0000001000000]
zext_ln21            (zext             ) [ 0000000000000]
icmp_ln21            (icmp             ) [ 0011111111111]
empty_60             (speclooptripcount) [ 0000000000000]
wc                   (add              ) [ 0011111111111]
br_ln21              (br               ) [ 0000000000000]
specloopname_ln22    (specloopname     ) [ 0000000000000]
tmp_2                (specregionbegin  ) [ 0000000110000]
zext_ln1116_2        (zext             ) [ 0000000000000]
add_ln1116           (add              ) [ 0000000000000]
trunc_ln1116         (trunc            ) [ 0000000000000]
p_shl                (bitconcatenate   ) [ 0000000000000]
tmp_12               (bitconcatenate   ) [ 0000000000000]
sub_ln1116_1         (sub              ) [ 0000000110000]
add_ln26_1           (add              ) [ 0000000000000]
zext_ln1117_1        (zext             ) [ 0000000000000]
add_ln1117           (add              ) [ 0000000000000]
p_shl1_cast          (bitconcatenate   ) [ 0000000000000]
tmp_13               (bitconcatenate   ) [ 0000000000000]
zext_ln1117_2        (zext             ) [ 0000000000000]
sub_ln1117           (sub              ) [ 0000000110000]
br_ln24              (br               ) [ 0011111111111]
empty_63             (specregionend    ) [ 0000000000000]
br_ln18              (br               ) [ 0011111111111]
p_Val2_19            (phi              ) [ 0011111111111]
ch_0                 (phi              ) [ 0000000100000]
icmp_ln24            (icmp             ) [ 0011111111111]
empty_61             (speclooptripcount) [ 0000000000000]
ch                   (add              ) [ 0011111111111]
br_ln24              (br               ) [ 0000000000000]
zext_ln1116_3        (zext             ) [ 0000000000000]
zext_ln1116_4        (zext             ) [ 0000000000000]
add_ln1116_1         (add              ) [ 0000000000000]
tmp_25_cast          (bitconcatenate   ) [ 0000000000000]
add_ln1116_2         (add              ) [ 0000000000000]
zext_ln1116_5        (zext             ) [ 0000000000000]
conv_2_weights_V_add (getelementptr    ) [ 0000000010000]
add_ln1117_1         (add              ) [ 0000000000000]
zext_ln1117_3        (zext             ) [ 0000000000000]
input_V_addr         (getelementptr    ) [ 0000000010000]
empty_62             (specregionend    ) [ 0000000000000]
br_ln21              (br               ) [ 0011111111111]
specloopname_ln25    (specloopname     ) [ 0000000000000]
conv_2_weights_V_loa (load             ) [ 0000000000000]
sext_ln1116_1        (sext             ) [ 0000000000000]
input_V_load         (load             ) [ 0000000000000]
sext_ln1118          (sext             ) [ 0000000000000]
r_V                  (mul              ) [ 0000000000000]
sext_ln1118_1        (sext             ) [ 0000000000000]
lhs_V                (bitconcatenate   ) [ 0000000000000]
zext_ln728           (zext             ) [ 0000000000000]
zext_ln703           (zext             ) [ 0000000000000]
ret_V                (add              ) [ 0000000000000]
w_sum_V              (partselect       ) [ 0011111111111]
br_ln24              (br               ) [ 0011111111111]
p_Val2_15            (load             ) [ 0000000000000]
sext_ln1265          (sext             ) [ 0000000000000]
tmp_V_4              (add              ) [ 0000000000111]
icmp_ln885           (icmp             ) [ 0011111111111]
br_ln34              (br               ) [ 0000000000000]
p_Result_24          (bitselect        ) [ 0000000000010]
tmp_V                (sub              ) [ 0000000000000]
tmp_V_5              (select           ) [ 0000000000010]
p_Result_s           (partselect       ) [ 0000000000000]
p_Result_25          (bitconcatenate   ) [ 0000000000000]
l                    (cttz             ) [ 0000000000000]
sub_ln894            (sub              ) [ 0000000000010]
trunc_ln894          (trunc            ) [ 0000000000000]
lsb_index            (add              ) [ 0000000000000]
tmp_8                (partselect       ) [ 0000000000000]
icmp_ln897           (icmp             ) [ 0000000000000]
trunc_ln897          (trunc            ) [ 0000000000000]
sub_ln897            (sub              ) [ 0000000000000]
zext_ln897           (zext             ) [ 0000000000000]
lshr_ln897           (lshr             ) [ 0000000000000]
p_Result_21          (and              ) [ 0000000000000]
icmp_ln897_1         (icmp             ) [ 0000000000000]
a                    (and              ) [ 0000000000000]
tmp_10               (bitselect        ) [ 0000000000000]
xor_ln899            (xor              ) [ 0000000000000]
add_ln899            (add              ) [ 0000000000000]
p_Result_22          (bitselect        ) [ 0000000000000]
and_ln899            (and              ) [ 0000000000000]
or_ln899             (or               ) [ 0000000000000]
or_ln                (bitconcatenate   ) [ 0000000000010]
icmp_ln908           (icmp             ) [ 0000000000010]
trunc_ln893          (trunc            ) [ 0000000000010]
m                    (zext             ) [ 0000000000000]
zext_ln907_1         (zext             ) [ 0000000000000]
add_ln908            (add              ) [ 0000000000000]
lshr_ln908           (lshr             ) [ 0000000000000]
zext_ln908           (zext             ) [ 0000000000000]
sub_ln908            (sub              ) [ 0000000000000]
zext_ln908_1         (zext             ) [ 0000000000000]
shl_ln908            (shl              ) [ 0000000000000]
m_1                  (select           ) [ 0000000000000]
zext_ln911           (zext             ) [ 0000000000000]
m_2                  (add              ) [ 0000000000000]
m_5                  (partselect       ) [ 0000000000000]
m_6                  (zext             ) [ 0000000000000]
tmp_11               (bitselect        ) [ 0000000000000]
select_ln915         (select           ) [ 0000000000000]
sub_ln915            (sub              ) [ 0000000000000]
add_ln915            (add              ) [ 0000000000000]
tmp_4                (bitconcatenate   ) [ 0000000000000]
p_Result_26          (partset          ) [ 0000000000000]
bitcast_ln729        (bitcast          ) [ 0011111111001]
trunc_ln4            (partselect       ) [ 0000000000000]
icmp_ln924           (icmp             ) [ 0011111111001]
icmp_ln924_1         (icmp             ) [ 0011111111001]
or_ln924             (or               ) [ 0000000000000]
tmp_3                (dcmp             ) [ 0000000000000]
and_ln924            (and              ) [ 0011111111111]
br_ln34              (br               ) [ 0000000000000]
br_ln0               (br               ) [ 0000000000000]
storemerge           (phi              ) [ 0000000000001]
store_ln35           (store            ) [ 0000000000000]
empty_64             (specregionend    ) [ 0000000000000]
br_ln14              (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str980"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2981"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3982"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4983"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5984"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6985"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="conv_out_V_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="12" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="conv_2_bias_V_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="1"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="conv_2_weights_V_add_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="11" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_V_add/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="input_V_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="0"/>
<pin id="193" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_V_loa/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln35_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="5"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 "/>
</bind>
</comp>

<comp id="213" class="1005" name="r_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="r_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="phi_mul_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="1"/>
<pin id="227" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="phi_mul_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="c_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="c_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="f_0_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="f_0_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="p_Val2_s_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Val2_s_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="16" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="wr_0_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="1"/>
<pin id="274" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="wr_0_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="2" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="283" class="1005" name="w_sum_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="w_sum_1_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="16" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="wc_0_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="1"/>
<pin id="297" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="wc_0_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="2" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="306" class="1005" name="p_Val2_19_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="1"/>
<pin id="308" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Val2_19_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="16" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_19/7 "/>
</bind>
</comp>

<comp id="318" class="1005" name="ch_0_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="1"/>
<pin id="320" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="ch_0_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="329" class="1005" name="storemerge_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="331" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="storemerge_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="16" slack="3"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/12 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln8_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln8_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="r_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln11_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="c_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln203_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln203_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="1"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_6_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln14_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln14_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="f_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln26_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln203_10_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln203_11_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln203_6_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="1"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_6/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln203_12_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln18_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln18_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="wr_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln1116_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="0"/>
<pin id="449" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="2" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln1116_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sub_ln1116_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln1116_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln26_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="0" index="1" bw="4" slack="3"/>
<pin id="476" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln1117_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="mul_ln1117_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1117/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln21_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln21_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="wc_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln1116_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln1116_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="1"/>
<pin id="512" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln1116_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_shl_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_12_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="6" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sub_ln1116_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="0" index="1" bw="7" slack="0"/>
<pin id="537" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_1/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln26_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="3"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln1117_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln1117_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="1"/>
<pin id="553" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_shl1_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_13_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln1117_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sub_ln1117_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="0"/>
<pin id="577" dir="0" index="1" bw="9" slack="0"/>
<pin id="578" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln24_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="ch_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln1116_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln1116_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="0"/>
<pin id="599" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln1116_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="0"/>
<pin id="603" dir="0" index="1" bw="7" slack="1"/>
<pin id="604" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_25_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="11" slack="0"/>
<pin id="608" dir="0" index="1" bw="7" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25_cast/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln1116_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="3"/>
<pin id="616" dir="0" index="1" bw="11" slack="0"/>
<pin id="617" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_2/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln1116_5_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_5/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln1117_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="0" index="1" bw="11" slack="1"/>
<pin id="627" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln1117_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln1116_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="12" slack="0"/>
<pin id="636" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln1118_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="0"/>
<pin id="640" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sext_ln1118_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="28" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="lhs_V_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="26" slack="0"/>
<pin id="647" dir="0" index="1" bw="16" slack="1"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln728_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="26" slack="0"/>
<pin id="655" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln703_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="28" slack="0"/>
<pin id="659" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="ret_V_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="26" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="w_sum_V_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="0"/>
<pin id="669" dir="0" index="1" bw="33" slack="0"/>
<pin id="670" dir="0" index="2" bw="5" slack="0"/>
<pin id="671" dir="0" index="3" bw="6" slack="0"/>
<pin id="672" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sext_ln1265_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="10" slack="0"/>
<pin id="679" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_V_4_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="1"/>
<pin id="684" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="icmp_ln885_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="p_Result_24_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="1"/>
<pin id="696" dir="0" index="2" bw="5" slack="0"/>
<pin id="697" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/10 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_V_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="16" slack="1"/>
<pin id="703" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/10 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_V_5_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="16" slack="0"/>
<pin id="708" dir="0" index="2" bw="16" slack="1"/>
<pin id="709" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_Result_s_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="0" index="1" bw="16" slack="0"/>
<pin id="715" dir="0" index="2" bw="5" slack="0"/>
<pin id="716" dir="0" index="3" bw="1" slack="0"/>
<pin id="717" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_Result_25_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="0" index="2" bw="16" slack="0"/>
<pin id="726" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/10 "/>
</bind>
</comp>

<comp id="730" class="1004" name="l_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/10 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sub_ln894_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="6" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/10 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln894_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/10 "/>
</bind>
</comp>

<comp id="748" class="1004" name="lsb_index_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/10 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_8_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="31" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="0"/>
<pin id="757" dir="0" index="2" bw="1" slack="0"/>
<pin id="758" dir="0" index="3" bw="6" slack="0"/>
<pin id="759" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln897_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="31" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="trunc_ln897_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sub_ln897_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="0"/>
<pin id="776" dir="0" index="1" bw="5" slack="0"/>
<pin id="777" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln897_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="0"/>
<pin id="782" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/10 "/>
</bind>
</comp>

<comp id="784" class="1004" name="lshr_ln897_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="5" slack="0"/>
<pin id="787" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="p_Result_21_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="0"/>
<pin id="793" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_21/10 "/>
</bind>
</comp>

<comp id="796" class="1004" name="icmp_ln897_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/10 "/>
</bind>
</comp>

<comp id="802" class="1004" name="a_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/10 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_10_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="0" index="2" bw="6" slack="0"/>
<pin id="812" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="816" class="1004" name="xor_ln899_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="add_ln899_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="0"/>
<pin id="824" dir="0" index="1" bw="16" slack="0"/>
<pin id="825" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_Result_22_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="16" slack="0"/>
<pin id="831" dir="0" index="2" bw="16" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="and_ln899_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="or_ln899_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="or_ln_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/10 "/>
</bind>
</comp>

<comp id="856" class="1004" name="icmp_ln908_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="trunc_ln893_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="m_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="1"/>
<pin id="868" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln907_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_1/11 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln908_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="7" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="1"/>
<pin id="875" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/11 "/>
</bind>
</comp>

<comp id="877" class="1004" name="lshr_ln908_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="0"/>
<pin id="879" dir="0" index="1" bw="32" slack="0"/>
<pin id="880" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/11 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln908_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/11 "/>
</bind>
</comp>

<comp id="887" class="1004" name="sub_ln908_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="7" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="1"/>
<pin id="890" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/11 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln908_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/11 "/>
</bind>
</comp>

<comp id="896" class="1004" name="shl_ln908_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/11 "/>
</bind>
</comp>

<comp id="902" class="1004" name="m_1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="0" index="1" bw="32" slack="0"/>
<pin id="905" dir="0" index="2" bw="64" slack="0"/>
<pin id="906" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/11 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln911_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/11 "/>
</bind>
</comp>

<comp id="912" class="1004" name="m_2_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="0" index="1" bw="64" slack="0"/>
<pin id="915" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/11 "/>
</bind>
</comp>

<comp id="918" class="1004" name="m_5_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="63" slack="0"/>
<pin id="920" dir="0" index="1" bw="64" slack="0"/>
<pin id="921" dir="0" index="2" bw="1" slack="0"/>
<pin id="922" dir="0" index="3" bw="7" slack="0"/>
<pin id="923" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/11 "/>
</bind>
</comp>

<comp id="928" class="1004" name="m_6_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="63" slack="0"/>
<pin id="930" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/11 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_11_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="64" slack="0"/>
<pin id="935" dir="0" index="2" bw="7" slack="0"/>
<pin id="936" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="940" class="1004" name="select_ln915_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="11" slack="0"/>
<pin id="943" dir="0" index="2" bw="11" slack="0"/>
<pin id="944" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/11 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sub_ln915_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="0"/>
<pin id="950" dir="0" index="1" bw="11" slack="1"/>
<pin id="951" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/11 "/>
</bind>
</comp>

<comp id="953" class="1004" name="add_ln915_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="11" slack="0"/>
<pin id="955" dir="0" index="1" bw="11" slack="0"/>
<pin id="956" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/11 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_4_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="12" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="1"/>
<pin id="962" dir="0" index="2" bw="11" slack="0"/>
<pin id="963" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="966" class="1004" name="p_Result_26_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="0"/>
<pin id="968" dir="0" index="1" bw="63" slack="0"/>
<pin id="969" dir="0" index="2" bw="12" slack="0"/>
<pin id="970" dir="0" index="3" bw="7" slack="0"/>
<pin id="971" dir="0" index="4" bw="7" slack="0"/>
<pin id="972" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/11 "/>
</bind>
</comp>

<comp id="978" class="1004" name="bitcast_ln729_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="0"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/11 "/>
</bind>
</comp>

<comp id="983" class="1004" name="trunc_ln4_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="52" slack="0"/>
<pin id="985" dir="0" index="1" bw="64" slack="0"/>
<pin id="986" dir="0" index="2" bw="1" slack="0"/>
<pin id="987" dir="0" index="3" bw="7" slack="0"/>
<pin id="988" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/11 "/>
</bind>
</comp>

<comp id="993" class="1004" name="icmp_ln924_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="11" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/11 "/>
</bind>
</comp>

<comp id="999" class="1004" name="icmp_ln924_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="52" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_1/11 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="or_ln924_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="0" index="1" bw="1" slack="1"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/12 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="and_ln924_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/12 "/>
</bind>
</comp>

<comp id="1015" class="1007" name="r_V_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="12" slack="0"/>
<pin id="1017" dir="0" index="1" bw="16" slack="0"/>
<pin id="1018" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="add_ln8_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="7" slack="0"/>
<pin id="1024" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="r_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="0"/>
<pin id="1032" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1038" class="1005" name="c_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="4" slack="0"/>
<pin id="1040" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1043" class="1005" name="zext_ln14_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="12" slack="1"/>
<pin id="1045" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="f_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="5" slack="0"/>
<pin id="1053" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1056" class="1005" name="zext_ln26_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="64" slack="1"/>
<pin id="1058" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="zext_ln203_10_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="11" slack="3"/>
<pin id="1063" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln203_10 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="conv_out_V_addr_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="11" slack="5"/>
<pin id="1068" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="1074" class="1005" name="wr_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="2" slack="0"/>
<pin id="1076" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1079" class="1005" name="sext_ln1116_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="6" slack="1"/>
<pin id="1081" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="mul_ln1117_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="1"/>
<pin id="1086" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1117 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="conv_2_bias_V_addr_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="4" slack="1"/>
<pin id="1091" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_V_addr "/>
</bind>
</comp>

<comp id="1097" class="1005" name="wc_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="2" slack="0"/>
<pin id="1099" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1102" class="1005" name="sub_ln1116_1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="7" slack="1"/>
<pin id="1104" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1116_1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="sub_ln1117_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="11" slack="1"/>
<pin id="1109" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="ch_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="3" slack="0"/>
<pin id="1117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1120" class="1005" name="conv_2_weights_V_add_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="10" slack="1"/>
<pin id="1122" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_V_add "/>
</bind>
</comp>

<comp id="1125" class="1005" name="input_V_addr_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="10" slack="1"/>
<pin id="1127" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1130" class="1005" name="w_sum_V_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_V_4_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="16" slack="1"/>
<pin id="1137" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="icmp_ln885_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="3"/>
<pin id="1145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="p_Result_24_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="1"/>
<pin id="1149" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp_V_5_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="1"/>
<pin id="1154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="sub_ln894_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="or_ln_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1169" class="1005" name="icmp_ln908_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="trunc_ln893_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="11" slack="1"/>
<pin id="1176" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="bitcast_ln729_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="64" slack="1"/>
<pin id="1181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="icmp_ln924_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="icmp_ln924_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="182" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="189" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="293"><net_src comp="260" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="316"><net_src comp="283" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="344"><net_src comp="160" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="229" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="12" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="217" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="217" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="20" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="241" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="14" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="241" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="20" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="241" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="225" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="30" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="8" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="253" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="253" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="253" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="253" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="253" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="434"><net_src comp="276" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="276" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="50" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="276" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="276" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="276" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="48" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="447" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="431" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="213" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="60" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="299" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="299" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="299" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="54" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="299" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="64" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="66" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="509" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="70" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="518" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="526" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="237" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="489" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="72" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="66" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="568"><net_src comp="74" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="550" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="70" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="555" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="322" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="76" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="322" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="80" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="322" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="322" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="593" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="611"><net_src comp="30" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="8" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="606" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="628"><net_src comp="597" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="637"><net_src comp="196" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="202" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="650"><net_src comp="84" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="306" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="86" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="642" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="653" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="657" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="673"><net_src comp="88" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="90" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="92" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="176" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="260" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="46" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="94" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="96" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="46" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="710"><net_src comp="693" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="718"><net_src comp="98" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="705" pin="3"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="96" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="721"><net_src comp="100" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="727"><net_src comp="102" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="104" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="712" pin="4"/><net_sink comp="722" pin=2"/></net>

<net id="735"><net_src comp="106" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="722" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="108" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="110" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="730" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="112" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="738" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="760"><net_src comp="114" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="748" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="116" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="763"><net_src comp="118" pin="0"/><net_sink comp="754" pin=3"/></net>

<net id="768"><net_src comp="754" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="120" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="738" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="122" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="104" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="780" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="705" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="784" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="46" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="764" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="796" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="124" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="748" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="118" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="820"><net_src comp="808" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="108" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="126" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="744" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="128" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="705" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="822" pin="2"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="816" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="802" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="130" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="120" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="842" pin="2"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="748" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="100" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="730" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="876"><net_src comp="132" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="881"><net_src comp="869" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="872" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="134" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="887" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="866" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="892" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="883" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="908"><net_src comp="896" pin="2"/><net_sink comp="902" pin=2"/></net>

<net id="916"><net_src comp="909" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="902" pin="3"/><net_sink comp="912" pin=1"/></net>

<net id="924"><net_src comp="136" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="912" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="926"><net_src comp="116" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="927"><net_src comp="138" pin="0"/><net_sink comp="918" pin=3"/></net>

<net id="931"><net_src comp="918" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="937"><net_src comp="140" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="912" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="134" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="945"><net_src comp="932" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="142" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="947"><net_src comp="144" pin="0"/><net_sink comp="940" pin=2"/></net>

<net id="952"><net_src comp="146" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="957"><net_src comp="948" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="940" pin="3"/><net_sink comp="953" pin=1"/></net>

<net id="964"><net_src comp="148" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="953" pin="2"/><net_sink comp="959" pin=2"/></net>

<net id="973"><net_src comp="150" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="928" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="959" pin="3"/><net_sink comp="966" pin=2"/></net>

<net id="976"><net_src comp="152" pin="0"/><net_sink comp="966" pin=3"/></net>

<net id="977"><net_src comp="138" pin="0"/><net_sink comp="966" pin=4"/></net>

<net id="981"><net_src comp="966" pin="5"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="989"><net_src comp="154" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="912" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="991"><net_src comp="116" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="992"><net_src comp="152" pin="0"/><net_sink comp="983" pin=3"/></net>

<net id="997"><net_src comp="953" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="156" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="983" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="158" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1013"><net_src comp="1005" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="340" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="634" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="638" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1021"><net_src comp="1015" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="1025"><net_src comp="345" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1033"><net_src comp="357" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1041"><net_src comp="369" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1046"><net_src comp="393" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1054"><net_src comp="403" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1059"><net_src comp="409" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1064"><net_src comp="413" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1069"><net_src comp="162" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1077"><net_src comp="441" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1082"><net_src comp="469" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1087"><net_src comp="483" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1092"><net_src comp="169" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1100"><net_src comp="499" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1105"><net_src comp="534" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1110"><net_src comp="575" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1118"><net_src comp="587" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1123"><net_src comp="182" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1128"><net_src comp="189" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1133"><net_src comp="667" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1138"><net_src comp="681" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1141"><net_src comp="1135" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="1142"><net_src comp="1135" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1146"><net_src comp="687" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="693" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1155"><net_src comp="705" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1161"><net_src comp="738" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1167"><net_src comp="848" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1172"><net_src comp="856" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1177"><net_src comp="862" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1182"><net_src comp="978" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1187"><net_src comp="993" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1192"><net_src comp="999" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="1005" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {12 }
 - Input state : 
	Port: conv_2 : input_V | {7 8 }
	Port: conv_2 : conv_2_weights_V | {7 8 }
	Port: conv_2 : conv_2_bias_V | {5 9 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln203 : 1
		add_ln203 : 2
		tmp_6 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln203_10 : 1
		zext_ln203_11 : 1
		add_ln203_6 : 2
		zext_ln203_12 : 3
		conv_out_V_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln1116 : 1
		tmp_5 : 1
		zext_ln1116_1 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln26 : 2
		zext_ln1117 : 3
		mul_ln1117 : 4
		p_Val2_15 : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln1116_2 : 1
		add_ln1116 : 2
		trunc_ln1116 : 3
		p_shl : 4
		tmp_12 : 3
		sub_ln1116_1 : 5
		add_ln26_1 : 2
		zext_ln1117_1 : 3
		add_ln1117 : 4
		p_shl1_cast : 5
		tmp_13 : 5
		zext_ln1117_2 : 6
		sub_ln1117 : 7
	State 7
		icmp_ln24 : 1
		ch : 1
		br_ln24 : 2
		zext_ln1116_3 : 1
		zext_ln1116_4 : 1
		add_ln1116_1 : 2
		tmp_25_cast : 3
		add_ln1116_2 : 4
		zext_ln1116_5 : 5
		conv_2_weights_V_add : 6
		add_ln1117_1 : 2
		zext_ln1117_3 : 3
		input_V_addr : 4
		conv_2_weights_V_loa : 7
		input_V_load : 5
	State 8
		sext_ln1116_1 : 1
		sext_ln1118 : 1
		r_V : 2
		sext_ln1118_1 : 3
		zext_ln728 : 1
		zext_ln703 : 4
		ret_V : 5
		w_sum_V : 6
	State 9
		sext_ln1265 : 1
		tmp_V_4 : 2
		icmp_ln885 : 3
		br_ln34 : 4
	State 10
		tmp_V_5 : 1
		p_Result_s : 2
		p_Result_25 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_8 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_21 : 10
		icmp_ln897_1 : 10
		a : 11
		tmp_10 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_22 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 11
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_1 : 1
		shl_ln908 : 2
		m_1 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_11 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_4 : 8
		p_Result_26 : 9
		bitcast_ln729 : 10
		trunc_ln4 : 5
		icmp_ln924 : 8
		icmp_ln924_1 : 6
		tmp_3 : 11
	State 12
		and_ln924 : 1
		br_ln34 : 1
		storemerge : 2
		store_ln35 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_340      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_345    |    0    |    0    |    15   |
|          |       r_fu_357       |    0    |    0    |    13   |
|          |       c_fu_369       |    0    |    0    |    13   |
|          |   add_ln203_fu_379   |    0    |    0    |    15   |
|          |       f_fu_403       |    0    |    0    |    15   |
|          |  add_ln203_6_fu_421  |    0    |    0    |    13   |
|          |       wr_fu_441      |    0    |    0    |    10   |
|          |    add_ln26_fu_473   |    0    |    0    |    13   |
|          |       wc_fu_499      |    0    |    0    |    10   |
|          |   add_ln1116_fu_509  |    0    |    0    |    15   |
|          |   add_ln26_1_fu_540  |    0    |    0    |    13   |
|    add   |   add_ln1117_fu_550  |    0    |    0    |    15   |
|          |       ch_fu_587      |    0    |    0    |    12   |
|          |  add_ln1116_1_fu_601 |    0    |    0    |    15   |
|          |  add_ln1116_2_fu_614 |    0    |    0    |    13   |
|          |  add_ln1117_1_fu_624 |    0    |    0    |    13   |
|          |     ret_V_fu_661     |    0    |    0    |    39   |
|          |    tmp_V_4_fu_681    |    0    |    0    |    23   |
|          |   lsb_index_fu_748   |    0    |    0    |    39   |
|          |   add_ln899_fu_822   |    0    |    0    |    23   |
|          |   add_ln908_fu_872   |    0    |    0    |    39   |
|          |      m_2_fu_912      |    0    |    0    |    71   |
|          |   add_ln915_fu_953   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_463  |    0    |    0    |    13   |
|          |  sub_ln1116_1_fu_534 |    0    |    0    |    15   |
|          |   sub_ln1117_fu_575  |    0    |    0    |    13   |
|    sub   |     tmp_V_fu_700     |    0    |    0    |    23   |
|          |   sub_ln894_fu_738   |    0    |    0    |    39   |
|          |   sub_ln897_fu_774   |    0    |    0    |    15   |
|          |   sub_ln908_fu_887   |    0    |    0    |    39   |
|          |   sub_ln915_fu_948   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_351   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_363   |    0    |    0    |    9    |
|          |   icmp_ln14_fu_397   |    0    |    0    |    11   |
|          |   icmp_ln18_fu_435   |    0    |    0    |    8    |
|          |   icmp_ln21_fu_493   |    0    |    0    |    8    |
|   icmp   |   icmp_ln24_fu_581   |    0    |    0    |    9    |
|          |   icmp_ln885_fu_687  |    0    |    0    |    13   |
|          |   icmp_ln897_fu_764  |    0    |    0    |    18   |
|          |  icmp_ln897_1_fu_796 |    0    |    0    |    13   |
|          |   icmp_ln908_fu_856  |    0    |    0    |    18   |
|          |   icmp_ln924_fu_993  |    0    |    0    |    13   |
|          |  icmp_ln924_1_fu_999 |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_784  |    0    |    0    |    12   |
|          |   lshr_ln908_fu_877  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln908_fu_896   |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_5_fu_705    |    0    |    0    |    16   |
|  select  |      m_1_fu_902      |    0    |    0    |    64   |
|          |  select_ln915_fu_940 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_730       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_21_fu_790  |    0    |    0    |    16   |
|    and   |       a_fu_802       |    0    |    0    |    2    |
|          |   and_ln899_fu_836   |    0    |    0    |    2    |
|          |   and_ln924_fu_1009  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1117_fu_483  |    0    |    0    |    17   |
|          |      r_V_fu_1015     |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln899_fu_842   |    0    |    0    |    2    |
|          |   or_ln924_fu_1005   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln899_fu_816   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_375  |    0    |    0    |    0    |
|          |   zext_ln14_fu_393   |    0    |    0    |    0    |
|          |   zext_ln26_fu_409   |    0    |    0    |    0    |
|          | zext_ln203_10_fu_413 |    0    |    0    |    0    |
|          | zext_ln203_11_fu_417 |    0    |    0    |    0    |
|          | zext_ln203_12_fu_426 |    0    |    0    |    0    |
|          |   zext_ln18_fu_431   |    0    |    0    |    0    |
|          |  zext_ln1116_fu_447  |    0    |    0    |    0    |
|          | zext_ln1116_1_fu_459 |    0    |    0    |    0    |
|          |  zext_ln1117_fu_479  |    0    |    0    |    0    |
|          |   zext_ln21_fu_489   |    0    |    0    |    0    |
|          | zext_ln1116_2_fu_505 |    0    |    0    |    0    |
|          | zext_ln1117_1_fu_546 |    0    |    0    |    0    |
|   zext   | zext_ln1117_2_fu_571 |    0    |    0    |    0    |
|          | zext_ln1116_3_fu_593 |    0    |    0    |    0    |
|          | zext_ln1116_4_fu_597 |    0    |    0    |    0    |
|          | zext_ln1116_5_fu_619 |    0    |    0    |    0    |
|          | zext_ln1117_3_fu_629 |    0    |    0    |    0    |
|          |   zext_ln728_fu_653  |    0    |    0    |    0    |
|          |   zext_ln703_fu_657  |    0    |    0    |    0    |
|          |   zext_ln897_fu_780  |    0    |    0    |    0    |
|          |       m_fu_866       |    0    |    0    |    0    |
|          |  zext_ln907_1_fu_869 |    0    |    0    |    0    |
|          |   zext_ln908_fu_883  |    0    |    0    |    0    |
|          |  zext_ln908_1_fu_892 |    0    |    0    |    0    |
|          |   zext_ln911_fu_909  |    0    |    0    |    0    |
|          |      m_6_fu_928      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_6_fu_385     |    0    |    0    |    0    |
|          |     tmp_5_fu_451     |    0    |    0    |    0    |
|          |     p_shl_fu_518     |    0    |    0    |    0    |
|          |     tmp_12_fu_526    |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_555  |    0    |    0    |    0    |
|bitconcatenate|     tmp_13_fu_563    |    0    |    0    |    0    |
|          |  tmp_25_cast_fu_606  |    0    |    0    |    0    |
|          |     lhs_V_fu_645     |    0    |    0    |    0    |
|          |  p_Result_25_fu_722  |    0    |    0    |    0    |
|          |     or_ln_fu_848     |    0    |    0    |    0    |
|          |     tmp_4_fu_959     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_469  |    0    |    0    |    0    |
|          | sext_ln1116_1_fu_634 |    0    |    0    |    0    |
|   sext   |  sext_ln1118_fu_638  |    0    |    0    |    0    |
|          | sext_ln1118_1_fu_642 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_677  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln1116_fu_514 |    0    |    0    |    0    |
|   trunc  |  trunc_ln894_fu_744  |    0    |    0    |    0    |
|          |  trunc_ln897_fu_770  |    0    |    0    |    0    |
|          |  trunc_ln893_fu_862  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    w_sum_V_fu_667    |    0    |    0    |    0    |
|          |   p_Result_s_fu_712  |    0    |    0    |    0    |
|partselect|     tmp_8_fu_754     |    0    |    0    |    0    |
|          |      m_5_fu_918      |    0    |    0    |    0    |
|          |   trunc_ln4_fu_983   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_24_fu_693  |    0    |    0    |    0    |
| bitselect|     tmp_10_fu_808    |    0    |    0    |    0    |
|          |  p_Result_22_fu_828  |    0    |    0    |    0    |
|          |     tmp_11_fu_932    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_26_fu_966  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   170   |   1639  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln8_reg_1022      |    7   |
|    bitcast_ln729_reg_1179   |   64   |
|         c_0_reg_237         |    4   |
|          c_reg_1038         |    4   |
|         ch_0_reg_318        |    3   |
|         ch_reg_1115         |    3   |
| conv_2_bias_V_addr_reg_1089 |    4   |
|conv_2_weights_V_add_reg_1120|   10   |
|   conv_out_V_addr_reg_1066  |   11   |
|         f_0_reg_249         |    5   |
|          f_reg_1051         |    5   |
|     icmp_ln885_reg_1143     |    1   |
|     icmp_ln908_reg_1169     |    1   |
|    icmp_ln924_1_reg_1189    |    1   |
|     icmp_ln924_reg_1184     |    1   |
|    input_V_addr_reg_1125    |   10   |
|     mul_ln1117_reg_1084     |    8   |
|        or_ln_reg_1164       |   32   |
|     p_Result_24_reg_1147    |    1   |
|      p_Val2_19_reg_306      |   16   |
|       p_Val2_s_reg_260      |   16   |
|       phi_mul_reg_225       |    7   |
|         r_0_reg_213         |    4   |
|          r_reg_1030         |    4   |
|     sext_ln1116_reg_1079    |    6   |
|      storemerge_reg_329     |   16   |
|    sub_ln1116_1_reg_1102    |    7   |
|     sub_ln1117_reg_1107     |   11   |
|      sub_ln894_reg_1158     |   32   |
|       tmp_V_4_reg_1135      |   16   |
|       tmp_V_5_reg_1152      |   16   |
|     trunc_ln893_reg_1174    |   11   |
|       w_sum_1_reg_283       |   16   |
|       w_sum_V_reg_1130      |   16   |
|         wc_0_reg_295        |    2   |
|         wc_reg_1097         |    2   |
|         wr_0_reg_272        |    2   |
|         wr_reg_1074         |    2   |
|      zext_ln14_reg_1043     |   12   |
|    zext_ln203_10_reg_1061   |   11   |
|      zext_ln26_reg_1056     |   64   |
+-----------------------------+--------+
|            Total            |   464  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_176 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_196 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_202 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_213    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_225  |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_237    |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_260 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_340    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   238  ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   170  |  1639  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   464  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   634  |  1711  |
+-----------+--------+--------+--------+--------+
