--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Org-Sword.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10218 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.319ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X61Y53.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.911ns (Levels of Logic = 7)
  Clock Path Skew:      -0.373ns (0.988 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X68Y42.B1      net (fanout=1)        0.846   ram_data_out<26>
    SLICE_X68Y42.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X68Y42.C6      net (fanout=3)        0.112   Data_in<26>
    SLICE_X68Y42.CMUX    Tilo                  0.239   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X59Y50.A2      net (fanout=13)       1.239   Disp_num<26>
    SLICE_X59Y50.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X61Y52.B1      net (fanout=2)        0.625   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X61Y52.B       Tilo                  0.043   U6/XLXN_390<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X61Y52.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X61Y52.A       Tilo                  0.043   U6/XLXN_390<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X61Y53.D1      net (fanout=1)        0.444   U6/XLXN_390<12>
    SLICE_X61Y53.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X61Y53.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X61Y53.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (2.263ns logic, 3.648ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 7)
  Clock Path Skew:      -0.373ns (0.988 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X68Y41.B2      net (fanout=1)        0.748   ram_data_out<24>
    SLICE_X68Y41.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X68Y41.C6      net (fanout=3)        0.113   Data_in<24>
    SLICE_X68Y41.CMUX    Tilo                  0.239   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X59Y50.A1      net (fanout=13)       0.996   Disp_num<24>
    SLICE_X59Y50.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X61Y52.B1      net (fanout=2)        0.625   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X61Y52.B       Tilo                  0.043   U6/XLXN_390<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X61Y52.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X61Y52.A       Tilo                  0.043   U6/XLXN_390<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X61Y53.D1      net (fanout=1)        0.444   U6/XLXN_390<12>
    SLICE_X61Y53.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X61Y53.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X61Y53.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (2.263ns logic, 3.308ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 7)
  Clock Path Skew:      -0.373ns (0.988 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X67Y42.B1      net (fanout=1)        0.926   ram_data_out<27>
    SLICE_X67Y42.B       Tilo                  0.043   Data_in<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X67Y42.C6      net (fanout=3)        0.105   Data_in<27>
    SLICE_X67Y42.CMUX    Tilo                  0.244   Data_in<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X59Y50.A3      net (fanout=13)       0.780   Disp_num<27>
    SLICE_X59Y50.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X61Y52.B1      net (fanout=2)        0.625   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X61Y52.B       Tilo                  0.043   U6/XLXN_390<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X61Y52.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X61Y52.A       Tilo                  0.043   U6/XLXN_390<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X61Y53.D1      net (fanout=1)        0.444   U6/XLXN_390<12>
    SLICE_X61Y53.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X61Y53.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X61Y53.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (2.268ns logic, 3.262ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X60Y53.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.558ns (Levels of Logic = 6)
  Clock Path Skew:      -0.373ns (0.988 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X66Y42.B1      net (fanout=1)        0.856   ram_data_out<25>
    SLICE_X66Y42.B       Tilo                  0.043   Data_in<25>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X66Y42.C6      net (fanout=3)        0.113   Data_in<25>
    SLICE_X66Y42.CMUX    Tilo                  0.239   Data_in<25>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X61Y52.C1      net (fanout=12)       1.149   Disp_num<25>
    SLICE_X61Y52.C       Tilo                  0.043   U6/XLXN_390<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_7
    SLICE_X61Y51.B2      net (fanout=2)        0.533   U6/SM1/HTS1/MSEG/XLXN_27
    SLICE_X61Y51.B       Tilo                  0.043   U6/XLXN_390<17>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X60Y53.B2      net (fanout=1)        0.448   U6/XLXN_390<15>
    SLICE_X60Y53.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X60Y53.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X60Y53.CLK     Tas                   0.009   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (2.220ns logic, 3.338ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.472ns (Levels of Logic = 6)
  Clock Path Skew:      -0.373ns (0.988 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X68Y42.B1      net (fanout=1)        0.846   ram_data_out<26>
    SLICE_X68Y42.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X68Y42.C6      net (fanout=3)        0.112   Data_in<26>
    SLICE_X68Y42.CMUX    Tilo                  0.239   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X59Y50.A2      net (fanout=13)       1.239   Disp_num<26>
    SLICE_X59Y50.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X61Y51.B3      net (fanout=2)        0.368   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X61Y51.B       Tilo                  0.043   U6/XLXN_390<17>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X60Y53.B2      net (fanout=1)        0.448   U6/XLXN_390<15>
    SLICE_X60Y53.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X60Y53.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X60Y53.CLK     Tas                   0.009   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.472ns (2.220ns logic, 3.252ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 6)
  Clock Path Skew:      -0.373ns (0.988 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X67Y42.B1      net (fanout=1)        0.926   ram_data_out<27>
    SLICE_X67Y42.B       Tilo                  0.043   Data_in<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X67Y42.C6      net (fanout=3)        0.105   Data_in<27>
    SLICE_X67Y42.CMUX    Tilo                  0.244   Data_in<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X61Y52.C3      net (fanout=13)       0.899   Disp_num<27>
    SLICE_X61Y52.C       Tilo                  0.043   U6/XLXN_390<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_7
    SLICE_X61Y51.B2      net (fanout=2)        0.533   U6/SM1/HTS1/MSEG/XLXN_27
    SLICE_X61Y51.B       Tilo                  0.043   U6/XLXN_390<17>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X60Y53.B2      net (fanout=1)        0.448   U6/XLXN_390<15>
    SLICE_X60Y53.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X60Y53.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X60Y53.CLK     Tas                   0.009   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (2.225ns logic, 3.150ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_20 (SLICE_X59Y52.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.355ns (Levels of Logic = 7)
  Clock Path Skew:      -0.375ns (0.986 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO22  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X66Y40.B4      net (fanout=1)        0.725   ram_data_out<22>
    SLICE_X66Y40.B       Tilo                  0.043   Data_in<22>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X66Y40.C6      net (fanout=3)        0.113   Data_in<22>
    SLICE_X66Y40.CMUX    Tilo                  0.239   Data_in<22>
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X60Y50.A3      net (fanout=13)       1.046   Disp_num<22>
    SLICE_X60Y50.A       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X60Y49.D4      net (fanout=2)        0.355   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X60Y49.D       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X60Y49.C5      net (fanout=1)        0.159   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X60Y49.C       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X59Y52.D2      net (fanout=1)        0.544   U6/XLXN_390<20>
    SLICE_X59Y52.D       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X59Y52.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X59Y52.CLK     Tas                   0.009   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      5.355ns (2.263ns logic, 3.092ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.344ns (Levels of Logic = 7)
  Clock Path Skew:      -0.375ns (0.986 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO21  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X67Y40.B2      net (fanout=1)        0.893   ram_data_out<21>
    SLICE_X67Y40.B       Tilo                  0.043   Data_in<21>
                                                       U4/Mmux_Cpu_data4bus141
    SLICE_X67Y40.C6      net (fanout=3)        0.098   Data_in<21>
    SLICE_X67Y40.CMUX    Tilo                  0.244   Data_in<21>
                                                       U5/MUX1_DispData/Mmux_o_313
                                                       U5/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X60Y50.A2      net (fanout=12)       0.877   Disp_num<21>
    SLICE_X60Y50.A       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X60Y49.D4      net (fanout=2)        0.355   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X60Y49.D       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X60Y49.C5      net (fanout=1)        0.159   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X60Y49.C       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X59Y52.D2      net (fanout=1)        0.544   U6/XLXN_390<20>
    SLICE_X59Y52.D       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X59Y52.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X59Y52.CLK     Tas                   0.009   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (2.268ns logic, 3.076ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.331ns (Levels of Logic = 7)
  Clock Path Skew:      -0.375ns (0.986 - 1.361)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y8.DOADO21  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X67Y40.B2      net (fanout=1)        0.893   ram_data_out<21>
    SLICE_X67Y40.B       Tilo                  0.043   Data_in<21>
                                                       U4/Mmux_Cpu_data4bus141
    SLICE_X67Y40.C6      net (fanout=3)        0.098   Data_in<21>
    SLICE_X67Y40.CMUX    Tilo                  0.244   Data_in<21>
                                                       U5/MUX1_DispData/Mmux_o_313
                                                       U5/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X61Y49.A1      net (fanout=12)       0.994   Disp_num<21>
    SLICE_X61Y49.A       Tilo                  0.043   U6/XLXN_390<23>
                                                       U6/SM1/HTS2/MSEG/XLXI_5
    SLICE_X60Y49.D6      net (fanout=2)        0.225   U6/SM1/HTS2/MSEG/XLXN_119
    SLICE_X60Y49.D       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X60Y49.C5      net (fanout=1)        0.159   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X60Y49.C       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_211
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X59Y52.D2      net (fanout=1)        0.544   U6/XLXN_390<20>
    SLICE_X59Y52.D       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X59Y52.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X59Y52.CLK     Tas                   0.009   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (2.268ns logic, 3.063ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X41Y61.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.077 - 0.062)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.CQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X41Y61.B6      net (fanout=4)        0.118   U6/M2/shift_count<5>
    SLICE_X41Y61.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.068ns logic, 0.118ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_1 (SLICE_X40Y61.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.DQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X40Y61.D5      net (fanout=74)       0.150   U6/M2/state_FSM_FFd2
    SLICE_X40Y61.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_1_rstpot
                                                       U6/M2/shift_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (0.041ns logic, 0.150ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/EN (SLICE_X41Y61.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_0 (FF)
  Destination:          U6/M2/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.327 - 0.295)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_0 to U6/M2/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.AMUX    Tshcko                0.129   U6/M2/start<1>
                                                       U6/M2/start_0
    SLICE_X41Y61.D5      net (fanout=4)        0.140   U6/M2/start<0>
    SLICE_X41Y61.CLK     Tah         (-Th)     0.045   U6/M2/state_FSM_FFd2
                                                       U6/M2/EN_rstpot
                                                       U6/M2/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.084ns logic, 0.140ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.319|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10218 paths, 0 nets, and 2168 connections

Design statistics:
   Minimum period:   6.319ns{1}   (Maximum frequency: 158.253MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 26 17:22:53 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5118 MB



