Machine (P#0 total=66835164KB DMIProductName=UCSB-B200-M4 DMIProductVersion=0 DMIProductSerial=FCH18187KYL DMIProductUUID=5C29B631-18D7-46D5-BBDB-E43F106A86D5 DMIBoardVendor="Cisco Systems Inc" DMIBoardName=UCSB-B200-M4 DMIBoardVersion=73-15862-03 DMIBoardSerial=FCH18187KYL DMIBoardAssetTag=" " DMIChassisVendor="Cisco Systems Inc" DMIChassisType=18 DMIChassisVersion=68-4777-02 DMIChassisSerial=FOX1802H2KC DMIChassisAssetTag=" " DMIBIOSVendor="Cisco Systems, Inc." DMIBIOSVersion=B200M4.2.2.3.0.080820140005 DMIBIOSDate=08/08/2014 DMISysVendor="Cisco Systems Inc" Backend=Linux LinuxCgroup=/ OSName=Linux OSRelease=3.10.0-123.el7.x86_64 OSVersion="#1 SMP Mon May 5 11:16:57 EDT 2014" HostName=localhost.localdomain Architecture=x86_64)
  Package L#0 (P#0 total=33280732KB CPUVendor=GenuineIntel CPUFamilyNumber=6 CPUModelNumber=63 CPUModel="Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz" CPUStepping=2)
    L3Cache L#0 (total=16503516KB size=17920KB linesize=64 ways=20)
      NUMANode L#0 (P#0 local=16503516KB total=16503516KB)
      L2Cache L#0 (size=256KB linesize=64 ways=8)
        L1dCache L#0 (size=32KB linesize=64 ways=8)
          L1iCache L#0 (size=32KB linesize=64 ways=8)
            Core L#0 (P#0)
              PU L#0 (P#0)
      L2Cache L#1 (size=256KB linesize=64 ways=8)
        L1dCache L#1 (size=32KB linesize=64 ways=8)
          L1iCache L#1 (size=32KB linesize=64 ways=8)
            Core L#1 (P#1)
              PU L#1 (P#1)
      L2Cache L#2 (size=256KB linesize=64 ways=8)
        L1dCache L#2 (size=32KB linesize=64 ways=8)
          L1iCache L#2 (size=32KB linesize=64 ways=8)
            Core L#2 (P#2)
              PU L#2 (P#2)
      L2Cache L#3 (size=256KB linesize=64 ways=8)
        L1dCache L#3 (size=32KB linesize=64 ways=8)
          L1iCache L#3 (size=32KB linesize=64 ways=8)
            Core L#3 (P#3)
              PU L#3 (P#3)
      L2Cache L#4 (size=256KB linesize=64 ways=8)
        L1dCache L#4 (size=32KB linesize=64 ways=8)
          L1iCache L#4 (size=32KB linesize=64 ways=8)
            Core L#4 (P#4)
              PU L#4 (P#4)
      L2Cache L#5 (size=256KB linesize=64 ways=8)
        L1dCache L#5 (size=32KB linesize=64 ways=8)
          L1iCache L#5 (size=32KB linesize=64 ways=8)
            Core L#5 (P#5)
              PU L#5 (P#5)
      L2Cache L#6 (size=256KB linesize=64 ways=8)
        L1dCache L#6 (size=32KB linesize=64 ways=8)
          L1iCache L#6 (size=32KB linesize=64 ways=8)
            Core L#6 (P#6)
              PU L#6 (P#6)
    L3Cache L#1 (total=16777216KB size=17920KB linesize=64 ways=20)
      NUMANode L#1 (P#1 local=16777216KB total=16777216KB)
      L2Cache L#7 (size=256KB linesize=64 ways=8)
        L1dCache L#7 (size=32KB linesize=64 ways=8)
          L1iCache L#7 (size=32KB linesize=64 ways=8)
            Core L#7 (P#8)
              PU L#7 (P#7)
      L2Cache L#8 (size=256KB linesize=64 ways=8)
        L1dCache L#8 (size=32KB linesize=64 ways=8)
          L1iCache L#8 (size=32KB linesize=64 ways=8)
            Core L#8 (P#9)
              PU L#8 (P#8)
      L2Cache L#9 (size=256KB linesize=64 ways=8)
        L1dCache L#9 (size=32KB linesize=64 ways=8)
          L1iCache L#9 (size=32KB linesize=64 ways=8)
            Core L#9 (P#10)
              PU L#9 (P#9)
      L2Cache L#10 (size=256KB linesize=64 ways=8)
        L1dCache L#10 (size=32KB linesize=64 ways=8)
          L1iCache L#10 (size=32KB linesize=64 ways=8)
            Core L#10 (P#11)
              PU L#10 (P#10)
      L2Cache L#11 (size=256KB linesize=64 ways=8)
        L1dCache L#11 (size=32KB linesize=64 ways=8)
          L1iCache L#11 (size=32KB linesize=64 ways=8)
            Core L#11 (P#12)
              PU L#11 (P#11)
      L2Cache L#12 (size=256KB linesize=64 ways=8)
        L1dCache L#12 (size=32KB linesize=64 ways=8)
          L1iCache L#12 (size=32KB linesize=64 ways=8)
            Core L#12 (P#13)
              PU L#12 (P#12)
      L2Cache L#13 (size=256KB linesize=64 ways=8)
        L1dCache L#13 (size=32KB linesize=64 ways=8)
          L1iCache L#13 (size=32KB linesize=64 ways=8)
            Core L#13 (P#14)
              PU L#13 (P#13)
  Package L#1 (P#1 total=33554432KB CPUVendor=GenuineIntel CPUFamilyNumber=6 CPUModelNumber=63 CPUModel="Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz" CPUStepping=2)
    L3Cache L#2 (total=16777216KB size=17920KB linesize=64 ways=20)
      NUMANode L#2 (P#2 local=16777216KB total=16777216KB)
      L2Cache L#14 (size=256KB linesize=64 ways=8)
        L1dCache L#14 (size=32KB linesize=64 ways=8)
          L1iCache L#14 (size=32KB linesize=64 ways=8)
            Core L#14 (P#0)
              PU L#14 (P#14)
      L2Cache L#15 (size=256KB linesize=64 ways=8)
        L1dCache L#15 (size=32KB linesize=64 ways=8)
          L1iCache L#15 (size=32KB linesize=64 ways=8)
            Core L#15 (P#1)
              PU L#15 (P#15)
      L2Cache L#16 (size=256KB linesize=64 ways=8)
        L1dCache L#16 (size=32KB linesize=64 ways=8)
          L1iCache L#16 (size=32KB linesize=64 ways=8)
            Core L#16 (P#2)
              PU L#16 (P#16)
      L2Cache L#17 (size=256KB linesize=64 ways=8)
        L1dCache L#17 (size=32KB linesize=64 ways=8)
          L1iCache L#17 (size=32KB linesize=64 ways=8)
            Core L#17 (P#3)
              PU L#17 (P#17)
      L2Cache L#18 (size=256KB linesize=64 ways=8)
        L1dCache L#18 (size=32KB linesize=64 ways=8)
          L1iCache L#18 (size=32KB linesize=64 ways=8)
            Core L#18 (P#4)
              PU L#18 (P#18)
      L2Cache L#19 (size=256KB linesize=64 ways=8)
        L1dCache L#19 (size=32KB linesize=64 ways=8)
          L1iCache L#19 (size=32KB linesize=64 ways=8)
            Core L#19 (P#5)
              PU L#19 (P#19)
      L2Cache L#20 (size=256KB linesize=64 ways=8)
        L1dCache L#20 (size=32KB linesize=64 ways=8)
          L1iCache L#20 (size=32KB linesize=64 ways=8)
            Core L#20 (P#6)
              PU L#20 (P#20)
    L3Cache L#3 (total=16777216KB size=17920KB linesize=64 ways=20)
      NUMANode L#3 (P#3 local=16777216KB total=16777216KB)
      L2Cache L#21 (size=256KB linesize=64 ways=8)
        L1dCache L#21 (size=32KB linesize=64 ways=8)
          L1iCache L#21 (size=32KB linesize=64 ways=8)
            Core L#21 (P#8)
              PU L#21 (P#21)
      L2Cache L#22 (size=256KB linesize=64 ways=8)
        L1dCache L#22 (size=32KB linesize=64 ways=8)
          L1iCache L#22 (size=32KB linesize=64 ways=8)
            Core L#22 (P#9)
              PU L#22 (P#22)
      L2Cache L#23 (size=256KB linesize=64 ways=8)
        L1dCache L#23 (size=32KB linesize=64 ways=8)
          L1iCache L#23 (size=32KB linesize=64 ways=8)
            Core L#23 (P#10)
              PU L#23 (P#23)
      L2Cache L#24 (size=256KB linesize=64 ways=8)
        L1dCache L#24 (size=32KB linesize=64 ways=8)
          L1iCache L#24 (size=32KB linesize=64 ways=8)
            Core L#24 (P#11)
              PU L#24 (P#24)
      L2Cache L#25 (size=256KB linesize=64 ways=8)
        L1dCache L#25 (size=32KB linesize=64 ways=8)
          L1iCache L#25 (size=32KB linesize=64 ways=8)
            Core L#25 (P#12)
              PU L#25 (P#25)
      L2Cache L#26 (size=256KB linesize=64 ways=8)
        L1dCache L#26 (size=32KB linesize=64 ways=8)
          L1iCache L#26 (size=32KB linesize=64 ways=8)
            Core L#26 (P#13)
              PU L#26 (P#26)
      L2Cache L#27 (size=256KB linesize=64 ways=8)
        L1dCache L#27 (size=32KB linesize=64 ways=8)
          L1iCache L#27 (size=32KB linesize=64 ways=8)
            Core L#27 (P#14)
              PU L#27 (P#27)
depth 0:           1 Machine (type #0)
 depth 1:          2 Package (type #1)
  depth 2:         4 L3Cache (type #6)
   depth 3:        28 L2Cache (type #5)
    depth 4:       28 L1dCache (type #4)
     depth 5:      28 L1iCache (type #9)
      depth 6:     28 Core (type #2)
       depth 7:    28 PU (type #3)
Special depth -3:  4 NUMANode (type #13)
Relative latency matrix (kind 5) between 4 NUMANodes (depth -3) by logical indexes:
  index     0     1     2     3
      0    10    21    31    31
      1    21    10    31    31
      2    31    31    10    21
      3    31    31    21    10
Topology not from this system
