read_verilog dual_port_memory.v
hierarchy -check -top  dual_port_memory
proc; opt; opt; fsm; opt; memory; opt
techmap; opt; flatten; opt
opt_clean -purge
dfflibmap -liberty cmos_cells.lib
abc -liberty cmos_cells.lib
stat -liberty cmos_cells.lib
clean
write_verilog -noattr synth.v
