
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000056                       # Number of seconds simulated (Second)
simTicks                                     55645500                       # Number of ticks simulated (Tick)
finalTick                                  1051637500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.12                       # Real time elapsed on the host (Second)
hostTickRate                                 49798625                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680136                       # Number of bytes of host memory used (Byte)
simInsts                                      2059138                       # Number of instructions simulated (Count)
simOps                                        2328372                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1842568                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2083455                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           111291                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          457689                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         428301                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     78                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                55892                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             73591                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              107702                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.976723                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              3.172026                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     34272     31.82%     31.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      5230      4.86%     36.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      2942      2.73%     39.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      4543      4.22%     43.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      4366      4.05%     47.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      3142      2.92%     50.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      2218      2.06%     52.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     50836     47.20%     99.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       153      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                107702                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      23      1.61%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     21      1.47%      3.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     16      1.12%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      4.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    17      1.19%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      5.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   1336     93.56%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    15      1.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           66      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        305753     71.39%     71.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           27      0.01%     71.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     71.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     71.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     71.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     71.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     71.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     71.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     71.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     71.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          166      0.04%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          108      0.03%     71.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          156      0.04%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        66452     15.52%     87.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        55573     12.98%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         428301                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.848478                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1428                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003334                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   964231                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  512544                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          417562                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                     1573                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                    1052                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             659                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      428911                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         752                       # Number of vector alu accesses (Count)
system.cpu.numInsts                            427089                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                         65452                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1206                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  21                       # Number of nop insts executed (Count)
system.cpu.numRefs                             121004                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          59632                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        55552                       # Number of stores executed (Count)
system.cpu.numRate                           3.837588                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              39                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            3589                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      401622                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        401775                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.277104                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.277104                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               3.608755                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          3.608755                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     605331                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    242970                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                       1298                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      178848                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     181788                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                     58878                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads          63621                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         63440                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            2                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            3                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   70036                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             69996                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1099                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                68992                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   28                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   68973                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999725                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       3                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              18                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               18                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           55759                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1095                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       100504                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.997761                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.420749                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           36227     36.05%     36.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            5906      5.88%     41.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2096      2.09%     44.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            1924      1.91%     45.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             283      0.28%     46.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5              59      0.06%     46.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             894      0.89%     47.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           45790     45.56%     92.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            7325      7.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       100504                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               401638                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 401791                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      111098                       # Number of memory references committed (Count)
system.cpu.commit.loads                         55576                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      57353                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              488                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      344196                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           46      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       290331     72.26%     72.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           18      0.00%     72.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          108      0.03%     72.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           82      0.02%     72.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     72.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          108      0.03%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        55576     13.83%     86.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        55522     13.82%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       401791                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          7325                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         110124                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            110124                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        110124                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           110124                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         3988                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            3988                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         3988                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           3988                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    204277997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    204277997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    204277997                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    204277997                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       114112                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        114112                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       114112                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       114112                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.034948                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.034948                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.034948                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.034948                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 51223.168756                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 51223.168756                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 51223.168756                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 51223.168756                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        30484                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          821                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      37.130329                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          501                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               501                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2889                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2889                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2889                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2889                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         1099                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         1099                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         1099                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         1099                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     70396999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     70396999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     70396999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     70396999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.009631                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.009631                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.009631                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.009631                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 64055.504095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 64055.504095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 64055.504095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 64055.504095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   1098                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        54618                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           54618                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         3972                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          3972                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    204084000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    204084000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        58590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        58590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.067793                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.067793                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 51380.664653                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 51380.664653                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         2880                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2880                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1092                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1092                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     70308000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     70308000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.018638                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.018638                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 64384.615385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 64384.615385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        55506                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          55506                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           16                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           16                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       193997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       193997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        55522                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        55522                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000288                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000288                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 12124.812500                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 12124.812500                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data            7                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total            7                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data        88999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total        88999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000126                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000126                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 12714.142857                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 12714.142857                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                47096                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1098                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              42.892532                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          929                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           70                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             457546                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            457546                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     4398                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 36254                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     62075                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  3858                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1117                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                67281                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 479703                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               3099                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         491223                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       70036                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              68976                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        103482                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2242                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                      2114                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    20                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             107702                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.563601                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.256998                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    34218     31.77%     31.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1303      1.21%     32.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      471      0.44%     33.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1406      1.31%     34.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2112      1.96%     36.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      745      0.69%     37.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      613      0.57%     37.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    65477     60.79%     98.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1357      1.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               107702                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.629305                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.413861                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2072                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2072                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2072                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2072                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           42                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              42                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           42                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             42                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3275000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3275000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3275000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3275000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2114                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2114                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2114                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2114                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.019868                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.019868                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.019868                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.019868                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 77976.190476                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 77976.190476                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 77976.190476                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 77976.190476                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           35                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                35                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             8                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            8                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            8                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           34                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           34                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           34                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           34                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2825000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2825000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2825000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2825000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.016083                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.016083                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.016083                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.016083                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 83088.235294                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 83088.235294                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 83088.235294                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 83088.235294                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     35                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2072                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2072                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           42                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            42                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3275000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3275000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2114                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2114                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.019868                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.019868                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 77976.190476                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 77976.190476                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            8                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            8                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           34                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           34                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2825000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2825000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.016083                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.016083                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 83088.235294                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 83088.235294                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 3049                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 35                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              87.114286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1          212                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses               8491                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses              8491                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1117                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      24787                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      451                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 457711                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   71                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    63621                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   63440                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       201                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1071                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           27                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1098                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   419443                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  418221                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    290892                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    579137                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.757905                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.502285                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                          33                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    8034                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  14                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   7923                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    809                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              55576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.210774                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            53.374480                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  51660     92.95%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   40      0.07%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  722      1.30%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   67      0.12%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    9      0.02%     94.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%     94.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    3      0.01%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    3      0.01%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     94.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.01%     94.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  6      0.01%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 24      0.04%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                403      0.73%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                591      1.06%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                190      0.34%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                265      0.48%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                115      0.21%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 47      0.08%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 62      0.11%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 51      0.09%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 43      0.08%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 69      0.12%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                143      0.26%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                285      0.51%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                173      0.31%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                192      0.35%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                177      0.32%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 70      0.13%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              161      0.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                55576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1117                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     6443                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   29062                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     62676                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  8404                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 472165                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   283                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   6574                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                    122                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              541225                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      878353                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   674060                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      931                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                460980                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    80232                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     18334                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           550547                       # The number of ROB reads (Count)
system.cpu.rob.writes                          922365                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   401622                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     401775                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                    246                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       246                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                   246                       # number of overall hits (Count)
system.l2.overallHits::total                      246                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   34                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  853                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     887                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  34                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 853                       # number of overall misses (Count)
system.l2.overallMisses::total                    887                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         2772000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        66021000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           68793000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2772000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       66021000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          68793000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 34                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               1099                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  1133                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                34                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              1099                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 1133                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.776160                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.782877                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.776160                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.782877                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81529.411765                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 77398.593200                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77556.933484                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81529.411765                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 77398.593200                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77556.933484                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   62                       # number of writebacks (Count)
system.l2.writebacks::total                        62                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               34                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              853                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 887                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              34                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             853                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                887                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      2422000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     57491000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       59913000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2422000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     57491000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      59913000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.776160                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.782877                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.776160                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.782877                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71235.294118                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67398.593200                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67545.659526                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71235.294118                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67398.593200                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67545.659526                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            945                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           23                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             23                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            34                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               34                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2772000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2772000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           34                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             34                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81529.411765                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81529.411765                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           34                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           34                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2422000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2422000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71235.294118                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71235.294118                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  7                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     7                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.accesses::cpu.data              7                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                 7                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.hits::cpu.data            239                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               239                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          853                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             853                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     66021000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     66021000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         1092                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          1092                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.781136                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.781136                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 77398.593200                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 77398.593200                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          853                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          853                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     57491000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     57491000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.781136                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.781136                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67398.593200                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67398.593200                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           35                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               35                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           35                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           35                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          501                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              501                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          501                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          501                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         2771                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                        945                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.932275                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     194.010881                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       739.614488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3162.374630                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.047366                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.180570                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.772064                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                 1535                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2561                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      19073                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     19073                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        62.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        35.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       853.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000133384500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1832                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 62                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         888                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         62                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       888                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       62                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   888                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   62                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     265                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     284                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     190                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     148                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     215.250000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    207.681603                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     70.957147                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            2     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.492423                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.577350                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                2     50.00%     50.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2     50.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   56832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 3968                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1021322478.90665007                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              71308551.45519404                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      36361500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      38275.26                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         2240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        54592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         4224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 40254827.434383735061                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 981067651.472266435623                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 75909103.161980748177                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           35                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          853                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           62                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       982250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     22361750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    936593750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28064.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26215.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  15106350.81                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         2240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        54592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          56832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         3968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         3968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           35                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          853                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             888                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           62                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             62                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       40254827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      981067651                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1021322479                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     40254827                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      40254827                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     71308551                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         71308551                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     71308551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      40254827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     981067651                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1092631030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  888                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  66                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           69                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 6694000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               4440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           23344000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7538.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26288.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 819                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 50                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.23                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           75.76                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples           97                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   655.175258                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   477.264932                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   390.694227                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127            9      9.28%      9.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           11     11.34%     20.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           11     11.34%     31.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            8      8.25%     40.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            5      5.15%     45.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            1      1.03%     46.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            5      5.15%     51.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      1.03%     52.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           46     47.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total           97                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 56832                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               4224                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1021.322479                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               75.909103                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.09                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          264180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          140415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy         778260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        130500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4917120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     17057820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy      9639360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      32927655                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   591.739763                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     24907500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      2080000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     35522500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          549780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          292215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        6140400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        214020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4917120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     14430120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     11789760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      38333415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   688.886163                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     30522000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      2080000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     29746500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 888                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            62                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               845                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            888                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         2683                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    2683                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        60800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    60800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                888                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      888    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  888                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2260000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            4604000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1795                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          907                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               1126                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          563                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           35                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1480                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                 7                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp                7                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             34                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          1092                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         3295                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   3399                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       102336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  106816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             945                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      3968                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              2078                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.029355                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.168841                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    2017     97.06%     97.06% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      61      2.94%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                2078                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1051637500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1669000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             52500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           1647000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          2266                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         1133                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              61                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           61                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000020                       # Number of seconds simulated (Second)
simTicks                                     19559500                       # Number of ticks simulated (Tick)
finalTick                                  1071197000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.09                       # Real time elapsed on the host (Second)
hostTickRate                                224353222                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681160                       # Number of bytes of host memory used (Byte)
simInsts                                      2069296                       # Number of instructions simulated (Count)
simOps                                        2340482                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 23706132                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   26808846                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            39119                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           19856                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      225                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          17562                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     47                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 8023                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4748                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  75                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               23894                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.734996                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.612921                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     17875     74.81%     74.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      1957      8.19%     83.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1307      5.47%     88.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       788      3.30%     91.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       652      2.73%     94.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       479      2.00%     96.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       419      1.75%     98.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       226      0.95%     99.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       191      0.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 23894                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     112     21.71%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     21.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    243     47.09%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   161     31.20%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          303      1.73%      1.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11121     63.32%     65.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           33      0.19%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4126     23.49%     88.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1952     11.11%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          17562                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.448938                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 516                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029382                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    58997                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   27817                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16135                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      591                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     298                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17453                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         322                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17200                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4006                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       369                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  59                       # Number of nop insts executed (Count)
system.cpu.numRefs                               5921                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3021                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         1915                       # Number of stores executed (Count)
system.cpu.numRate                           0.439684                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             169                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           15225                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10158                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12110                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.851053                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.851053                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.259669                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.259669                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      17947                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11440                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2805                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2862                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2217                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4476                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2148                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          537                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          150                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    4950                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3482                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               376                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1834                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  233                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1524                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.830971                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     387                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             552                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              534                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            8104                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               511                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        22382                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.541641                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.614059                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           18725     83.66%     83.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1376      6.15%     89.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             616      2.75%     92.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             300      1.34%     93.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             355      1.59%     95.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             170      0.76%     96.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             134      0.60%     96.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             107      0.48%     97.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             599      2.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        22382                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10171                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12123                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4232                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2667                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2210                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11305                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   198                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7765     64.05%     64.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2667     22.00%     87.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1565     12.91%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12123                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           599                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4537                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4537                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4537                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4537                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          705                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             705                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          705                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            705                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     37111997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     37111997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     37111997                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     37111997                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5242                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5242                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5242                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5242                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.134491                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.134491                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.134491                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.134491                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 52641.130496                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 52641.130496                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 52641.130496                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 52641.130496                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          622                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           25                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      24.880000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          237                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               237                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          417                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           417                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          417                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          417                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          288                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          288                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          288                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          288                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     13799999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     13799999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     13799999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     13799999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.054941                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.054941                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.054941                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.054941                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 47916.663194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 47916.663194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 47916.663194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47916.663194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    291                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3129                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3129                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          622                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           622                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     35711000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     35711000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3751                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3751                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.165822                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.165822                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57413.183280                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57413.183280                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          357                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          357                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          265                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          265                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     13187500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     13187500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.070648                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.070648                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 49764.150943                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 49764.150943                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        99000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        99000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        49500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        49500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data        97000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total        97000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        48500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        48500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1408                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1408                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           83                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           83                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1400997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1400997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.055667                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.055667                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 16879.481928                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 16879.481928                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           60                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           60                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           23                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           23                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       612499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       612499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015426                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015426                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 26630.391304                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 26630.391304                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               125545                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1315                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              95.471483                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          123                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          835                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           65                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21555                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21555                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     7577                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 11777                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3628                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   377                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    535                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1445                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    90                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  22290                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   330                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7498                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          21525                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        4950                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1929                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         14050                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1242                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1490                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      2844                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   224                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              23894                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.038587                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.401593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    19319     80.85%     80.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      387      1.62%     82.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      449      1.88%     84.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      435      1.82%     86.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      445      1.86%     88.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      538      2.25%     90.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      274      1.15%     91.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      264      1.10%     92.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1783      7.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                23894                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.126537                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.550244                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2552                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2552                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2552                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2552                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          292                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             292                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          292                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            292                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     18492000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     18492000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     18492000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     18492000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2844                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2844                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2844                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2844                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.102672                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.102672                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.102672                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.102672                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 63328.767123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 63328.767123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 63328.767123                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 63328.767123                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          250                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            125                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          228                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               228                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           63                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           63                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          229                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          229                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     14296500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     14296500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     14296500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     14296500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.080520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.080520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.080520                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.080520                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 62430.131004                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 62430.131004                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 62430.131004                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 62430.131004                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    228                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2552                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2552                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          292                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           292                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     18492000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     18492000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2844                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2844                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.102672                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.102672                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 63328.767123                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 63328.767123                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           63                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           63                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          229                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          229                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     14296500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     14296500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.080520                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.080520                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 62430.131004                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 62430.131004                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                87243                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                484                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             180.254132                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          104                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              11604                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             11604                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       535                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       4030                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      320                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  20140                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   85                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4476                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2148                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   225                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        25                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      257                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             88                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          505                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  593                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    16752                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16399                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8600                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14400                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.419208                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597222                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         141                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1820                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    585                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   44                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     21                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             21.965129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            63.627532                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2258     84.66%     84.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   22      0.82%     85.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  135      5.06%     90.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   21      0.79%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.04%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.07%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    1      0.04%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.04%     91.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  5      0.19%     91.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  6      0.22%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  8      0.30%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 46      1.72%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  9      0.34%     94.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  5      0.19%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 20      0.75%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  2      0.07%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 12      0.45%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 86      3.22%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 11      0.41%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               15      0.56%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              589                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    535                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     7853                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    5134                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           5532                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3673                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  1167                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  21377                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    453                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    580                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                     49                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               19729                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       28816                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    22495                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      211                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11283                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     8489                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1630                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            41815                       # The number of ROB reads (Count)
system.cpu.rob.writes                           41881                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10158                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12110                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     59                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    156                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       215                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    59                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   156                       # number of overall hits (Count)
system.l2.overallHits::total                      215                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  170                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  133                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     303                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 170                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 133                       # number of overall misses (Count)
system.l2.overallMisses::total                    303                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        13293000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        11754500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           25047500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       13293000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       11754500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          25047500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                229                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                289                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   518                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               229                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               289                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  518                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.742358                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.460208                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.584942                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.742358                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.460208                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.584942                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78194.117647                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 88379.699248                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82665.016502                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78194.117647                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 88379.699248                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82665.016502                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   25                       # number of writebacks (Count)
system.l2.writebacks::total                        25                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              170                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              133                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 303                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             170                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             133                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                303                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     11603000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     10424500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       22027500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     11603000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     10424500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      22027500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.742358                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.460208                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.584942                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.742358                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.460208                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.584942                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68252.941176                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 78379.699248                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72698.019802                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68252.941176                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 78379.699248                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72698.019802                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            318                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              3                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst              59                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 59                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           170                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              170                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     13293000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     13293000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          229                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            229                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.742358                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.742358                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78194.117647                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78194.117647                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          170                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          170                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     11603000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     11603000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.742358                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.742358                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68252.941176                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68252.941176                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 19                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    19                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                5                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   5                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       450000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         450000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             24                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                24                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.208333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.208333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        90000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        90000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            5                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               5                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       400000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       400000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.208333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.208333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        80000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        80000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            137                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               137                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          128                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             128                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     11304500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     11304500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          265                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           265                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.483019                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.483019                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 88316.406250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 88316.406250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          128                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          128                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     10024500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     10024500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.483019                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.483019                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 78316.406250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 78316.406250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          228                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              228                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          228                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          228                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          237                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              237                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          237                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          237                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.537999                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        11176                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4415                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.531370                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     192.945321                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       797.951254                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3104.641425                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.047106                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.194812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.757969                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999887                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  155                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1413                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2528                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       8623                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      8623                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        25.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       169.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       130.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000114332500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                 610                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         302                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         25                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       302                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       25                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.95                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   302                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   25                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     190                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      81                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     193.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    192.613603                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     26.162951                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::168-175            1     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-215            1     50.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   19328                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 1600                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              988164319.12881207                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              81801682.04708709                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      38807000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     118675.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        10816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data         8320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         2048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 552979370.638308763504                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 425368746.644852876663                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 104706153.020271465182                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          169                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          133                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           25                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      4641750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data      4946500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   1189547500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27465.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     37191.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  47581900.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        10816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data         8512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          19328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        10816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        10816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         1600                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         1600                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          169                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          133                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             302                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           25                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             25                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      552979371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      435184948                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         988164319                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    552979371                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     552979371                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     81801682                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         81801682                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     81801682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     552979371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     435184948                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1069966001                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  299                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  32                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 3982000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               1495000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat            9588250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13317.73                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32067.73                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 184                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 23                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            61.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           71.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          112                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   173.142857                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   117.028740                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   196.584478                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           61     54.46%     54.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           29     25.89%     80.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383            5      4.46%     84.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            8      7.14%     91.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            3      2.68%     94.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            3      2.68%     97.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.89%     98.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      1.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          112                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 19136                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               2048                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              978.348117                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              104.706153                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.46                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.82                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               62.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          449820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          216315                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1028160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy         15660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy      8695350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       188640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      11823225                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   604.474808                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       436000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     18603500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          435540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          208725                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1106700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        151380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy      8679960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       201600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      12013185                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   614.186712                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       468250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     18571250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 297                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            25                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               278                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  5                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 5                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            297                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port          907                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     907                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        20928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    20928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                302                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      302    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  302                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              786500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            1624750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            605                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          303                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                494                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          262                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          228                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              347                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                24                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               24                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            229                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           265                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             1                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          685                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          872                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1557                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        33728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   62912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             318                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      1600                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples               837                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.021505                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.145148                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                     819     97.85%     97.85% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      18      2.15%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                 837                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     19559500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             984000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            342000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            435999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1038                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          519                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              18                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           18                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
