{D:/Shared/Locked In Syndrome/Verilog HDL Projects/Chapter 6/One-Bit Comparator/testebench.v} {1 {vlog -work work {D:/Shared/Locked In Syndrome/Verilog HDL Projects/Chapter 6/One-Bit Comparator/testebench.v}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
