<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta http-equiv="X-UA-Compatible" content="IE=EmulateIE11" /><meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.type" content="concept" />
<meta name="DC.title" content="Resolved Issues" />
<meta name="DC.format" content="XHTML" />
<meta name="DC.identifier" content="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179" />
<meta name="DC.language" content="en-US" />
<link rel="stylesheet" type="text/css" href="stylesheets/atmel.css" />
<title>Resolved Issues</title>
<meta name="Microsoft.Help.Id" content="GUID-4A20AD75-03A0-47A5-8E9A-8CF0D0B17853-GUID-C956C8B8-7803-4F7A-8618-C87F0691A179" />
<meta name="Microsoft.Help.TocParent" content="GUID-4A20AD75-03A0-47A5-8E9A-8CF0D0B17853" />
<meta name="Microsoft.Help.TocOrder" content="4" />
<meta name="Microsoft.Help.Locale" content="en-US" />
<meta name="Microsoft.Help.TopicLocale" content="en-US" />
<meta name="Microsoft.Help.DisplayVersion" content="Libero SoC v12.6 Release Notes Release Note G 01/2021" />
<script language="javascript">
        function cpy(id, button) {
        
            var element = document.getElementById(id);
            var content = element.getAttribute("content");
            var textArea = document.createElement("textarea");
            
            // Place in the top-left corner of screen regardless of scroll position.
            textArea.style.position = 'fixed';
            textArea.style.top = 0;
            textArea.style.left = 0;
            
            // Ensure it has a small width and height. Setting to 1px / 1em
            // doesn't work as this gives a negative w/h on some browsers.
            textArea.style.width = '2em';
            textArea.style.height = '2em';
            
            // We don't need padding, reducing the size if it does flash render.
            textArea.style.padding = 0;
            
            // Clean up any borders.
            textArea.style.border = 'none';
            textArea.style.outline = 'none';
            textArea.style.boxShadow = 'none';
            
            // Avoid flash of the white box if rendered for any reason.
            textArea.style.background = 'transparent';
            
            
            textArea.value = content;
            
            document.body.appendChild(textArea);
            textArea.focus();
            textArea.select();
            
            try {
               var successful = document.execCommand('copy');
               var msg = successful ? 'successful' : 'unsuccessful';
               if (!button.classList.contains("copied")){
                  button.textContent = "Copied";
                  button.classList.add("copied");
                  setTimeout(function(){
                    button.textContent = "Copy";
                    button.classList.remove("copied");
                  },1000);
               }
            } catch (err) {
              console.log('Oops, unable to copy');
            }
            
            document.body.removeChild(textArea);
        }
      </script><script language="javascript">
          
          // Add the MathML namespace to html
          var html = document.getElementsByTagName("html")[0],
          head = document.getElementsByTagName("head")[0];
          
          var mathJax = document.createElement("script");
          mathJax.src = "https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML";
          head.appendChild(mathJax);
          
          html.setAttribute("xmlns:m","http://www.w3.org/1998/Math/MathML");
          
          function inIframe() { try { return window.self !== window.top; } catch (e) { return true; } }
          
          if (!inIframe()) { 
          
          var Default = "index.html?GUID-C956C8B8-7803-4F7A-8618-C87F0691A179"; 
          
          var displaylocation = "value" + window.location.href;
          
          var GUIDS = displaylocation.split('GUID');          
          
          if (displaylocation.indexOf('#GUID') != -1) {            
          var First = GUIDS[1].split('.html');  
          if (GUIDS[3]){First = GUIDS[2].split('.html');}
          if (GUIDS[4]){First = GUIDS[3].split('.html');}
          if (GUIDS[5]){First = GUIDS[4].split('.html');}
          
          var Second = GUIDS[2].split('#');   
          if (GUIDS[3]){Second = GUIDS[3].split('#');}
          if (GUIDS[4]){Second = GUIDS[4].split('#');}
          if (GUIDS[5]){Second = GUIDS[5].split('#');}
          
          Default = "index.html?" + "GUID" + First[0] + "GUID" + Second[0];     
          }                    
          window.top.location = Default;
          }       
          
        </script><style xml:space="">
        
          button.copy-code{
            display:none;
            padding:0.7em 1.4em;
            margin:0 0.3em 0.3em 0;
            border-radius:0.15em;
            box-sizing: border-box;
            text-decoration:none;
            font-family:'Roboto',sans-serif;
            text-transform:uppercase;
            font-weight:400;
            color:#FFFFFF;
            background-color:#9c9c9c;
            box-shadow:inset 0 -0.6em 0 -0.35em rgba(0,0,0,0.17);
            text-align:center;
            position:relative;
            border: 0;
            float: right;
            border-radius: .5em;
            cursor: pointer;
          }
          button.copy-code:active{
            top:0.1em;
          }
          
          pre:hover button.copy-code{
            display: inline-block !important;
          }
          button.copy-code.copied {
            cursor: default !important;
          }
          
          
          @media all and (max-width:30em){
            button.copy-code{
              display:block;
              margin:0.4em auto;
            }
          }
        
        
      </style><link rel="stylesheet" type="text/css" href="stylesheets/common-extended.css" /></head>
<body id="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179">

   <h1 class="title topictitle1" id="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__GUID-FCB963BC-A648-4C92-AFF4-D8BC088AC20F">Resolved Issues</h1>
   <div class="body conbody">
      <p class="p" id="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003C4">The following table lists the customer-reported defects and enhancement
         requests resolved in Libero SoC v12.6 that have case numbers. Resolution of previously
         reported “Known Issues and Limitations” are also noted in this table.</p>

      
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003C6" class="table" frame="border" border="1" rules="all"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Customer-reported Defects and Enhancement Requests with Case Numbers</span></caption>
            <col style="width:" />
            <col style="width:" />
            <col style="width:100%" />
            <thead class="thead" style="text-align:left;">
               <tr id="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CB" class="row">
                  <th class="entry cellrowborder" id="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC" style="vertical-align:middle;"><span>Case Number</span></th>

                  <th class="entry cellrowborder" id="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF" style="vertical-align:middle;"><span>Description</span></th>

                  <th class="entry cellrowborder" style="vertical-align:middle;" id="d13405e42"><span>Resolution</span></th>

               </tr>

            </thead>

            <tbody class="tbody">
               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2736476316</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>"Instruction not yet implemented" error in PolarFire PCIe BFM
                     simulation.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Increased Max instruction size to 32768 in serdes_bfm.v file to support
                     more instructions.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2760929388</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Net search/navigation problem not fixed.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed the Libero code to allow for proper search and navigation between the
                     design tree and the schematic view in the Netlist Viewer.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>
                     <p class="p">493642-2761848512,</p>

                     <p class="p">493642-2789984624</p>

                  </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Libero 12.4 Unlinking HDL files.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed the issue to allow for proper search and navigation between the
                     design tree and the schematic view in the Netlist Viewer. </span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2739601296</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>First stage init client occupies 18 pages and user guide
                     mentions only one page.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Updated the <cite class="cite">PolarFire FPGA Design Flow User Guide</cite> with the
                     correct information.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2717100262</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>TEMPR with custom-specific temperatures.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Updated the <cite class="cite">PolarFire FPGA Tcl Command Reference Guide</cite> and the
                        <cite class="cite">Libero SoC Tcl Command Reference Guide</cite> to include the missing
                     information.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2174852554</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Enable eNVM/sNVM Sanitization Action/command - ERASE
                     action.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Added eNVM/sNVM sanitization to this release. See <a class="xref" href="GUID-E667682B-0888-4E3A-B4C1-421AD657ECA6.html">Bitstream Option to Sanitize All sNVM/eNVM Pages in Erase Action</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2787088315</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Place and Route failure with MPF100T-FCG484I.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed the assertion failure in this release. P&amp;R passes when XCVR is
                     placed using the IO Editor or PDC.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2773005455</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>RTPF- Report that tells the user which registers Layout has
                     placed with cluster separation.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Libero now prints a TMR summary after Place and Route is complete.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2778179128</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>PF_SOC: xport MPE : SmartPower crashes for MSS-based
                     designs.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed the crash in this release.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>
                     <p class="p">493642-2736787772,</p>

                     <p class="p">493642-2760732693</p>

                  </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>The I/O standard for the LPDDR4 is not present.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Corrected the I/O standard for DDR banks based on the selected DDR
                     standard.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2752765844</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>FP6 - Support for Spansion / Cypress S25FL512S SPI Flash
                     memory.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Expanded support for SPI flash devices. See <a class="xref" href="GUID-944E9AE8-C9A5-4B9E-9299-F35982BEBDD7.html">FlashPro 6 Expanded SPI Flash Memory Device Support</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2748414757</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>FP6 - Support for Macronix MX25V4035F SPI Flash
                     memory.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Expanded support for SPI flash devices. See <a class="xref" href="GUID-944E9AE8-C9A5-4B9E-9299-F35982BEBDD7.html">FlashPro 6 Expanded SPI Flash Memory Device Support</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>
                     <p class="p">493642-2684754568,</p>

                     <p class="p">493642-2490103952,</p>

                     <p class="p">493642-2568791212,</p>

                     <p class="p">493642-2606807822,</p>

                     <p class="p">493642-2635375032,</p>

                     <p class="p">493642-2661732256</p>

                  </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>FP6: PolarFire: SPI-Flash Programming devices
                     supported.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Expanded support for SPI flash devices. See <a class="xref" href="GUID-944E9AE8-C9A5-4B9E-9299-F35982BEBDD7.html">FlashPro 6 Expanded SPI Flash Memory Device Support</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2707013487</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>FP6 - Support for Cypress S70FS01GSAGMFI010 SPI Flash
                     memory.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Expanded support for SPI flash devices. See <a class="xref" href="GUID-944E9AE8-C9A5-4B9E-9299-F35982BEBDD7.html">FlashPro 6 Expanded SPI Flash Memory Device Support</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2706626995</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>FP6 - Support for Macronix MX66U1G45G SPI Flash
                     memory.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Expanded support for SPI flash devices. See <a class="xref" href="GUID-944E9AE8-C9A5-4B9E-9299-F35982BEBDD7.html">FlashPro 6 Expanded SPI Flash Memory Device Support</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2761396209</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Provide SPI Flash memory custom size less than 1 MB.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Expanded support for SPI flash devices. See <a class="xref" href="GUID-944E9AE8-C9A5-4B9E-9299-F35982BEBDD7.html">FlashPro 6 Expanded SPI Flash Memory Device Support</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2782147144</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Import HDL Source Folders does not detect files with capital
                     .VHD extension.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Extended Libero support to recognize files with .VHD extension as VHDL
                     files.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2754199742</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Firmware catalog fails to run in Linux.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed the crash in this release.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2672550556</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>MEMORYMAP: PF: RISC-V system memory map.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Libero now generates a memory map report. For details, see <a class="xref" href="GUID-A1DCFDF7-0E58-4A3D-93B7-02E1DFE27755.html">Memory Map Generator</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2782712105</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>I/O editor crashes when io_std is assigned to JTAG banks in
                     PDC.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed the crash in this release. Libero reports an error when IO standard
                     is assigned to dedicated I/Os.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2782399975</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Enhancement Request on ChipPlanner.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Mousing-over the I/O now displays package pin and I/O bank type.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2758998134</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>HDL_LANGUAGE: Creating testbench instantiates package, but not
                     top module.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Instantiated the top module as unit under test.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>
                     <p class="p">493642-2041544240,</p>

                     <p class="p">493642-2289485500,</p>

                     <p class="p">493642-2633077946,</p>

                     <p class="p">493642-2725172462</p>

                  </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Batch mode command for Libero to display the STD out on
                     screen.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span> Added the new option <code class="ph codeph">console_mode:show</code> to the Libero
                     command line to display STDOUT on the console.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2783805520</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>System Builder and MDDR Configurator seem to block 4
                     Burst.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Added checks for the Burst Length option based on the DDR memory
                     type.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2772574227</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Issue programming PolarFire device through SmartDebug via Tcl
                     script.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Corrected the exported Tcl file in this release and programming through the
                     Tcl script passes.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>
                     <p class="p">493642-2507765827,</p>

                     <p class="p">493642-2638828358</p>

                  </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>RTG4: Use SmartDebug to Inject Errors on ECC RAM
                     blocks.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Enhanced Libero SmartDebug to inject errors in RAM blocks. See <a class="xref" href="GUID-630638D7-FD54-479C-B9B4-9E903AA549DF.html" title="SmartDebug LSRAM ECC provides the ability to inject single-bit or multi-bit errors and validate design response. This feature applies to RTG4, PolarFire, RT PolarFire, and PolarFire SoC.">SmartDebug LSRAM ECC Support</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2205214756</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>MEMORY_MAP: Libero crashes (assertion failure) when Modify
                     Memory Map is invoked.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed the reported crash in this release.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2798761326</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Libero 12.5: B_WEN is wrongly configured for SF2
                     LSRAM.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Enabled SmartFusion2 LSRAM WEN bit for widths of 10-12.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>
                     <p class="p">493642-2766233920,</p>

                     <p class="p">493642-2763576582</p>

                  </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Libero crashes when trying to open Top level
                     Smartdesign.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed the crash in this release.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2751906843</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>PF_XCVR: TXPLL: Switching between CDR ref clock and
                     TxPLL.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Removed support for the clocks switching feature and removed the
                     corresponding options from the Transceiver configurator.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2747946263</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>RTG4FCCC: Frequency entry &lt; 400 MHz</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed the issue in Libero CCC configurator by preventing users from
                     entering a frequency greater than 400 MHz.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2639320907</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>PF_SRAM_AHBL_AXI: Support of '.ihx' for
                     PF_SRAM_AHBL_AXI.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Added '.ihx' file support to Libero.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2790717260</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Synplfiy Pro crashes: Error Code [nvhdlgen.cpp:6245 : Error
                     occurred while inferring asymmetric ram.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed this issue in the Synplify Pro version Q-2020.03M-SP1 bundled with
                     Libero SoC.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2774341913</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>m_generic.exe Synplify error.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed this issue in the Synplify Pro version Q-2020.03M-SP1 bundled with
                     Libero SoC.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2757444781</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Remove TMR fault injection feature in GUI.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Removed the fault injection feature from Synplify Pro options.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2766323753</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Synplify crash (on P2019, Q2020 releases).</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed this issue in the Synplify Pro version Q-2020.03M-SP1 bundled with
                     Libero SoC.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2746622253</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Synthesis timing report question - Large delay associated with
                     OUTBUF.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Corrected the output pad delay values.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2759945306</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Synplify inferring uSRAM instead of LSRAM.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed this issue in SynplifyPro to infer LSRAM instead of uSRAM.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2726041637</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Synthesize error: VHDL slice array assignation not working
                     correctly.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed in the SynplifyPro version Q-2020.03M-SP1 bundled with Libero
                     SoC.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2725654320</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Synthesize error: VHDL when else in the 'loop' not interpreted
                     correctly.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed in the SynplifyPro version Q-2020.03M-SP1 bundled with Libero
                     SoC.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2725616347</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Synthesize error: VHDL concatenation (&amp;) with array typed
                     range does not work.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed in the SynplifyPro version Q-2020.03M-SP1 bundled with Libero
                     SoC.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2775228780</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Project state is not preserved while opening project via tcl
                     command.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed this issue in this release. Project state is preserved when the
                     Libero project is reopened.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2707807672</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>Absolute/Relative path: Enhancement Request: Synthesis script
                     setting in the "configure_tool -name {SYNTHESIZE}" is stored with hard
                     path.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Added this enhancement to this release. Relative paths can now be set in
                        <span class="ph uicontrol">Synthesis -&gt; Configure Options</span>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2771635140</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>SpaceWire Data Timing path used in V12.3 no longer
                     exists.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Fixed this issue in this release. SmartTime now allows path ending at a
                     register clock pin to be reported in user sets.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2820892077</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>When DRI mode is enabled, ECALIB configurator will not open in
                     Libero SoC 12.5 and Libero SoC 12.5 SP1.<p class="p">When DRI mode is disabled and GL0 is
                        not used in the design, ECALIB configurator will not open in Libero SoC 12.5
                        and Libero SoC 12.5 SP1.</p>
</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>Use Libero SoC v12.6 or Libero SoC v 12.4.<p class="p">While computing internal
                        delays, Libero takes GL0 as the slowest clock that is not used. As a result,
                        configurator does not open in Windows and causes an assertion failure in
                        Linux. To avoid this, use Libero 12.6 or Libero 12.4.</p>
</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CC "><span>493642-2829401262</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__ID-000003CF "><span>In Libero v12.5 and v12.5 SP1, Chip Planner crashed after the
                     regions were renamed in the <span class="ph uicontrol">Regions</span> tab. </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e42 "><span>This issue has been resolved in Libero v12.6.</span></td>

               </tr>

            </tbody>

         </table>
</div>

      <p class="p">The following table lists the customer-reported defects and enhancement requests resolved
         in Libero SoC v12.6 that do not have case numbers. Resolution of previously reported “Known
         Issues and Limitations” are also noted in this table.</p>

      
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="GUID-C956C8B8-7803-4F7A-8618-C87F0691A179__TABLE_X5S_RZP_VNB" class="table" frame="border" border="1" rules="all"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>Customer-reported Defects and
            Enhancement Requests (No Case Numbers)</span></caption>
            <col style="width:47.84688995215311%" />
            <col style="width:52.153110047846894%" />
            <thead class="thead" style="text-align:left;">
               <tr class="row">
                  <th class="entry cellrowborder" style="vertical-align:middle;" id="d13405e745"><span>Description</span></th>

                  <th class="entry cellrowborder" style="vertical-align:middle;" id="d13405e748"><span>Resolution</span></th>

               </tr>

            </thead>

            <tbody class="tbody">
               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>I/O: Remove I/O placement table from compile and move it to
                     the layout report. </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>For SmartFusion2/IGLOO2/RTG4, moved the I/O placement section from the
                     compile report to the layout log after the resource report.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>RTG4 exported full placement pdc constraint fails constraint
                     manager check.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Excluded duplicated RGRESET created by layout from the PDC export that was
                     causing the error.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>Reading X.509 certificate from JTAG using FlashPro.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Displayed the X.509 certificate in FlashPro Express log window under
                     "READ_DEVICE_CERTIFICATE" action.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>Incorrect FPGA state printed relative to the selected run
                     Action.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Fixed the issue with Flash Pro and the correct state of device is now
                     displayed.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>PF_IOD_CDR: hs io clk bridging in io cdr causes
                     issues.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Prevents low skew bridging with PF_IOD_CDR.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span> IOFF Combining for DIFF IO PADN Flow and Reporting
                     Issues.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Addressed reporting issues so that compile report now  displays the correct
                     differential IO usage.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>Add Usage Details for PolarFire/IGLOO2/RTG4 routing conflicts
                     report.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Added the routing conflicts report to the Libero online help to which users
                     can.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>Tcl command download_core does not work in command line
                     execution.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Fixed a Libero issue with loading web repositories in command line mode.
                     Users can now download cores from the command line.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>Utilization report doesn't match compile report. </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Fixed a Power Estimator issue with exporting Math Blocks with zero
                     activity. The utilization between Power Estimator and Libero compile report now
                     matches.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>Support for ISSI SPI Flash memory.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Expanded support for SPI flash devices. See <a class="xref" href="GUID-944E9AE8-C9A5-4B9E-9299-F35982BEBDD7.html">FlashPro 6 Expanded SPI Flash Memory Device Support</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>MEMORY_MAP: REPORT: Incomplete Design Summary
                     produced.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Enhanced Libero to generate a Memory map. For details, see <a class="xref" href="GUID-A1DCFDF7-0E58-4A3D-93B7-02E1DFE27755.html">Memory Map Generator</a>.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>Don't limit NUM_MULTI_PASSES to 25.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Removed the limit on the number of multipass seeds. Users can set a number
                     higher than 25 in Tcl mode only.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>HDL_LANGUAGE: HDL check displays incorrect errors.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Fixed the error in "Check HDL" function. Check HDL no longer displays
                     incorrect errors in this scenario.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>PF_PCIE: AXI-Slave (from the fabric side) limit
                     increase.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Fixed the Libero limitation of 2 GB addressing. PolarFire PCIe can now
                     address the full 4 GB address range.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>PF_DRI: APBS port on PF_DRI should be configured as a slave
                     interface.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Enhanced PF_DRI IP to support a new APB slave interface.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>Crash with msg::Internal Error in m_generic.exe.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Fixed the crash in this release.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>SynplifyPro O-2018.09M-SP1-1: Enable signal disables
                     input/output pipeline register packing for wide multipliers.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Fixed this issue in the SynplifyPro bundled with this release. Synplify now
                     packs registers in the Math Block for wide multipliers.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>Libero 12.2, Customer VHDL Issue with unconstrained array type
                     error.</span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Fixed this issue in the SynplifyPro bundled with his release.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>
                     <p class="p">Synthesis VHDL Compiler gives error message “choice 0 is out of range” for
                        the slice array assignment statement.</p>

                  </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Corrected Synthesis VHDL Compiler to interpret the slice array assignment
                     statement properly without any error.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>
                     <p class="p">Synthesis VHDL Compiler gives error message “index out of range” for
                        when-else statement used in the for loop in the RTL.</p>

                  </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Corrected Synthesis VHDL Compiler to interpret the when-else statement used
                     in the for loop correctly without any error.</span></td>

               </tr>

               <tr class="row">
                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e745 "><span>
                     <p class="p">Synthesis VHDL Compiler fails in the concatenation of array if the Array
                        range is defined as subtype natural_downto range &lt;&gt; instead of
                        natural_range&lt;&gt;.</p>

                  </span></td>

                  <td class="entry cellrowborder" style="vertical-align:middle;" headers="d13405e748 "><span>Corrected Synthesis VHDL Compiler to interpret the concatenation of array
                     correctly if the Array range is defined as natural_downto range
                     &lt;&gt;.</span></td>

               </tr>

            </tbody>

         </table>
</div>

   </div>

</body>
</html>