#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfeb1f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfeb380 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xff5490 .functor NOT 1, L_0x101f610, C4<0>, C4<0>, C4<0>;
L_0x101f3a0 .functor XOR 1, L_0x101f240, L_0x101f300, C4<0>, C4<0>;
L_0x101f500 .functor XOR 1, L_0x101f3a0, L_0x101f460, C4<0>, C4<0>;
v0x101be30_0 .net *"_ivl_10", 0 0, L_0x101f460;  1 drivers
v0x101bf30_0 .net *"_ivl_12", 0 0, L_0x101f500;  1 drivers
v0x101c010_0 .net *"_ivl_2", 0 0, L_0x101ec20;  1 drivers
v0x101c0d0_0 .net *"_ivl_4", 0 0, L_0x101f240;  1 drivers
v0x101c1b0_0 .net *"_ivl_6", 0 0, L_0x101f300;  1 drivers
v0x101c2e0_0 .net *"_ivl_8", 0 0, L_0x101f3a0;  1 drivers
v0x101c3c0_0 .net "a", 0 0, v0x1019a00_0;  1 drivers
v0x101c460_0 .net "b", 0 0, v0x1019aa0_0;  1 drivers
v0x101c500_0 .net "c", 0 0, v0x1019b40_0;  1 drivers
v0x101c5a0_0 .var "clk", 0 0;
v0x101c640_0 .net "d", 0 0, v0x1019cb0_0;  1 drivers
v0x101c6e0_0 .net "out_dut", 0 0, L_0x101f0e0;  1 drivers
v0x101c780_0 .net "out_ref", 0 0, L_0x101d750;  1 drivers
v0x101c820_0 .var/2u "stats1", 159 0;
v0x101c8c0_0 .var/2u "strobe", 0 0;
v0x101c960_0 .net "tb_match", 0 0, L_0x101f610;  1 drivers
v0x101ca20_0 .net "tb_mismatch", 0 0, L_0xff5490;  1 drivers
v0x101cbf0_0 .net "wavedrom_enable", 0 0, v0x1019da0_0;  1 drivers
v0x101cc90_0 .net "wavedrom_title", 511 0, v0x1019e40_0;  1 drivers
L_0x101ec20 .concat [ 1 0 0 0], L_0x101d750;
L_0x101f240 .concat [ 1 0 0 0], L_0x101d750;
L_0x101f300 .concat [ 1 0 0 0], L_0x101f0e0;
L_0x101f460 .concat [ 1 0 0 0], L_0x101d750;
L_0x101f610 .cmp/eeq 1, L_0x101ec20, L_0x101f500;
S_0xfeb510 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xfeb380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xfebc90 .functor NOT 1, v0x1019b40_0, C4<0>, C4<0>, C4<0>;
L_0xff5d50 .functor NOT 1, v0x1019aa0_0, C4<0>, C4<0>, C4<0>;
L_0x101cea0 .functor AND 1, L_0xfebc90, L_0xff5d50, C4<1>, C4<1>;
L_0x101cf40 .functor NOT 1, v0x1019cb0_0, C4<0>, C4<0>, C4<0>;
L_0x101d070 .functor NOT 1, v0x1019a00_0, C4<0>, C4<0>, C4<0>;
L_0x101d170 .functor AND 1, L_0x101cf40, L_0x101d070, C4<1>, C4<1>;
L_0x101d250 .functor OR 1, L_0x101cea0, L_0x101d170, C4<0>, C4<0>;
L_0x101d310 .functor AND 1, v0x1019a00_0, v0x1019b40_0, C4<1>, C4<1>;
L_0x101d3d0 .functor AND 1, L_0x101d310, v0x1019cb0_0, C4<1>, C4<1>;
L_0x101d490 .functor OR 1, L_0x101d250, L_0x101d3d0, C4<0>, C4<0>;
L_0x101d600 .functor AND 1, v0x1019aa0_0, v0x1019b40_0, C4<1>, C4<1>;
L_0x101d670 .functor AND 1, L_0x101d600, v0x1019cb0_0, C4<1>, C4<1>;
L_0x101d750 .functor OR 1, L_0x101d490, L_0x101d670, C4<0>, C4<0>;
v0xff5700_0 .net *"_ivl_0", 0 0, L_0xfebc90;  1 drivers
v0xff57a0_0 .net *"_ivl_10", 0 0, L_0x101d170;  1 drivers
v0x10181f0_0 .net *"_ivl_12", 0 0, L_0x101d250;  1 drivers
v0x10182b0_0 .net *"_ivl_14", 0 0, L_0x101d310;  1 drivers
v0x1018390_0 .net *"_ivl_16", 0 0, L_0x101d3d0;  1 drivers
v0x10184c0_0 .net *"_ivl_18", 0 0, L_0x101d490;  1 drivers
v0x10185a0_0 .net *"_ivl_2", 0 0, L_0xff5d50;  1 drivers
v0x1018680_0 .net *"_ivl_20", 0 0, L_0x101d600;  1 drivers
v0x1018760_0 .net *"_ivl_22", 0 0, L_0x101d670;  1 drivers
v0x1018840_0 .net *"_ivl_4", 0 0, L_0x101cea0;  1 drivers
v0x1018920_0 .net *"_ivl_6", 0 0, L_0x101cf40;  1 drivers
v0x1018a00_0 .net *"_ivl_8", 0 0, L_0x101d070;  1 drivers
v0x1018ae0_0 .net "a", 0 0, v0x1019a00_0;  alias, 1 drivers
v0x1018ba0_0 .net "b", 0 0, v0x1019aa0_0;  alias, 1 drivers
v0x1018c60_0 .net "c", 0 0, v0x1019b40_0;  alias, 1 drivers
v0x1018d20_0 .net "d", 0 0, v0x1019cb0_0;  alias, 1 drivers
v0x1018de0_0 .net "out", 0 0, L_0x101d750;  alias, 1 drivers
S_0x1018f40 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xfeb380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1019a00_0 .var "a", 0 0;
v0x1019aa0_0 .var "b", 0 0;
v0x1019b40_0 .var "c", 0 0;
v0x1019c10_0 .net "clk", 0 0, v0x101c5a0_0;  1 drivers
v0x1019cb0_0 .var "d", 0 0;
v0x1019da0_0 .var "wavedrom_enable", 0 0;
v0x1019e40_0 .var "wavedrom_title", 511 0;
S_0x10191e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1018f40;
 .timescale -12 -12;
v0x1019440_0 .var/2s "count", 31 0;
E_0xfe6140/0 .event negedge, v0x1019c10_0;
E_0xfe6140/1 .event posedge, v0x1019c10_0;
E_0xfe6140 .event/or E_0xfe6140/0, E_0xfe6140/1;
E_0xfe6390 .event negedge, v0x1019c10_0;
E_0xfd09f0 .event posedge, v0x1019c10_0;
S_0x1019540 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1018f40;
 .timescale -12 -12;
v0x1019740_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1019820 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1018f40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1019fa0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xfeb380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x101d8b0 .functor NOT 1, v0x1019b40_0, C4<0>, C4<0>, C4<0>;
L_0x101d920 .functor NOT 1, v0x1019cb0_0, C4<0>, C4<0>, C4<0>;
L_0x101d9b0 .functor AND 1, L_0x101d8b0, L_0x101d920, C4<1>, C4<1>;
L_0x101dac0 .functor NOT 1, v0x1019a00_0, C4<0>, C4<0>, C4<0>;
L_0x101db60 .functor NOT 1, v0x1019aa0_0, C4<0>, C4<0>, C4<0>;
L_0x101dbd0 .functor AND 1, L_0x101dac0, L_0x101db60, C4<1>, C4<1>;
L_0x101dd20 .functor AND 1, L_0x101dbd0, v0x1019cb0_0, C4<1>, C4<1>;
L_0x101def0 .functor OR 1, L_0x101d9b0, L_0x101dd20, C4<0>, C4<0>;
L_0x101e050 .functor NOT 1, v0x1019a00_0, C4<0>, C4<0>, C4<0>;
L_0x101e0c0 .functor AND 1, L_0x101e050, v0x1019aa0_0, C4<1>, C4<1>;
L_0x101e1e0 .functor AND 1, L_0x101e0c0, v0x1019b40_0, C4<1>, C4<1>;
L_0x101e360 .functor OR 1, L_0x101def0, L_0x101e1e0, C4<0>, C4<0>;
L_0x101e4e0 .functor AND 1, v0x1019a00_0, v0x1019aa0_0, C4<1>, C4<1>;
L_0x101e770 .functor AND 1, L_0x101e4e0, v0x1019cb0_0, C4<1>, C4<1>;
L_0x101e470 .functor OR 1, L_0x101e360, L_0x101e770, C4<0>, C4<0>;
L_0x101e950 .functor NOT 1, v0x1019a00_0, C4<0>, C4<0>, C4<0>;
L_0x101ea50 .functor AND 1, L_0x101e950, v0x1019b40_0, C4<1>, C4<1>;
L_0x101eb10 .functor OR 1, L_0x101e470, L_0x101ea50, C4<0>, C4<0>;
L_0x101ecc0 .functor NOT 1, v0x1019aa0_0, C4<0>, C4<0>, C4<0>;
L_0x101ed30 .functor AND 1, v0x1019a00_0, L_0x101ecc0, C4<1>, C4<1>;
L_0x101eea0 .functor NOT 1, v0x1019cb0_0, C4<0>, C4<0>, C4<0>;
L_0x101ef10 .functor AND 1, L_0x101ed30, L_0x101eea0, C4<1>, C4<1>;
L_0x101f0e0 .functor OR 1, L_0x101eb10, L_0x101ef10, C4<0>, C4<0>;
v0x101a290_0 .net *"_ivl_0", 0 0, L_0x101d8b0;  1 drivers
v0x101a370_0 .net *"_ivl_10", 0 0, L_0x101dbd0;  1 drivers
v0x101a450_0 .net *"_ivl_12", 0 0, L_0x101dd20;  1 drivers
v0x101a540_0 .net *"_ivl_14", 0 0, L_0x101def0;  1 drivers
v0x101a620_0 .net *"_ivl_16", 0 0, L_0x101e050;  1 drivers
v0x101a750_0 .net *"_ivl_18", 0 0, L_0x101e0c0;  1 drivers
v0x101a830_0 .net *"_ivl_2", 0 0, L_0x101d920;  1 drivers
v0x101a910_0 .net *"_ivl_20", 0 0, L_0x101e1e0;  1 drivers
v0x101a9f0_0 .net *"_ivl_22", 0 0, L_0x101e360;  1 drivers
v0x101aad0_0 .net *"_ivl_24", 0 0, L_0x101e4e0;  1 drivers
v0x101abb0_0 .net *"_ivl_26", 0 0, L_0x101e770;  1 drivers
v0x101ac90_0 .net *"_ivl_28", 0 0, L_0x101e470;  1 drivers
v0x101ad70_0 .net *"_ivl_30", 0 0, L_0x101e950;  1 drivers
v0x101ae50_0 .net *"_ivl_32", 0 0, L_0x101ea50;  1 drivers
v0x101af30_0 .net *"_ivl_34", 0 0, L_0x101eb10;  1 drivers
v0x101b010_0 .net *"_ivl_36", 0 0, L_0x101ecc0;  1 drivers
v0x101b0f0_0 .net *"_ivl_38", 0 0, L_0x101ed30;  1 drivers
v0x101b2e0_0 .net *"_ivl_4", 0 0, L_0x101d9b0;  1 drivers
v0x101b3c0_0 .net *"_ivl_40", 0 0, L_0x101eea0;  1 drivers
v0x101b4a0_0 .net *"_ivl_42", 0 0, L_0x101ef10;  1 drivers
v0x101b580_0 .net *"_ivl_6", 0 0, L_0x101dac0;  1 drivers
v0x101b660_0 .net *"_ivl_8", 0 0, L_0x101db60;  1 drivers
v0x101b740_0 .net "a", 0 0, v0x1019a00_0;  alias, 1 drivers
v0x101b7e0_0 .net "b", 0 0, v0x1019aa0_0;  alias, 1 drivers
v0x101b8d0_0 .net "c", 0 0, v0x1019b40_0;  alias, 1 drivers
v0x101b9c0_0 .net "d", 0 0, v0x1019cb0_0;  alias, 1 drivers
v0x101bab0_0 .net "out", 0 0, L_0x101f0e0;  alias, 1 drivers
S_0x101bc10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xfeb380;
 .timescale -12 -12;
E_0xfe5ee0 .event anyedge, v0x101c8c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x101c8c0_0;
    %nor/r;
    %assign/vec4 v0x101c8c0_0, 0;
    %wait E_0xfe5ee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1018f40;
T_3 ;
    %fork t_1, S_0x10191e0;
    %jmp t_0;
    .scope S_0x10191e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1019440_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1019cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1019b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1019aa0_0, 0;
    %assign/vec4 v0x1019a00_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfd09f0;
    %load/vec4 v0x1019440_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1019440_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1019cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1019b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1019aa0_0, 0;
    %assign/vec4 v0x1019a00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xfe6390;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1019820;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfe6140;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1019a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1019aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1019b40_0, 0;
    %assign/vec4 v0x1019cb0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1018f40;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xfeb380;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101c8c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xfeb380;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x101c5a0_0;
    %inv;
    %store/vec4 v0x101c5a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xfeb380;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1019c10_0, v0x101ca20_0, v0x101c3c0_0, v0x101c460_0, v0x101c500_0, v0x101c640_0, v0x101c780_0, v0x101c6e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xfeb380;
T_7 ;
    %load/vec4 v0x101c820_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x101c820_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x101c820_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x101c820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x101c820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x101c820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x101c820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xfeb380;
T_8 ;
    %wait E_0xfe6140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101c820_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101c820_0, 4, 32;
    %load/vec4 v0x101c960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x101c820_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101c820_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101c820_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101c820_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x101c780_0;
    %load/vec4 v0x101c780_0;
    %load/vec4 v0x101c6e0_0;
    %xor;
    %load/vec4 v0x101c780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x101c820_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101c820_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x101c820_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101c820_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter6/response2/top_module.sv";
