Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jan  9 15:08:20 2025
| Host         : thinkopad running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CORDIC_timing_summary_routed.rpt -pb CORDIC_timing_summary_routed.pb -rpx CORDIC_timing_summary_routed.rpx -warn_on_violation
| Design       : CORDIC
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.493        0.000                      0                  339        0.009        0.000                      0                  339        9.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.493        0.000                      0                  339        0.009        0.000                      0                  339        9.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 x_out1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.981ns  (logic 3.984ns (49.925%)  route 3.996ns (50.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.753     5.490    clk_IBUF_BUFG
    DSP48_X1Y21          DSP48E1                                      r  x_out1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     5.924 r  x_out1__0/P[16]
                         net (fo=1, routed)           3.996     9.921    rho_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         3.550    13.471 r  rho_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.471    rho[4]
    N17                                                               r  rho[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -13.471    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 x_out1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 3.954ns (49.785%)  route 3.988ns (50.215%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.753     5.490    clk_IBUF_BUFG
    DSP48_X1Y21          DSP48E1                                      r  x_out1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.434     5.924 r  x_out1__0/P[12]
                         net (fo=1, routed)           3.988     9.912    rho_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         3.520    13.432 r  rho_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.432    rho[0]
    T19                                                               r  rho[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 x_out1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 3.940ns (49.772%)  route 3.976ns (50.228%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.753     5.490    clk_IBUF_BUFG
    DSP48_X1Y21          DSP48E1                                      r  x_out1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.924 r  x_out1__0/P[14]
                         net (fo=1, routed)           3.976     9.900    rho_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.506    13.406 r  rho_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.406    rho[2]
    P15                                                               r  rho[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 x_out1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 3.962ns (50.084%)  route 3.948ns (49.916%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.753     5.490    clk_IBUF_BUFG
    DSP48_X1Y21          DSP48E1                                      r  x_out1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434     5.924 r  x_out1__0/P[18]
                         net (fo=1, routed)           3.948     9.873    rho_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         3.528    13.401 r  rho_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.401    rho[6]
    W18                                                               r  rho[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 x_out1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 3.942ns (50.617%)  route 3.846ns (49.383%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.753     5.490    clk_IBUF_BUFG
    DSP48_X1Y21          DSP48E1                                      r  x_out1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434     5.924 r  x_out1__0/P[13]
                         net (fo=1, routed)           3.846     9.771    rho_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         3.508    13.279 r  rho_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.279    rho[1]
    P16                                                               r  rho[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 x_out1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 3.960ns (51.080%)  route 3.793ns (48.920%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.753     5.490    clk_IBUF_BUFG
    DSP48_X1Y21          DSP48E1                                      r  x_out1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.924 r  x_out1__0/P[17]
                         net (fo=1, routed)           3.793     9.717    rho_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         3.526    13.243 r  rho_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.243    rho[5]
    W19                                                               r  rho[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 x_out1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 3.961ns (51.108%)  route 3.789ns (48.892%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.753     5.490    clk_IBUF_BUFG
    DSP48_X1Y21          DSP48E1                                      r  x_out1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.434     5.924 r  x_out1__0/P[19]
                         net (fo=1, routed)           3.789     9.714    rho_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         3.527    13.241 r  rho_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.241    rho[7]
    V18                                                               r  rho[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 x_out1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[8]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.965ns (51.414%)  route 3.746ns (48.586%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.753     5.490    clk_IBUF_BUFG
    DSP48_X1Y21          DSP48E1                                      r  x_out1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434     5.924 r  x_out1__0/P[20]
                         net (fo=1, routed)           3.746     9.671    rho_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         3.531    13.201 r  rho_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.201    rho[8]
    V17                                                               r  rho[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 x_out1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 3.976ns (51.862%)  route 3.690ns (48.138%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.753     5.490    clk_IBUF_BUFG
    DSP48_X1Y21          DSP48E1                                      r  x_out1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.924 r  x_out1__0/P[15]
                         net (fo=1, routed)           3.690     9.615    rho_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         3.542    13.157 r  rho_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.157    rho[3]
    P18                                                               r  rho[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 x_out1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rho[12]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 3.940ns (52.479%)  route 3.567ns (47.521%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.753     5.490    clk_IBUF_BUFG
    DSP48_X1Y21          DSP48E1                                      r  x_out1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.434     5.924 r  x_out1__0/P[24]
                         net (fo=1, routed)           3.567     9.492    rho_OBUF[12]
    R16                  OBUF (Prop_obuf_I_O)         3.506    12.998 r  rho_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.998    rho[12]
    R16                                                               r  rho[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  5.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.511ns (59.031%)  route 1.049ns (40.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W14                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     4.511 r  rst_IBUF_inst/O
                         net (fo=98, routed)          1.049     5.560    rst_IBUF
    SLICE_X42Y30         FDRE                                         r  z_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.742     5.480    clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  z_out_reg[14]/C
                         clock pessimism              0.000     5.480    
                         clock uncertainty            0.035     5.515    
    SLICE_X42Y30         FDRE (Hold_fdre_C_R)         0.036     5.551    z_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.551    
                         arrival time                           5.560    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.511ns (59.031%)  route 1.049ns (40.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W14                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     4.511 r  rst_IBUF_inst/O
                         net (fo=98, routed)          1.049     5.560    rst_IBUF
    SLICE_X42Y30         FDRE                                         r  z_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.742     5.480    clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  z_out_reg[15]/C
                         clock pessimism              0.000     5.480    
                         clock uncertainty            0.035     5.515    
    SLICE_X42Y30         FDRE (Hold_fdre_C_R)         0.036     5.551    z_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.551    
                         arrival time                           5.560    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 start
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.589ns (55.240%)  route 1.287ns (44.760%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    Y17                                               0.000     3.000 r  start (IN)
                         net (fo=0)                   0.000     3.000    start
    Y17                  IBUF (Prop_ibuf_I_O)         1.489     4.489 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.287     5.776    start_IBUF
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.100     5.876 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.876    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.747     5.485    clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     5.485    
                         clock uncertainty            0.035     5.520    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.269     5.789    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.789    
                         arrival time                           5.876    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 1.511ns (58.371%)  route 1.078ns (41.629%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W14                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     4.511 r  rst_IBUF_inst/O
                         net (fo=98, routed)          1.078     5.589    rst_IBUF
    SLICE_X36Y36         FDRE                                         r  FSM_sequential_current_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.747     5.485    clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     5.485    
                         clock uncertainty            0.035     5.520    
    SLICE_X36Y36         FDRE (Hold_fdre_C_R)        -0.020     5.500    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.500    
                         arrival time                           5.589    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 1.511ns (58.371%)  route 1.078ns (41.629%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W14                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     4.511 r  rst_IBUF_inst/O
                         net (fo=98, routed)          1.078     5.589    rst_IBUF
    SLICE_X36Y36         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.747     5.485    clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.000     5.485    
                         clock uncertainty            0.035     5.520    
    SLICE_X36Y36         FDRE (Hold_fdre_C_R)        -0.020     5.500    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.500    
                         arrival time                           5.589    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.511ns (56.071%)  route 1.184ns (43.929%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W14                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     4.511 r  rst_IBUF_inst/O
                         net (fo=98, routed)          1.184     5.695    rst_IBUF
    SLICE_X42Y29         FDRE                                         r  FSM_sequential_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.741     5.479    clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000     5.479    
                         clock uncertainty            0.035     5.514    
    SLICE_X42Y29         FDRE (Hold_fdre_C_R)         0.036     5.550    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.550    
                         arrival time                           5.695    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.511ns (56.071%)  route 1.184ns (43.929%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W14                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     4.511 r  rst_IBUF_inst/O
                         net (fo=98, routed)          1.184     5.695    rst_IBUF
    SLICE_X42Y29         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.741     5.479    clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.000     5.479    
                         clock uncertainty            0.035     5.514    
    SLICE_X42Y29         FDRE (Hold_fdre_C_R)         0.036     5.550    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.550    
                         arrival time                           5.695    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            valid_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.511ns (56.071%)  route 1.184ns (43.929%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W14                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     4.511 r  rst_IBUF_inst/O
                         net (fo=98, routed)          1.184     5.695    rst_IBUF
    SLICE_X42Y29         FDRE                                         r  valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.741     5.479    clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  valid_reg/C
                         clock pessimism              0.000     5.479    
                         clock uncertainty            0.035     5.514    
    SLICE_X42Y29         FDRE (Hold_fdre_C_R)         0.036     5.550    valid_reg
  -------------------------------------------------------------------
                         required time                         -5.550    
                         arrival time                           5.695    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_t_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.511ns (56.071%)  route 1.184ns (43.929%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W14                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     4.511 r  rst_IBUF_inst/O
                         net (fo=98, routed)          1.184     5.695    rst_IBUF
    SLICE_X42Y29         FDRE                                         r  z_t_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.741     5.479    clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  z_t_reg[21]/C
                         clock pessimism              0.000     5.479    
                         clock uncertainty            0.035     5.514    
    SLICE_X42Y29         FDRE (Hold_fdre_C_R)         0.036     5.550    z_t_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.550    
                         arrival time                           5.695    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_t_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.511ns (56.071%)  route 1.184ns (43.929%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W14                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     4.511 r  rst_IBUF_inst/O
                         net (fo=98, routed)          1.184     5.695    rst_IBUF
    SLICE_X42Y29         FDRE                                         r  z_t_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.741     5.479    clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  z_t_reg[22]/C
                         clock pessimism              0.000     5.479    
                         clock uncertainty            0.035     5.514    
    SLICE_X42Y29         FDRE (Hold_fdre_C_R)         0.036     5.550    z_t_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.550    
                         arrival time                           5.695    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y21    x_out1__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y36   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y29   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y29   counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y35   counter_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y35   counter_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y36   counter_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y29   valid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y52   x_t_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X36Y36   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X36Y36   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X42Y29   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X42Y29   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X42Y29   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X42Y29   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X38Y35   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X38Y35   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X38Y35   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X38Y35   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X36Y36   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X36Y36   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X42Y29   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X42Y29   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X42Y29   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X42Y29   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X38Y35   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X38Y35   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X38Y35   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X38Y35   counter_reg[2]/C



