#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun 22 16:04:27 2020
# Process ID: 39232
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/synth_1
# Command line: vivado.exe -log integercomputeBlock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source integercomputeBlock.tcl
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/synth_1/integercomputeBlock.vds
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source integercomputeBlock.tcl -notrace
Command: synth_design -top integercomputeBlock -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 977.281 ; gain = 234.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'integercomputeBlock' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/sources_1/imports/new/integercomputeBlock.v:4]
INFO: [Synth 8-6157] synthesizing module 'ParallelBuffer' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/sources_1/imports/new/Parrallel Buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'SingleBuffer' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/sources_1/imports/new/FlipFlop.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SingleBuffer' (1#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/sources_1/imports/new/FlipFlop.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ParallelBuffer' (2#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/sources_1/imports/new/Parrallel Buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiplyCompute' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/synth_1/.Xil/Vivado-39232-DESKTOP-D9F9TPQ/realtime/multiplyCompute_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'multiplyCompute' (3#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/synth_1/.Xil/Vivado-39232-DESKTOP-D9F9TPQ/realtime/multiplyCompute_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dataSplit' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/sources_1/imports/new/dataSplit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dataSplit' (4#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/sources_1/imports/new/dataSplit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'integercomputeBlock' (5#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/sources_1/imports/new/integercomputeBlock.v:4]
WARNING: [Synth 8-3331] design dataSplit has unconnected port Clk
WARNING: [Synth 8-3331] design dataSplit has unconnected port Rst
WARNING: [Synth 8-3331] design dataSplit has unconnected port RD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1051.012 ; gain = 308.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1051.012 ; gain = 308.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1051.012 ; gain = 308.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1051.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/multiplyCompute_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mCompute'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/multiplyCompute_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mCompute'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/synth_1/hd_reconfig.xdc]
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/integercomputeBlock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/integercomputeBlock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1112.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1112.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1112.297 ; gain = 369.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1112.297 ; gain = 369.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/synth_1/hd_reconfig.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1112.297 ; gain = 369.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1112.297 ; gain = 369.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SingleBuffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dataSplit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.297 ; gain = 369.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1133.629 ; gain = 390.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1133.629 ; gain = 390.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1143.219 ; gain = 400.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1159.000 ; gain = 416.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1159.000 ; gain = 416.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1159.000 ; gain = 416.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1159.000 ; gain = 416.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1159.000 ; gain = 416.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1159.000 ; gain = 416.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |multiplyCompute |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |multiplyCompute |     1|
|2     |BUFG            |     1|
|3     |LUT2            |    17|
|4     |LUT3            |    10|
|5     |FDRE            |    18|
|6     |IBUF            |    14|
|7     |OBUF            |    10|
+------+----------------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |    87|
|2     |  pBuffer  |ParallelBuffer |    37|
|3     |    buff0  |SingleBuffer   |    18|
|4     |    buff1  |SingleBuffer_0 |    19|
|5     |  splitter |dataSplit      |     8|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1159.000 ; gain = 416.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1159.000 ; gain = 354.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1159.000 ; gain = 416.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1177.281 ; gain = 746.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.281 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Partial_Reconfig_Testing/Partial_Reconfig_Testing.runs/synth_1/integercomputeBlock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file integercomputeBlock_utilization_synth.rpt -pb integercomputeBlock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 22 16:04:56 2020...
