#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Tue Dec  4 16:04:21 2018
# Process ID: 2168
# Current directory: D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/synth_1
# Command line: vivado.exe -log sonar.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sonar.tcl
# Log file: D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/synth_1/sonar.vds
# Journal file: D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sonar.tcl -notrace
Command: synth_design -top sonar -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 355.203 ; gain = 98.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sonar' [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/sources_1/imports/Desktop/sonar.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'sonar' (1#1) [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/sources_1/imports/Desktop/sonar.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 410.434 ; gain = 154.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 410.434 ; gain = 154.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 410.434 ; gain = 154.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'transmit'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'transmit'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'transmit_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'transmit_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sonar_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sonar_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 742.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 742.184 ; gain = 485.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 742.184 ; gain = 485.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 742.184 ; gain = 485.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sonar_trig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "waiting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "centimeters" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "centimeters_tens" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 742.184 ; gain = 485.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sonar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "centimeters" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "waiting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sonar_trig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'anodes_reg[2]' (FDS) to 'anodes_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\anodes_reg[3] )
WARNING: [Synth 8-3332] Sequential element (anodes_reg[3]) is unused and will be removed from module sonar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 742.184 ; gain = 485.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 742.184 ; gain = 485.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 754.160 ; gain = 497.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 755.566 ; gain = 499.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 755.566 ; gain = 499.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 755.566 ; gain = 499.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 755.566 ; gain = 499.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 755.566 ; gain = 499.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 755.566 ; gain = 499.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 755.566 ; gain = 499.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     5|
|4     |LUT2   |     3|
|5     |LUT3   |    11|
|6     |LUT4   |    12|
|7     |LUT5   |    22|
|8     |LUT6   |     9|
|9     |FDRE   |    76|
|10    |IBUF   |     2|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   165|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 755.566 ; gain = 499.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 755.566 ; gain = 167.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 755.566 ; gain = 499.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 31 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 755.996 ; gain = 512.672
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/synth_1/sonar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sonar_utilization_synth.rpt -pb sonar_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 755.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 16:05:25 2018...
