

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Sat Jan 22 00:49:20 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_R_INNER_LOOP_S_INNER  |        ?|        ?|         ?|          -|          -|   100|    no    |
        | + LOOP_INPUT_ROW            |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%psum = alloca i32"   --->   Operation 6 'alloca' 'psum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%psum_1 = alloca i32"   --->   Operation 7 'alloca' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%psum_2 = alloca i32"   --->   Operation 8 'alloca' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%psum_3 = alloca i32"   --->   Operation 9 'alloca' 'psum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%psum_4 = alloca i32"   --->   Operation 10 'alloca' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%psum_5 = alloca i32"   --->   Operation 11 'alloca' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%psum_6 = alloca i32"   --->   Operation 12 'alloca' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%psum_7 = alloca i32"   --->   Operation 13 'alloca' 'psum_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%psum_8 = alloca i32"   --->   Operation 14 'alloca' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%psum_9 = alloca i32"   --->   Operation 15 'alloca' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%psum_10 = alloca i32"   --->   Operation 16 'alloca' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%psum_11 = alloca i32"   --->   Operation 17 'alloca' 'psum_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 18 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 19 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 20 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 21 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 22 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 23 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 24 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 25 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 26 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 27 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 28 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 29 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 30 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 31 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 32 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 33 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 34 'alloca' 'data_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 35 'alloca' 'data_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 36 'alloca' 'data_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 37 'alloca' 'data_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 38 'alloca' 'data_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 39 'alloca' 'data_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 40 'alloca' 'data_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 41 'alloca' 'data_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 42 'alloca' 'data_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 43 'alloca' 'data_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 44 'alloca' 'data_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 45 'alloca' 'data_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 46 'alloca' 'data_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 47 'alloca' 'data_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 48 'alloca' 'data_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 49 'alloca' 'data_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_21, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_20, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_22, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.45ns)   --->   "%p_lc = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_20"   --->   Operation 56 'read' 'p_lc' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%p_lc3 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_21"   --->   Operation 57 'read' 'p_lc3' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (1.45ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 58 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (1.45ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 59 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %p_out, i32 %p_lc" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 61 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_out1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %p_out1, i32 %p_lc3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 63 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (3.17ns)   --->   "%mul_ln206 = mul i32 %p_lc3, i32 %p_lc" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 64 'mul' 'mul_ln206' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.88ns)   --->   "%add_ln206 = add i32 %mul_ln206, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 65 'add' 'add_ln206' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.45ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_22"   --->   Operation 66 'read' 'tmp_4' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 67 [1/1] (1.45ns)   --->   "%tmp_5 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty"   --->   Operation 67 'read' 'tmp_5' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln262)   --->   "%or_ln262 = or i32 %so_read, i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 68 'or' 'or_ln262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln262 = icmp_eq  i32 %or_ln262, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 69 'icmp' 'icmp_ln262' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i8 %p_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 70 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i8 %p_read_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 71 'sext' 'sext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln98_2 = sext i8 %p_read_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 72 'sext' 'sext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln98_3 = sext i8 %p_read_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 73 'sext' 'sext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln98_4 = sext i8 %p_read_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 74 'sext' 'sext_ln98_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln98_5 = sext i8 %p_read_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 75 'sext' 'sext_ln98_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln98_6 = sext i8 %p_read_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 76 'sext' 'sext_ln98_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln98_7 = sext i8 %p_read_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 77 'sext' 'sext_ln98_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln98_8 = sext i8 %p_read_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 78 'sext' 'sext_ln98_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln98_9 = sext i8 %p_read_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 79 'sext' 'sext_ln98_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln98_10 = sext i8 %p_read_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 80 'sext' 'sext_ln98_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln98_11 = sext i8 %p_read_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 81 'sext' 'sext_ln98_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln98_12 = sext i8 %p_read_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 82 'sext' 'sext_ln98_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln98_13 = sext i8 %p_read_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 83 'sext' 'sext_ln98_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln98_14 = sext i8 %p_read_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 84 'sext' 'sext_ln98_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i8 %p_read_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 85 'sext' 'sext_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_4"   --->   Operation 86 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %tmp_5"   --->   Operation 87 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast1, i64 %cast"   --->   Operation 88 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.60ns)   --->   "%br_ln132 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 89 'br' 'br_ln132' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln132, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 90 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.06ns)   --->   "%icmp_ln132 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 91 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.14ns)   --->   "%add_ln132 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 92 'add' 'add_ln132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %._crit_edge12.loopexit.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 93 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_R_INNER_LOOP_S_INNER_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 96 'specloopname' 'specloopname_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.60ns)   --->   "%br_ln137 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 97 'br' 'br_ln137' <Predicate = (!icmp_ln132)> <Delay = 0.60>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln262 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 98 'ret' 'ret_ln262' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.34>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%i = phi i31, void %._crit_edge12.loopexit.i.i, i31 %i_1, void %0_end"   --->   Operation 99 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%i_cast422_i_i = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 100 'zext' 'i_cast422_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.85ns)   --->   "%icmp_ln137 = icmp_slt  i32 %i_cast422_i_i, i32 %add_ln206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 102 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.87ns)   --->   "%i_1 = add i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 103 'add' 'i_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %._crit_edge.loopexit.i.i, void %0_begin" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 104 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty_38 = trunc i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 105 'trunc' 'empty_38' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 106 'specregionbegin' 'rbegin_i_i' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 107 'zext' 'zext_ln82' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%data_l1_017_addr = getelementptr i8 %data_l1_017, i64, i64 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 108 'getelementptr' 'data_l1_017_addr' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (1.15ns)   --->   "%data_reg_0_0_1 = load i9 %data_l1_017_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 109 'load' 'data_reg_0_0_1' <Predicate = (icmp_ln137)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 110 [1/1] (0.71ns)   --->   "%add_ln80 = add i9, i9 %empty_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 110 'add' 'add_ln80' <Predicate = (icmp_ln137)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.84ns)   --->   "%icmp_ln80 = icmp_eq  i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 111 'icmp' 'icmp_ln80' <Predicate = (icmp_ln137)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i9 %add_ln80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 112 'zext' 'zext_ln82_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%data_l1_118_addr = getelementptr i8 %data_l1_118, i64, i64 %zext_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 113 'getelementptr' 'data_l1_118_addr' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (1.15ns)   --->   "%data_l1_118_load = load i9 %data_l1_118_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 114 'load' 'data_l1_118_load' <Predicate = (icmp_ln137)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 115 [1/1] (0.87ns)   --->   "%add_ln80_1 = add i32, i32 %i_cast422_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 115 'add' 'add_ln80_1' <Predicate = (icmp_ln137)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln80_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 116 'bitselect' 'tmp_6' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i32 %add_ln80_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 117 'zext' 'zext_ln82_2' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%data_l1_219_addr = getelementptr i8 %data_l1_219, i64, i64 %zext_ln82_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 118 'getelementptr' 'data_l1_219_addr' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (1.15ns)   --->   "%data_l1_219_load = load i9 %data_l1_219_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 119 'load' 'data_l1_219_load' <Predicate = (icmp_ln137)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 120 [1/1] (0.87ns)   --->   "%add_ln80_2 = add i32, i32 %i_cast422_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 120 'add' 'add_ln80_2' <Predicate = (icmp_ln137)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln80_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 121 'bitselect' 'tmp_7' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.12ns)   --->   "%xor_ln80 = xor i1 %tmp_7, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 122 'xor' 'xor_ln80' <Predicate = (icmp_ln137)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i32 %add_ln80_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 123 'zext' 'zext_ln82_3' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%data_l1_320_addr = getelementptr i8 %data_l1_320, i64, i64 %zext_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 124 'getelementptr' 'data_l1_320_addr' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (1.15ns)   --->   "%data_l1_320_load = load i9 %data_l1_320_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 125 'load' 'data_l1_320_load' <Predicate = (icmp_ln137)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%data_reg_3_2_1 = load i8 %data_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 126 'load' 'data_reg_3_2_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_3_2_1, i8 %data_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 127 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln98_17 = sext i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 128 'sext' 'sext_ln98_17' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_2)   --->   "%mul_ln98_1 = mul i16 %sext_ln98_17, i16 %sext_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 129 'mul' 'mul_ln98_1' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%data_reg_3_1_1 = load i8 %data_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 130 'load' 'data_reg_3_1_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_3_1_1, i8 %data_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 131 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln98_19 = sext i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 132 'sext' 'sext_ln98_19' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 133 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_1)   --->   "%mul_ln98_2 = mul i16 %sext_ln98_19, i16 %sext_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 133 'mul' 'mul_ln98_2' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%data_reg_2_2_1 = load i8 %data_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 134 'load' 'data_reg_2_2_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_2_2_1, i8 %data_reg_2_2, i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 135 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln98_24 = sext i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 136 'sext' 'sext_ln98_24' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 137 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_2)   --->   "%mul_ln98_5 = mul i16 %sext_ln98_24, i16 %sext_ln98_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 137 'mul' 'mul_ln98_5' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%data_reg_2_1_1 = load i8 %data_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 138 'load' 'data_reg_2_1_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_2_1_1, i8 %data_reg_2_1, i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 139 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln98_26 = sext i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 140 'sext' 'sext_ln98_26' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_1)   --->   "%mul_ln98_6 = mul i16 %sext_ln98_26, i16 %sext_ln98_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 141 'mul' 'mul_ln98_6' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%data_reg_1_2_1 = load i8 %data_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 142 'load' 'data_reg_1_2_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_1_2_1, i8 %data_reg_1_2, i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 143 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln98_31 = sext i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 144 'sext' 'sext_ln98_31' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 145 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_2)   --->   "%mul_ln98_9 = mul i16 %sext_ln98_31, i16 %sext_ln98_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 145 'mul' 'mul_ln98_9' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%data_reg_1_1_1 = load i8 %data_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 146 'load' 'data_reg_1_1_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_1_1_1, i8 %data_reg_1_1, i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 147 'store' 'store_ln92' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln98_33 = sext i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 148 'sext' 'sext_ln98_33' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_1)   --->   "%mul_ln98_10 = mul i16 %sext_ln98_33, i16 %sext_ln98_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 149 'mul' 'mul_ln98_10' <Predicate = (icmp_ln137)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [1/1] (0.87ns)   --->   "%sub49_i_i_i = add i32, i32 %i_cast422_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 150 'add' 'sub49_i_i_i' <Predicate = (icmp_ln137)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.87ns)   --->   "%add_ln105 = add i32, i32 %i_cast422_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 151 'add' 'add_ln105' <Predicate = (icmp_ln137)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln105, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 152 'bitselect' 'tmp_8' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln105 = xor i1 %tmp_8, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 153 'xor' 'xor_ln105' <Predicate = (icmp_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.85ns)   --->   "%icmp_ln105 = icmp_ult  i32 %add_ln105, i32 %mul_ln206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 154 'icmp' 'icmp_ln105' <Predicate = (icmp_ln137)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln105 = and i1 %icmp_ln105, i1 %xor_ln105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 155 'and' 'and_ln105' <Predicate = (icmp_ln137)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %and_ln105, void %bb98._crit_edge.i.i, void %_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 156 'br' 'br_ln105' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i32 %add_ln105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 157 'zext' 'zext_ln113' <Predicate = (icmp_ln137 & and_ln105)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 158 'getelementptr' 'output_l1_local_3_addr' <Predicate = (icmp_ln137 & and_ln105)> <Delay = 0.00>
ST_3 : Operation 159 [2/2] (1.15ns)   --->   "%output_l1_local_3_load = load i9 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 159 'load' 'output_l1_local_3_load' <Predicate = (icmp_ln137 & and_ln105 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln116 = br void %bb98._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 160 'br' 'br_ln116' <Predicate = (icmp_ln137 & and_ln105)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.87ns)   --->   "%add_ln105_1 = add i32 %i_cast422_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 161 'add' 'add_ln105_1' <Predicate = (icmp_ln137)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln105_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 162 'bitselect' 'tmp_9' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_1)   --->   "%xor_ln105_1 = xor i1 %tmp_9, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 163 'xor' 'xor_ln105_1' <Predicate = (icmp_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.85ns)   --->   "%icmp_ln105_1 = icmp_ult  i32 %add_ln105_1, i32 %mul_ln206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 164 'icmp' 'icmp_ln105_1' <Predicate = (icmp_ln137)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln105_1 = and i1 %icmp_ln105_1, i1 %xor_ln105_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 165 'and' 'and_ln105_1' <Predicate = (icmp_ln137)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %and_ln105_1, void %._crit_edge.i.i, void %_ifconv1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 166 'br' 'br_ln105' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i32 %add_ln105_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 167 'zext' 'zext_ln113_1' <Predicate = (icmp_ln137 & and_ln105_1)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln113_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 168 'getelementptr' 'output_l1_local_2_addr' <Predicate = (icmp_ln137 & and_ln105_1)> <Delay = 0.00>
ST_3 : Operation 169 [2/2] (1.15ns)   --->   "%output_l1_local_2_load = load i9 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 169 'load' 'output_l1_local_2_load' <Predicate = (icmp_ln137 & and_ln105_1 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln116 = br void %._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 170 'br' 'br_ln116' <Predicate = (icmp_ln137 & and_ln105_1)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub49_i_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 171 'bitselect' 'tmp_11' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln105_2)   --->   "%xor_ln105_2 = xor i1 %tmp_11, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 172 'xor' 'xor_ln105_2' <Predicate = (icmp_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.85ns)   --->   "%icmp_ln105_2 = icmp_ult  i32 %sub49_i_i_i, i32 %mul_ln206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 173 'icmp' 'icmp_ln105_2' <Predicate = (icmp_ln137)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln105_2 = and i1 %icmp_ln105_2, i1 %xor_ln105_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 174 'and' 'and_ln105_2' <Predicate = (icmp_ln137)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %and_ln105_2, void %._crit_edge4.i.i, void %_ifconv2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 175 'br' 'br_ln105' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i32 %sub49_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 176 'zext' 'zext_ln113_2' <Predicate = (icmp_ln137 & and_ln105_2)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln113_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 177 'getelementptr' 'output_l1_local_1_addr' <Predicate = (icmp_ln137 & and_ln105_2)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (1.15ns)   --->   "%output_l1_local_1_load = load i9 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 178 'load' 'output_l1_local_1_load' <Predicate = (icmp_ln137 & and_ln105_2 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln116 = br void %._crit_edge4.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 179 'br' 'br_ln116' <Predicate = (icmp_ln137 & and_ln105_2)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.85ns)   --->   "%icmp_ln105_3 = icmp_ult  i32 %add_ln80_2, i32 %mul_ln206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 180 'icmp' 'icmp_ln105_3' <Predicate = (icmp_ln137)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.12ns)   --->   "%and_ln105_3 = and i1 %icmp_ln105_3, i1 %xor_ln80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 181 'and' 'and_ln105_3' <Predicate = (icmp_ln137)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %and_ln105_3, void %0_end, void %_ifconv3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 182 'br' 'br_ln105' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 183 'getelementptr' 'output_l1_local_0_addr' <Predicate = (icmp_ln137 & and_ln105_3)> <Delay = 0.00>
ST_3 : Operation 184 [2/2] (1.15ns)   --->   "%output_l1_local_0_load = load i9 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 184 'load' 'output_l1_local_0_load' <Predicate = (icmp_ln137 & and_ln105_3 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln116 = br void %0_end" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 185 'br' 'br_ln116' <Predicate = (icmp_ln137 & and_ln105_3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.90>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%psum_load = load i32 %psum" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 186 'load' 'psum_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%psum_1_load = load i32 %psum_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 187 'load' 'psum_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%psum_3_load = load i32 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 188 'load' 'psum_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%psum_4_load = load i32 %psum_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 189 'load' 'psum_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%psum_6_load = load i32 %psum_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 190 'load' 'psum_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%psum_7_load = load i32 %psum_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 191 'load' 'psum_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%psum_9_load = load i32 %psum_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 192 'load' 'psum_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%psum_10_load = load i32 %psum_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 193 'load' 'psum_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 194 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/2] (1.15ns)   --->   "%data_reg_0_0_1 = load i9 %data_l1_017_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 195 'load' 'data_reg_0_0_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 196 [1/2] (1.15ns)   --->   "%data_l1_118_load = load i9 %data_l1_118_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 196 'load' 'data_l1_118_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 197 [1/1] (0.30ns)   --->   "%data_reg_0_1_1 = select i1 %icmp_ln80, i8, i8 %data_l1_118_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 197 'select' 'data_reg_0_1_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 198 [1/2] (1.15ns)   --->   "%data_l1_219_load = load i9 %data_l1_219_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 198 'load' 'data_l1_219_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 199 [1/1] (0.30ns)   --->   "%data_reg_0_2_1 = select i1 %tmp_6, i8, i8 %data_l1_219_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 199 'select' 'data_reg_0_2_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 200 [1/2] (1.15ns)   --->   "%data_l1_320_load = load i9 %data_l1_320_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 200 'load' 'data_l1_320_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 201 [1/1] (0.30ns)   --->   "%data_reg_0_3_1 = select i1 %tmp_7, i8, i8 %data_l1_320_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 201 'select' 'data_reg_0_3_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%data_reg_3_3_1 = load i8 %data_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 202 'load' 'data_reg_3_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_3_3_1, i8 %data_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 203 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln98_15 = sext i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 204 'sext' 'sext_ln98_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (1.55ns)   --->   "%mul_ln98 = mul i16 %sext_ln98_15, i16 %sext_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 205 'mul' 'mul_ln98' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln98_16 = sext i16 %mul_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 206 'sext' 'sext_ln98_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_2)   --->   "%mul_ln98_1 = mul i16 %sext_ln98_17, i16 %sext_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 207 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_2)   --->   "%sext_ln98_18 = sext i16 %mul_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 208 'sext' 'sext_ln98_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_2 = add i32 %psum_10_load, i32 %sext_ln98_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 209 'add' 'output_reg_3_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_1)   --->   "%mul_ln98_2 = mul i16 %sext_ln98_19, i16 %sext_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 210 'mul' 'mul_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_1)   --->   "%sext_ln98_20 = sext i16 %mul_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 211 'sext' 'sext_ln98_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_1 = add i32 %psum_9_load, i32 %sext_ln98_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 212 'add' 'output_reg_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%data_reg_3_0_1 = load i8 %data_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 213 'load' 'data_reg_3_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_3_0_1, i8 %data_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 214 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln98_21 = sext i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 215 'sext' 'sext_ln98_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (1.55ns)   --->   "%output_reg_3_0 = mul i16 %sext_ln98_21, i16 %sext_ln98_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 216 'mul' 'output_reg_3_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i16 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 217 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%data_reg_2_3_1 = load i8 %data_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 218 'load' 'data_reg_2_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_2_3_1, i8 %data_reg_2_3, i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 219 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln98_22 = sext i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 220 'sext' 'sext_ln98_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (1.55ns)   --->   "%mul_ln98_4 = mul i16 %sext_ln98_22, i16 %sext_ln98_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 221 'mul' 'mul_ln98_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln98_23 = sext i16 %mul_ln98_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 222 'sext' 'sext_ln98_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_2)   --->   "%mul_ln98_5 = mul i16 %sext_ln98_24, i16 %sext_ln98_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 223 'mul' 'mul_ln98_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_2)   --->   "%sext_ln98_25 = sext i16 %mul_ln98_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 224 'sext' 'sext_ln98_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_2 = add i32 %psum_7_load, i32 %sext_ln98_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 225 'add' 'output_reg_2_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 226 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_1)   --->   "%mul_ln98_6 = mul i16 %sext_ln98_26, i16 %sext_ln98_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 226 'mul' 'mul_ln98_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_1)   --->   "%sext_ln98_27 = sext i16 %mul_ln98_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 227 'sext' 'sext_ln98_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_1 = add i32 %psum_6_load, i32 %sext_ln98_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 228 'add' 'output_reg_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%data_reg_2_0_1 = load i8 %data_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 229 'load' 'data_reg_2_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_2_0_1, i8 %data_reg_2_0, i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 230 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln98_28 = sext i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 231 'sext' 'sext_ln98_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (1.55ns)   --->   "%output_reg_2_0 = mul i16 %sext_ln98_28, i16 %sext_ln98_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 232 'mul' 'output_reg_2_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln97_1 = sext i16 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 233 'sext' 'sext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%data_reg_1_3_1 = load i8 %data_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 234 'load' 'data_reg_1_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_1_3_1, i8 %data_reg_1_3, i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 235 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln98_29 = sext i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 236 'sext' 'sext_ln98_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (1.55ns)   --->   "%mul_ln98_8 = mul i16 %sext_ln98_29, i16 %sext_ln98_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 237 'mul' 'mul_ln98_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln98_30 = sext i16 %mul_ln98_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 238 'sext' 'sext_ln98_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_2)   --->   "%mul_ln98_9 = mul i16 %sext_ln98_31, i16 %sext_ln98_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 239 'mul' 'mul_ln98_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_2)   --->   "%sext_ln98_32 = sext i16 %mul_ln98_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 240 'sext' 'sext_ln98_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_2 = add i32 %psum_4_load, i32 %sext_ln98_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 241 'add' 'output_reg_1_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 242 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_1)   --->   "%mul_ln98_10 = mul i16 %sext_ln98_33, i16 %sext_ln98_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 242 'mul' 'mul_ln98_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_1)   --->   "%sext_ln98_34 = sext i16 %mul_ln98_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 243 'sext' 'sext_ln98_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_1 = add i32 %psum_3_load, i32 %sext_ln98_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 244 'add' 'output_reg_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%data_reg_1_0_1 = load i8 %data_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 245 'load' 'data_reg_1_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_1_0_1, i8 %data_reg_1_0, i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 246 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln98_35 = sext i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 247 'sext' 'sext_ln98_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (1.55ns)   --->   "%output_reg_1_0 = mul i16 %sext_ln98_35, i16 %sext_ln98_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 248 'mul' 'output_reg_1_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln97_2 = sext i16 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 249 'sext' 'sext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_0_3_1, i8 %data_reg_0_3, i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 250 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln98_36 = sext i8 %data_reg_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 251 'sext' 'sext_ln98_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (1.55ns)   --->   "%mul_ln98_12 = mul i16 %sext_ln98_36, i16 %sext_ln98_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 252 'mul' 'mul_ln98_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln98_37 = sext i16 %mul_ln98_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 253 'sext' 'sext_ln98_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_0_2_1, i8 %data_reg_0_2, i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 254 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln98_38 = sext i8 %data_reg_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 255 'sext' 'sext_ln98_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_2)   --->   "%mul_ln98_13 = mul i16 %sext_ln98_38, i16 %sext_ln98_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 256 'mul' 'mul_ln98_13' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 257 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_2)   --->   "%sext_ln98_39 = sext i16 %mul_ln98_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 257 'sext' 'sext_ln98_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_2 = add i32 %psum_1_load, i32 %sext_ln98_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 258 'add' 'output_reg_0_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_0_1_1, i8 %data_reg_0_1, i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 259 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln98_40 = sext i8 %data_reg_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 260 'sext' 'sext_ln98_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_1)   --->   "%mul_ln98_14 = mul i16 %sext_ln98_40, i16 %sext_ln98_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 261 'mul' 'mul_ln98_14' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_1)   --->   "%sext_ln98_41 = sext i16 %mul_ln98_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 262 'sext' 'sext_ln98_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_1 = add i32 %psum_load, i32 %sext_ln98_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 263 'add' 'output_reg_0_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln92 = store i8 %data_reg_0_0_1, i8 %data_reg_0_0, i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 264 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln98_42 = sext i8 %data_reg_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 265 'sext' 'sext_ln98_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (1.55ns)   --->   "%output_reg_0_0 = mul i16 %sext_ln98_42, i16 %sext_ln132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 266 'mul' 'output_reg_0_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln97_3 = sext i16 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 267 'sext' 'sext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%psum_11_load = load i32 %psum_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 268 'load' 'psum_11_load' <Predicate = (and_ln105)> <Delay = 0.00>
ST_4 : Operation 269 [1/2] (1.15ns)   --->   "%output_l1_local_3_load = load i9 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 269 'load' 'output_l1_local_3_load' <Predicate = (and_ln105 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 270 [1/1] (0.22ns)   --->   "%tmp = select i1 %icmp_ln262, i32, i32 %output_l1_local_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 270 'select' 'tmp' <Predicate = (and_ln105)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_4 = add i32 %tmp, i32 %sext_ln98_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 271 'add' 'add_ln114_4' <Predicate = (and_ln105)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 272 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln114 = add i32 %add_ln114_4, i32 %psum_11_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 272 'add' 'add_ln114' <Predicate = (and_ln105)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 273 [1/1] (1.15ns)   --->   "%store_ln113 = store i32 %add_ln114, i9 %output_l1_local_3_addr, i32 %output_l1_local_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 273 'store' 'store_ln113' <Predicate = (and_ln105)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%output_l1_324_addr = getelementptr i32 %output_l1_324, i64, i64 %zext_ln113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 274 'getelementptr' 'output_l1_324_addr' <Predicate = (and_ln105)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (1.15ns)   --->   "%store_ln115 = store i32 %add_ln114, i9 %output_l1_324_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 275 'store' 'store_ln115' <Predicate = (and_ln105)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%psum_8_load = load i32 %psum_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 276 'load' 'psum_8_load' <Predicate = (and_ln105_1)> <Delay = 0.00>
ST_4 : Operation 277 [1/2] (1.15ns)   --->   "%output_l1_local_2_load = load i9 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 277 'load' 'output_l1_local_2_load' <Predicate = (and_ln105_1 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 278 [1/1] (0.22ns)   --->   "%tmp_10 = select i1 %icmp_ln262, i32, i32 %output_l1_local_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 278 'select' 'tmp_10' <Predicate = (and_ln105_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_5 = add i32 %tmp_10, i32 %sext_ln98_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 279 'add' 'add_ln114_5' <Predicate = (and_ln105_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 280 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln114_1 = add i32 %add_ln114_5, i32 %psum_8_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 280 'add' 'add_ln114_1' <Predicate = (and_ln105_1)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 281 [1/1] (1.15ns)   --->   "%store_ln113 = store i32 %add_ln114_1, i9 %output_l1_local_2_addr, i32 %output_l1_local_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 281 'store' 'store_ln113' <Predicate = (and_ln105_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%output_l1_223_addr = getelementptr i32 %output_l1_223, i64, i64 %zext_ln113_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 282 'getelementptr' 'output_l1_223_addr' <Predicate = (and_ln105_1)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (1.15ns)   --->   "%store_ln115 = store i32 %add_ln114_1, i9 %output_l1_223_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 283 'store' 'store_ln115' <Predicate = (and_ln105_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%psum_5_load = load i32 %psum_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 284 'load' 'psum_5_load' <Predicate = (and_ln105_2)> <Delay = 0.00>
ST_4 : Operation 285 [1/2] (1.15ns)   --->   "%output_l1_local_1_load = load i9 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 285 'load' 'output_l1_local_1_load' <Predicate = (and_ln105_2 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 286 [1/1] (0.22ns)   --->   "%tmp_12 = select i1 %icmp_ln262, i32, i32 %output_l1_local_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 286 'select' 'tmp_12' <Predicate = (and_ln105_2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_6 = add i32 %tmp_12, i32 %sext_ln98_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 287 'add' 'add_ln114_6' <Predicate = (and_ln105_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 288 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln114_2 = add i32 %add_ln114_6, i32 %psum_5_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 288 'add' 'add_ln114_2' <Predicate = (and_ln105_2)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 289 [1/1] (1.15ns)   --->   "%store_ln113 = store i32 %add_ln114_2, i9 %output_l1_local_1_addr, i32 %output_l1_local_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 289 'store' 'store_ln113' <Predicate = (and_ln105_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%output_l1_122_addr = getelementptr i32 %output_l1_122, i64, i64 %zext_ln113_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 290 'getelementptr' 'output_l1_122_addr' <Predicate = (and_ln105_2)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (1.15ns)   --->   "%store_ln115 = store i32 %add_ln114_2, i9 %output_l1_122_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 291 'store' 'store_ln115' <Predicate = (and_ln105_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%psum_2_load = load i32 %psum_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 292 'load' 'psum_2_load' <Predicate = (and_ln105_3)> <Delay = 0.00>
ST_4 : Operation 293 [1/2] (1.15ns)   --->   "%output_l1_local_0_load = load i9 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 293 'load' 'output_l1_local_0_load' <Predicate = (and_ln105_3 & !icmp_ln262)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 294 [1/1] (0.22ns)   --->   "%tmp_13 = select i1 %icmp_ln262, i32, i32 %output_l1_local_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 294 'select' 'tmp_13' <Predicate = (and_ln105_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_7 = add i32 %tmp_13, i32 %sext_ln98_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 295 'add' 'add_ln114_7' <Predicate = (and_ln105_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 296 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln114_3 = add i32 %add_ln114_7, i32 %psum_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 296 'add' 'add_ln114_3' <Predicate = (and_ln105_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 297 [1/1] (1.15ns)   --->   "%store_ln113 = store i32 %add_ln114_3, i9 %output_l1_local_0_addr, i32 %output_l1_local_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 297 'store' 'store_ln113' <Predicate = (and_ln105_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%output_l1_021_addr = getelementptr i32 %output_l1_021, i64, i64 %zext_ln82_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 298 'getelementptr' 'output_l1_021_addr' <Predicate = (and_ln105_3)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (1.15ns)   --->   "%store_ln115 = store i32 %add_ln114_3, i9 %output_l1_021_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 299 'store' 'store_ln115' <Predicate = (and_ln105_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%speclatency_ln153 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 300 'speclatency' 'speclatency_ln153' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 301 'specregionend' 'rend_i_i' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_3_2, i32 %psum_11, i32 %psum_11_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 302 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_3_1, i32 %psum_10, i32 %psum_10_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 303 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %sext_ln97, i32 %psum_9, i32 %psum_9_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 304 'store' 'store_ln97' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_2_2, i32 %psum_8, i32 %psum_8_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 305 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_2_1, i32 %psum_7, i32 %psum_7_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 306 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %sext_ln97_1, i32 %psum_6, i32 %psum_6_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 307 'store' 'store_ln97' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_1_2, i32 %psum_5, i32 %psum_5_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 308 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_1_1, i32 %psum_4, i32 %psum_4_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 309 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %sext_ln97_2, i32 %psum_3, i32 %psum_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 310 'store' 'store_ln97' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_0_2, i32 %psum_2, i32 %psum_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 311 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %output_reg_0_1, i32 %psum_1, i32 %psum_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 312 'store' 'store_ln98' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %sext_ln97_3, i32 %psum, i32 %psum_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 313 'store' 'store_ln97' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 314 'br' 'br_ln0' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 315 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.51ns
The critical path consists of the following:
	fifo read on port 'empty_20' [88]  (1.46 ns)
	'mul' operation ('mul_ln206', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [96]  (3.17 ns)
	'add' operation ('add_ln206', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:206->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [97]  (0.88 ns)

 <State 2>: 1.27ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) with incoming values : ('add_ln132', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [123]  (0 ns)
	'add' operation ('add_ln132', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [125]  (1.15 ns)
	blocking operation 0.128 ns on control path)

 <State 3>: 3.34ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [133]  (0 ns)
	'add' operation ('add_ln80_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [166]  (0.874 ns)
	'getelementptr' operation ('output_l1_local_0_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [319]  (0 ns)
	'load' operation ('output_l1_local_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) on array 'output_l1_local_0' [320]  (1.16 ns)
	blocking operation 1.31 ns on control path)

 <State 4>: 4.9ns
The critical path consists of the following:
	'load' operation ('data_l1_320_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) on array 'data_l1_320' [171]  (1.16 ns)
	'select' operation ('data_reg[0][3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [172]  (0.303 ns)
	'mul' operation ('mul_ln98_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [241]  (1.55 ns)
	'add' operation ('add_ln114_7', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [322]  (0 ns)
	'add' operation ('add_ln114_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [323]  (0.731 ns)
	'store' operation ('store_ln113', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) of variable 'add_ln114_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262 on array 'output_l1_local_0' [324]  (1.16 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
