

================================================================
== Vitis HLS Report for 'BypassOptPlacement_Gen_Record'
================================================================
* Date:           Wed Jan  3 23:38:49 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.748 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_73_loc = alloca i64 1"   --->   Operation 12 'alloca' 'tmp_73_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_71_loc = alloca i64 1"   --->   Operation 13 'alloca' 'tmp_71_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln252_loc = alloca i64 1"   --->   Operation 14 'alloca' 'add_ln252_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 15 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%yDiff_2_loc = alloca i64 1"   --->   Operation 16 'alloca' 'yDiff_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%xDiff_2_loc = alloca i64 1"   --->   Operation 17 'alloca' 'xDiff_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_50_loc = alloca i64 1"   --->   Operation 18 'alloca' 'i_50_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%xDiff_2_phi_loc = alloca i64 1"   --->   Operation 19 'alloca' 'xDiff_2_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%yDiff_2_phi_loc = alloca i64 1"   --->   Operation 20 'alloca' 'yDiff_2_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bypassSrcOptIdx_loc = alloca i64 1"   --->   Operation 21 'alloca' 'bypassSrcOptIdx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bypassSrcTile_load = load i5 %bypassSrcTile"   --->   Operation 22 'load' 'bypassSrcTile_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%idxprom20 = zext i5 %bypassSrcTile_load"   --->   Operation 23 'zext' 'idxprom20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr = getelementptr i2 %Tile2XY_0, i64 0, i64 %idxprom20"   --->   Operation 24 'getelementptr' 'Tile2XY_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bypassTgtTile_load = load i4 %bypassTgtTile"   --->   Operation 25 'load' 'bypassTgtTile_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%idxprom24 = zext i4 %bypassTgtTile_load"   --->   Operation 26 'zext' 'idxprom24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr_6 = getelementptr i2 %Tile2XY_0, i64 0, i64 %idxprom24"   --->   Operation 27 'getelementptr' 'Tile2XY_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr = getelementptr i2 %Tile2XY_1, i64 0, i64 %idxprom20"   --->   Operation 28 'getelementptr' 'Tile2XY_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr_6 = getelementptr i2 %Tile2XY_1, i64 0, i64 %idxprom24"   --->   Operation 29 'getelementptr' 'Tile2XY_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shape_idx_load = load i5 %shape_idx"   --->   Operation 30 'load' 'shape_idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i5 %shape_idx_load" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 31 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%CGRA_NumTiles_shapes_values_addr = getelementptr i4 %CGRA_NumTiles_shapes_values, i64 0, i64 %zext_ln233" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 32 'getelementptr' 'CGRA_NumTiles_shapes_values_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.75ns)   --->   "%Tile2XY_0_load = load i4 %Tile2XY_0_addr"   --->   Operation 33 'load' 'Tile2XY_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_1 : Operation 34 [2/2] (1.75ns)   --->   "%Tile2XY_0_load_4 = load i4 %Tile2XY_0_addr_6"   --->   Operation 34 'load' 'Tile2XY_0_load_4' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_1 : Operation 35 [2/2] (1.75ns)   --->   "%Tile2XY_1_load = load i4 %Tile2XY_1_addr"   --->   Operation 35 'load' 'Tile2XY_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_1 : Operation 36 [2/2] (1.75ns)   --->   "%Tile2XY_1_load_4 = load i4 %Tile2XY_1_addr_6"   --->   Operation 36 'load' 'Tile2XY_1_load_4' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_1 : Operation 37 [2/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 37 'load' 'CGRA_NumTiles_shapes_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bypassSrcOpt_load = load i8 %bypassSrcOpt"   --->   Operation 38 'load' 'bypassSrcOpt_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln0 = call void @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1, i8 %bypassSrcOpt_load, i7 %bypassSrcOptIdx_loc, i8 %placement_dynamic_dict_Opt2PC_keys"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/2] (1.75ns)   --->   "%Tile2XY_0_load = load i4 %Tile2XY_0_addr"   --->   Operation 40 'load' 'Tile2XY_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_2 : Operation 41 [1/2] (1.75ns)   --->   "%Tile2XY_0_load_4 = load i4 %Tile2XY_0_addr_6"   --->   Operation 41 'load' 'Tile2XY_0_load_4' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_2 : Operation 42 [1/1] (0.50ns)   --->   "%cmp28 = icmp_ult  i2 %Tile2XY_0_load, i2 %Tile2XY_0_load_4"   --->   Operation 42 'icmp' 'cmp28' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/2] (1.75ns)   --->   "%Tile2XY_1_load = load i4 %Tile2XY_1_addr"   --->   Operation 43 'load' 'Tile2XY_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_2 : Operation 44 [1/2] (1.75ns)   --->   "%Tile2XY_1_load_4 = load i4 %Tile2XY_1_addr_6"   --->   Operation 44 'load' 'Tile2XY_1_load_4' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_2 : Operation 45 [1/1] (0.50ns)   --->   "%cmp77 = icmp_ult  i2 %Tile2XY_1_load, i2 %Tile2XY_1_load_4"   --->   Operation 45 'icmp' 'cmp77' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 46 'load' 'CGRA_NumTiles_shapes_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>
ST_2 : Operation 47 [1/1] (0.50ns)   --->   "%icmp_ln218 = icmp_eq  i2 %Tile2XY_1_load, i2 %Tile2XY_1_load_4" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 47 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.50ns)   --->   "%icmp_ln205 = icmp_eq  i2 %Tile2XY_0_load, i2 %Tile2XY_0_load_4" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 48 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln205)   --->   "%sel_tmp1 = xor i1 %cmp28, i1 1"   --->   Operation 49 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln205 = and i1 %icmp_ln205, i1 %sel_tmp1" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 50 'and' 'and_ln205' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln218)   --->   "%sel_tmp9 = xor i1 %cmp77, i1 1"   --->   Operation 51 'xor' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln218 = and i1 %icmp_ln218, i1 %sel_tmp9" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 52 'and' 'and_ln218' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln192_1 = zext i4 %CGRA_NumTiles_shapes_values_load" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 53 'zext' 'zext_ln192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %CGRA_NumTiles_shapes_values_load, i2 0" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 54 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.28ns)   --->   "%sub_ln192 = sub i6 %p_shl, i6 %zext_ln192_1" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 55 'sub' 'sub_ln192' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, i2 %Tile2XY_0_load, i1 %cmp28, i1 %and_ln205, i2 %Tile2XY_1_load, i1 %cmp77, i1 %and_ln218, i6 %sub_ln192, i4 %CGRA_NumTiles_shapes_values_load, i5 %shape_idx_load, i2 %yDiff_2_phi_loc, i2 %xDiff_2_phi_loc, i4 %i_50_loc, i2 %xDiff_2_loc, i2 %yDiff_2_loc, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 56 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1, i8 %bypassSrcOpt_load, i7 %bypassSrcOptIdx_loc, i8 %placement_dynamic_dict_Opt2PC_keys"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 58 [1/2] (1.29ns)   --->   "%targetBlock = call i1 @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, i2 %Tile2XY_0_load, i1 %cmp28, i1 %and_ln205, i2 %Tile2XY_1_load, i1 %cmp77, i1 %and_ln218, i6 %sub_ln192, i4 %CGRA_NumTiles_shapes_values_load, i5 %shape_idx_load, i2 %yDiff_2_phi_loc, i2 %xDiff_2_phi_loc, i4 %i_50_loc, i2 %xDiff_2_loc, i2 %yDiff_2_loc, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 58 'call' 'targetBlock' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%bypassSrcOptIdx_loc_load = load i7 %bypassSrcOptIdx_loc"   --->   Operation 59 'load' 'bypassSrcOptIdx_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i7 %bypassSrcOptIdx_loc_load" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 60 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2PC_values_addr = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln192" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 61 'getelementptr' 'placement_dynamic_dict_Opt2PC_values_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2PC_values_load = load i7 %placement_dynamic_dict_Opt2PC_values_addr" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 62 'load' 'placement_dynamic_dict_Opt2PC_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 4.36>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%bypassOptIdx_load = load i8 %bypassOptIdx" [DynMap/DynMap_4HLS.cpp:185]   --->   Operation 63 'load' 'bypassOptIdx_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln185 = store i8 %bypassOptIdx_load, i8 %bypassOpt" [DynMap/DynMap_4HLS.cpp:185]   --->   Operation 64 'store' 'store_ln185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.30ns)   --->   "%add_ln186 = add i8 %bypassOptIdx_load, i8 1" [DynMap/DynMap_4HLS.cpp:186]   --->   Operation 65 'add' 'add_ln186' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln186 = store i8 %add_ln186, i8 %bypassOptIdx" [DynMap/DynMap_4HLS.cpp:186]   --->   Operation 66 'store' 'store_ln186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2PC_values_load = load i7 %placement_dynamic_dict_Opt2PC_values_addr" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 67 'load' 'placement_dynamic_dict_Opt2PC_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 68 [1/1] (1.30ns)   --->   "%add_ln192 = add i8 %placement_dynamic_dict_Opt2PC_values_load, i8 1" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 68 'add' 'add_ln192' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln192 = store i8 %add_ln192, i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 69 'store' 'store_ln192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%DynamicPlacement_II_load = load i8 %DynamicPlacement_II" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 70 'load' 'DynamicPlacement_II_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.30ns)   --->   "%upperLimit = add i8 %DynamicPlacement_II_load, i8 %add_ln192" [DynMap/DynMap_4HLS.cpp:194]   --->   Operation 71 'add' 'upperLimit' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%yDiff_2_phi_loc_load = load i2 %yDiff_2_phi_loc"   --->   Operation 72 'load' 'yDiff_2_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%xDiff_2_phi_loc_load = load i2 %xDiff_2_phi_loc"   --->   Operation 73 'load' 'xDiff_2_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%i_50_loc_load = load i4 %i_50_loc"   --->   Operation 74 'load' 'i_50_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%xDiff_2_loc_load = load i2 %xDiff_2_loc"   --->   Operation 75 'load' 'xDiff_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%yDiff_2_loc_load = load i2 %yDiff_2_loc"   --->   Operation 76 'load' 'yDiff_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.29ns)   --->   "%br_ln205 = br i1 %targetBlock, void %.critedge, void %.loopexit39_ifconv" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 77 'br' 'br_ln205' <Predicate = true> <Delay = 1.29>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln235 = store i4 %i_50_loc_load, i4 %idx_pd" [DynMap/DynMap_4HLS.cpp:235]   --->   Operation 78 'store' 'store_ln235' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.29ns)   --->   "%br_ln0 = br void %.loopexit39_ifconv"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!targetBlock)> <Delay = 1.29>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%idx_pd_load = load i4 %idx_pd" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 80 'load' 'idx_pd_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load, i4 %idx_pd_load" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 81 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i9 %tmp_s" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 82 'zext' 'zext_ln243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %zext_ln243" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 83 'getelementptr' 'allocated_tiles_shapes_values_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.77ns)   --->   "%tileId = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 84 'load' 'tileId' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%yDiff_210 = phi i2 %yDiff_2_loc_load, void %.critedge, i2 %yDiff_2_phi_loc_load, void %codeRepl"   --->   Operation 85 'phi' 'yDiff_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%xDiff_28 = phi i2 %xDiff_2_loc_load, void %.critedge, i2 %xDiff_2_phi_loc_load, void %codeRepl"   --->   Operation 86 'phi' 'xDiff_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (2.77ns)   --->   "%tileId = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 87 'load' 'tileId' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xDiff_28, i32 1" [DynMap/DynMap_4HLS.cpp:148]   --->   Operation 88 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %yDiff_210, i32 1" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 89 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.50ns)   --->   "%icmp_ln169 = icmp_eq  i2 %yDiff_210, i2 1" [DynMap/DynMap_4HLS.cpp:169]   --->   Operation 90 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.50ns)   --->   "%icmp_ln153 = icmp_eq  i2 %xDiff_28, i2 1" [DynMap/DynMap_4HLS.cpp:153]   --->   Operation 91 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.80ns)   --->   "%xor_ln149 = xor i1 %tmp_36, i1 1" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 92 'xor' 'xor_ln149' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.80ns)   --->   "%and_ln149 = and i1 %tmp, i1 %xor_ln149" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 93 'and' 'and_ln149' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln153)   --->   "%xor_ln148 = xor i1 %tmp, i1 1" [DynMap/DynMap_4HLS.cpp:148]   --->   Operation 94 'xor' 'xor_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln153 = and i1 %icmp_ln153, i1 %xor_ln148" [DynMap/DynMap_4HLS.cpp:153]   --->   Operation 95 'and' 'and_ln153' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.80ns)   --->   "%and_ln149_1 = and i1 %and_ln153, i1 %xor_ln149" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 96 'and' 'and_ln149_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.80ns)   --->   "%and_ln149_2 = and i2 %xDiff_28, i2 %yDiff_210" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 97 'and' 'and_ln149_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %and_ln149_2, i32 1" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 98 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln149_3 = and i1 %and_ln153, i1 %tmp_36" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 99 'and' 'and_ln149_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.50ns)   --->   "%icmp_ln153_1 = icmp_eq  i2 %xDiff_28, i2 0" [DynMap/DynMap_4HLS.cpp:153]   --->   Operation 100 'icmp' 'icmp_ln153_1' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.80ns)   --->   "%and_ln149_4 = and i1 %icmp_ln153_1, i1 %tmp_36" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 101 'and' 'and_ln149_4' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.80ns) (out node of the LUT)   --->   "%empty = or i1 %and_ln149_4, i1 %and_ln149_3" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 102 'or' 'empty' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.74>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%dirInIdx = select i1 %icmp_ln169, i3 5, i3 3" [DynMap/DynMap_4HLS.cpp:150]   --->   Operation 103 'select' 'dirInIdx' <Predicate = (and_ln149 & !and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp42_op)   --->   "%select_ln169 = select i1 %icmp_ln169, i4 8, i4 4" [DynMap/DynMap_4HLS.cpp:169]   --->   Operation 104 'select' 'select_ln169' <Predicate = (and_ln149 & !and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%select_ln155 = select i1 %icmp_ln169, i3 7, i3 4" [DynMap/DynMap_4HLS.cpp:155]   --->   Operation 105 'select' 'select_ln155' <Predicate = (and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp42_op)   --->   "%select_ln244 = select i1 %icmp_ln169, i4 6, i4 3" [DynMap/DynMap_4HLS.cpp:244]   --->   Operation 106 'select' 'select_ln244' <Predicate = (and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%zext_ln244 = zext i1 %icmp_ln169" [DynMap/DynMap_4HLS.cpp:244]   --->   Operation 107 'zext' 'zext_ln244' <Predicate = (!and_ln149 & !and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp42_op)   --->   "%select_ln149 = select i1 %icmp_ln169, i4 2, i4 0" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 108 'select' 'select_ln149' <Predicate = (!and_ln149 & !and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%select_ln149_1 = select i1 %and_ln149, i3 %dirInIdx, i3 %zext_ln244" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 109 'select' 'select_ln149_1' <Predicate = (!and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%select_ln149_2 = select i1 %and_ln149_1, i3 %select_ln155, i3 %select_ln149_1" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 110 'select' 'select_ln149_2' <Predicate = (!tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%select_ln149_3 = select i1 %tmp_37, i3 6, i3 %select_ln149_2" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 111 'select' 'select_ln149_3' <Predicate = (!empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%zext_ln149 = zext i3 %select_ln149_3" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 112 'zext' 'zext_ln149' <Predicate = (!empty)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp42_op)   --->   "%select_ln149_4 = select i1 %and_ln149, i4 %select_ln169, i4 %select_ln149" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 113 'select' 'select_ln149_4' <Predicate = (!and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp42_op)   --->   "%select_ln149_5 = select i1 %and_ln149_1, i4 %select_ln244, i4 %select_ln149_4" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 114 'select' 'select_ln149_5' <Predicate = (!tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.79ns) (out node of the LUT)   --->   "%sel_tmp25_cast_op = add i4 %zext_ln149, i4 15" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 115 'add' 'sel_tmp25_cast_op' <Predicate = (!empty)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub173)   --->   "%sel_tmp29_op_cast_cast = select i1 %and_ln149_4, i4 1, i4 7" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 116 'select' 'sel_tmp29_op_cast_cast' <Predicate = (empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub173 = select i1 %empty, i4 %sel_tmp29_op_cast_cast, i4 %sel_tmp25_cast_op" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 117 'select' 'sub173' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp42_op = add i4 %select_ln149_5, i4 7" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 118 'add' 'sel_tmp42_op' <Predicate = (!tmp_37 & !empty)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sub182)   --->   "%sel_tmp44_op = select i1 %tmp_37, i4 14, i4 %sel_tmp42_op" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 119 'select' 'sel_tmp44_op' <Predicate = (!empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sub182)   --->   "%sel_tmp48_op = select i1 %and_ln149_4, i4 8, i4 12" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 120 'select' 'sel_tmp48_op' <Predicate = (empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub182 = select i1 %empty, i4 %sel_tmp48_op, i4 %sel_tmp44_op" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 121 'select' 'sub182' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 122 [2/2] (4.91ns)   --->   "%targetBlock15 = call i1 @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4, i8 %add_ln192, i8 %DynamicPlacement_II_load, i4 %tileId, i4 %sub173, i5 %bypassSrcTile_load, i4 %sub182, i8 %upperLimit, i8 %p_loc, i15 %add_ln252_loc, i15 %tmp_71_loc, i1 %placement_dynamic_bypass_occupy, i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 122 'call' 'targetBlock15' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 123 [1/2] (3.57ns)   --->   "%targetBlock15 = call i1 @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4, i8 %add_ln192, i8 %DynamicPlacement_II_load, i4 %tileId, i4 %sub173, i5 %bypassSrcTile_load, i4 %sub182, i8 %upperLimit, i8 %p_loc, i15 %add_ln252_loc, i15 %tmp_71_loc, i1 %placement_dynamic_bypass_occupy, i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 123 'call' 'targetBlock15' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i4 %tileId" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 124 'zext' 'zext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 125 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%add_ln252_loc_load = load i15 %add_ln252_loc"   --->   Operation 126 'load' 'add_ln252_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%add_ln252_reload_cast = zext i15 %add_ln252_loc_load"   --->   Operation 127 'zext' 'add_ln252_reload_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_71_loc_load = load i15 %tmp_71_loc"   --->   Operation 128 'load' 'tmp_71_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_71_reload_cast = zext i15 %tmp_71_loc_load"   --->   Operation 129 'zext' 'tmp_71_reload_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.29ns)   --->   "%br_ln192 = br i1 %targetBlock15, void %.loopexit55, void %codeRepl39" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 130 'br' 'br_ln192' <Predicate = true> <Delay = 1.29>
ST_9 : Operation 131 [2/2] (0.00ns)   --->   "%call_ln243 = call void @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5, i8 %p_loc_load, i4 %tileId, i14 %tmp_73_loc, i8 %placement_dynamic_bypass" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 131 'call' 'call_ln243' <Predicate = (targetBlock15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr_2 = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %add_ln252_reload_cast" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 132 'getelementptr' 'placement_dynamic_bypass_occupy_addr_2' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (2.77ns)   --->   "%store_ln260 = store i1 1, i15 %placement_dynamic_bypass_occupy_addr_2" [DynMap/DynMap_4HLS.cpp:260]   --->   Operation 133 'store' 'store_ln260' <Predicate = (targetBlock15)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 25600> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%bypassOpt_wrAddr_load = load i8 %bypassOpt_wrAddr" [DynMap/DynMap_4HLS.cpp:262]   --->   Operation 134 'load' 'bypassOpt_wrAddr_load' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i8 %bypassOpt_wrAddr_load" [DynMap/DynMap_4HLS.cpp:262]   --->   Operation 135 'zext' 'zext_ln262' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %zext_ln262" [DynMap/DynMap_4HLS.cpp:262]   --->   Operation 136 'getelementptr' 'placement_dynamic_dict_Opt2Tile_keys_addr' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.75ns)   --->   "%store_ln262 = store i8 %bypassOptIdx_load, i7 %placement_dynamic_dict_Opt2Tile_keys_addr" [DynMap/DynMap_4HLS.cpp:262]   --->   Operation 137 'store' 'store_ln262' <Predicate = (targetBlock15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln262" [DynMap/DynMap_4HLS.cpp:263]   --->   Operation 138 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.75ns)   --->   "%store_ln263 = store i5 %zext_ln243_1, i7 %placement_dynamic_dict_Opt2Tile_values_addr" [DynMap/DynMap_4HLS.cpp:263]   --->   Operation 139 'store' 'store_ln263' <Predicate = (targetBlock15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2PC_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2PC_keys, i64 0, i64 %zext_ln262" [DynMap/DynMap_4HLS.cpp:264]   --->   Operation 140 'getelementptr' 'placement_dynamic_dict_Opt2PC_keys_addr' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.75ns)   --->   "%store_ln264 = store i8 %bypassOptIdx_load, i7 %placement_dynamic_dict_Opt2PC_keys_addr" [DynMap/DynMap_4HLS.cpp:264]   --->   Operation 141 'store' 'store_ln264' <Predicate = (targetBlock15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2PC_values_addr_2 = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln262" [DynMap/DynMap_4HLS.cpp:265]   --->   Operation 142 'getelementptr' 'placement_dynamic_dict_Opt2PC_values_addr_2' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.75ns)   --->   "%store_ln265 = store i8 %p_loc_load, i7 %placement_dynamic_dict_Opt2PC_values_addr_2" [DynMap/DynMap_4HLS.cpp:265]   --->   Operation 143 'store' 'store_ln265' <Predicate = (targetBlock15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%placement_done_values_addr = getelementptr i1 %placement_done_values, i64 0, i64 %zext_ln262" [DynMap/DynMap_4HLS.cpp:267]   --->   Operation 144 'getelementptr' 'placement_done_values_addr' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.75ns)   --->   "%store_ln267 = store i1 1, i7 %placement_done_values_addr" [DynMap/DynMap_4HLS.cpp:267]   --->   Operation 145 'store' 'store_ln267' <Predicate = (targetBlock15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_9 : Operation 146 [1/1] (1.30ns)   --->   "%add_ln268 = add i8 %bypassOpt_wrAddr_load, i8 1" [DynMap/DynMap_4HLS.cpp:268]   --->   Operation 146 'add' 'add_ln268' <Predicate = (targetBlock15)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln268 = store i8 %add_ln268, i8 %bypassOpt_wrAddr" [DynMap/DynMap_4HLS.cpp:268]   --->   Operation 147 'store' 'store_ln268' <Predicate = (targetBlock15)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.08>
ST_10 : Operation 148 [1/2] (4.08ns)   --->   "%call_ln243 = call void @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5, i8 %p_loc_load, i4 %tileId, i14 %tmp_73_loc, i8 %placement_dynamic_bypass" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 148 'call' 'call_ln243' <Predicate = true> <Delay = 4.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %tmp_71_reload_cast" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 149 'getelementptr' 'placement_dynamic_bypass_occupy_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (2.77ns)   --->   "%store_ln261 = store i1 1, i15 %placement_dynamic_bypass_occupy_addr" [DynMap/DynMap_4HLS.cpp:261]   --->   Operation 150 'store' 'store_ln261' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 25600> <RAM>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_73_loc_load = load i14 %tmp_73_loc"   --->   Operation 151 'load' 'tmp_73_loc_load' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_73_reload_cast = zext i14 %tmp_73_loc_load"   --->   Operation 152 'zext' 'tmp_73_reload_cast' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_addr = getelementptr i8 %placement_dynamic_bypass, i64 0, i64 %tmp_73_reload_cast" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 153 'getelementptr' 'placement_dynamic_bypass_addr' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (2.77ns)   --->   "%store_ln259 = store i8 %bypassOptIdx_load, i14 %placement_dynamic_bypass_addr" [DynMap/DynMap_4HLS.cpp:259]   --->   Operation 154 'store' 'store_ln259' <Predicate = (targetBlock15)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12800> <RAM>
ST_11 : Operation 155 [1/1] (1.29ns)   --->   "%br_ln270 = br void %.loopexit55" [DynMap/DynMap_4HLS.cpp:270]   --->   Operation 155 'br' 'br_ln270' <Predicate = (targetBlock15)> <Delay = 1.29>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%retval_0 = phi i1 1, void %codeRepl39, i1 0, void %.loopexit39_ifconv"   --->   Operation 156 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln284 = ret i1 %retval_0" [DynMap/DynMap_4HLS.cpp:284]   --->   Operation 157 'ret' 'ret_ln284' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	'load' operation ('bypassSrcTile_load') on static variable 'bypassSrcTile' [49]  (0 ns)
	'getelementptr' operation ('Tile2XY_0_addr') [51]  (0 ns)
	'load' operation ('Tile2XY_0_load') on array 'Tile2XY_0' [60]  (1.75 ns)

 <State 2>: 3.06ns
The critical path consists of the following:
	'load' operation ('Tile2XY_0_load') on array 'Tile2XY_0' [60]  (1.75 ns)
	'icmp' operation ('cmp28') [62]  (0.508 ns)
	'xor' operation ('sel_tmp1') [69]  (0 ns)
	'and' operation ('and_ln205', DynMap/DynMap_4HLS.cpp:205) [70]  (0.8 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'call' operation ('targetBlock', DynMap/DynMap_4HLS.cpp:205) to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3' [76]  (1.3 ns)

 <State 4>: 1.75ns
The critical path consists of the following:
	'load' operation ('bypassSrcOptIdx_loc_load') on local variable 'bypassSrcOptIdx_loc' [41]  (0 ns)
	'getelementptr' operation ('placement_dynamic_dict_Opt2PC_values_addr', DynMap/DynMap_4HLS.cpp:192) [43]  (0 ns)
	'load' operation ('placement_dynamic_dict_Opt2PC_values_load', DynMap/DynMap_4HLS.cpp:192) on array 'placement_dynamic_dict_Opt2PC_values' [44]  (1.75 ns)

 <State 5>: 4.37ns
The critical path consists of the following:
	'load' operation ('placement_dynamic_dict_Opt2PC_values_load', DynMap/DynMap_4HLS.cpp:192) on array 'placement_dynamic_dict_Opt2PC_values' [44]  (1.75 ns)
	'add' operation ('add_ln192', DynMap/DynMap_4HLS.cpp:192) [45]  (1.31 ns)
	'add' operation ('upperLimit', DynMap/DynMap_4HLS.cpp:194) [48]  (1.31 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('tileId', DynMap/DynMap_4HLS.cpp:243) on array 'allocated_tiles_shapes_values' [93]  (2.77 ns)

 <State 7>: 6.75ns
The critical path consists of the following:
	'select' operation ('select_ln169', DynMap/DynMap_4HLS.cpp:169) [100]  (0 ns)
	'select' operation ('select_ln149_4', DynMap/DynMap_4HLS.cpp:149) [119]  (0 ns)
	'select' operation ('select_ln149_5', DynMap/DynMap_4HLS.cpp:149) [120]  (0 ns)
	'add' operation ('sel_tmp42_op', DynMap/DynMap_4HLS.cpp:149) [125]  (0.997 ns)
	'select' operation ('sel_tmp44_op', DynMap/DynMap_4HLS.cpp:149) [126]  (0 ns)
	'select' operation ('sub182', DynMap/DynMap_4HLS.cpp:149) [128]  (0.836 ns)
	'call' operation ('targetBlock15', DynMap/DynMap_4HLS.cpp:192) to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4' [129]  (4.92 ns)

 <State 8>: 3.57ns
The critical path consists of the following:
	'call' operation ('targetBlock15', DynMap/DynMap_4HLS.cpp:192) to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4' [129]  (3.57 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'load' operation ('add_ln252_loc_load') on local variable 'add_ln252_loc' [131]  (0 ns)
	'getelementptr' operation ('placement_dynamic_bypass_occupy_addr_2', DynMap/DynMap_4HLS.cpp:252) [142]  (0 ns)
	'store' operation ('store_ln260', DynMap/DynMap_4HLS.cpp:260) of constant 1 on array 'placement_dynamic_bypass_occupy' [144]  (2.77 ns)

 <State 10>: 4.08ns
The critical path consists of the following:
	'call' operation ('call_ln243', DynMap/DynMap_4HLS.cpp:243) to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5' [137]  (4.08 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'load' operation ('tmp_73_loc_load') on local variable 'tmp_73_loc' [138]  (0 ns)
	'getelementptr' operation ('placement_dynamic_bypass_addr', DynMap/DynMap_4HLS.cpp:257) [140]  (0 ns)
	'store' operation ('store_ln259', DynMap/DynMap_4HLS.cpp:259) of variable 'bypassOptIdx_load', DynMap/DynMap_4HLS.cpp:185 on array 'placement_dynamic_bypass' [143]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
