TimeQuest Timing Analyzer report for DE2_115_TV
Tue May 31 17:36:01 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'TD_CLK27'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'TD_CLK27'
 18. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'TD_CLK27'
 24. Slow 1200mV 85C Model Removal: 'TD_CLK27'
 25. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'TD_CLK27'
 36. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 37. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 38. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'TD_CLK27'
 40. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 44. Slow 1200mV 0C Model Recovery: 'TD_CLK27'
 45. Slow 1200mV 0C Model Removal: 'TD_CLK27'
 46. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 47. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 55. Fast 1200mV 0C Model Setup: 'TD_CLK27'
 56. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 57. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 58. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'TD_CLK27'
 60. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 61. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 62. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 64. Fast 1200mV 0C Model Recovery: 'TD_CLK27'
 65. Fast 1200mV 0C Model Removal: 'TD_CLK27'
 66. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 67. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_115_TV                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; de2_115_golden_sopc.sdc ; OK     ; Tue May 31 17:35:47 2016 ;
+-------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; AUD_XCK                                   ; Base      ; 53.879 ; 18.56 MHz ; 0.000  ; 26.939 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { AUD_XCK }                                   ;
; CLOCK2_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK2_50 }                                 ;
; CLOCK3_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK3_50 }                                 ;
; CLOCK_50                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK_50 }                                  ;
; TD_CLK27                                  ; Base      ; 37.000 ; 27.03 MHz ; 0.000  ; 18.500 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { TD_CLK27 }                                  ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; 10.090 ; 99.11 MHz ; 0.000  ; 5.045  ; 50.00      ; 3         ; 11          ;        ;        ;           ;            ; false    ; TD_CLK27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; 10.090 ; 99.11 MHz ; -2.942 ; 2.103  ; 50.00      ; 3         ; 11          ; -105.0 ;        ;           ;            ; false    ; TD_CLK27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; Generated ; 53.818 ; 18.58 MHz ; 0.000  ; 26.909 ; 50.00      ; 16        ; 11          ;        ;        ;           ;            ; false    ; TD_CLK27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[2] } ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                           ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                              ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; 67.89 MHz  ; 67.89 MHz       ; TD_CLK27                                  ;                                                   ;
; 123.3 MHz  ; 123.3 MHz       ; CLOCK_50                                  ;                                                   ;
; 145.26 MHz ; 145.26 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;                                                   ;
; 452.9 MHz  ; 237.53 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[2] ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -6.994 ; -538.991      ;
; TD_CLK27                                  ; -1.277 ; -89.598       ;
; CLOCK_50                                  ; 11.890 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 51.610 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 0.353 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.359 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.402 ; 0.000         ;
; CLOCK_50                                  ; 0.407 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -5.583 ; -1979.466     ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; -4.801 ; -67.214       ;
; TD_CLK27                                  ; -1.595 ; -866.858      ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 1.114 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.327 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 3.694 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.733  ; 0.000         ;
; CLOCK_50                                  ; 9.629  ; 0.000         ;
; CLOCK2_50                                 ; 16.000 ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; TD_CLK27                                  ; 17.921 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 26.609 ; 0.000         ;
; AUD_XCK                                   ; 49.669 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -6.994 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.407     ; 4.535      ;
; -6.987 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.403     ; 4.532      ;
; -6.987 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.403     ; 4.532      ;
; -6.942 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.369     ; 4.521      ;
; -6.839 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 3.960      ;
; -6.776 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 4.308      ;
; -6.767 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.407     ; 4.308      ;
; -6.723 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.407     ; 4.264      ;
; -6.658 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.407     ; 4.199      ;
; -6.628 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.403     ; 4.173      ;
; -6.627 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[16]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 3.750      ;
; -6.627 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[14]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 3.750      ;
; -6.627 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[13]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 3.750      ;
; -6.627 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[11]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 3.750      ;
; -6.627 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[10]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 3.750      ;
; -6.627 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[9]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 3.750      ;
; -6.627 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[7]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 3.750      ;
; -6.627 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[15]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 3.750      ;
; -6.625 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.403     ; 4.170      ;
; -6.611 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[12]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.823     ; 3.736      ;
; -6.548 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.407     ; 4.089      ;
; -6.518 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 3.639      ;
; -6.517 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 4.049      ;
; -6.502 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.407     ; 4.043      ;
; -6.494 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.407     ; 4.035      ;
; -6.493 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.403     ; 4.038      ;
; -6.491 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.407     ; 4.032      ;
; -6.490 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 4.022      ;
; -6.489 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.407     ; 4.030      ;
; -6.488 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 3.609      ;
; -6.488 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.407     ; 4.029      ;
; -6.478 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 4.010      ;
; -6.449 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 3.568      ;
; -6.449 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[1]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 3.568      ;
; -6.449 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mRD                      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 3.568      ;
; -6.444 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 3.565      ;
; -6.430 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 3.962      ;
; -6.430 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 3.962      ;
; -6.430 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 3.962      ;
; -6.430 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 3.962      ;
; -6.430 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 3.962      ;
; -6.429 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 3.961      ;
; -6.429 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 3.961      ;
; -6.429 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.416     ; 3.961      ;
; -6.409 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[21]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 3.530      ;
; -6.409 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[20]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 3.530      ;
; -6.409 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[19]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 3.530      ;
; -6.409 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[17]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 3.530      ;
; -6.409 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 3.530      ;
; -6.409 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[22]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 3.530      ;
; -6.302 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[18]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 3.419      ;
; -5.879 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mLENGTH[7]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 2.998      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.410     ; 3.362      ;
; -5.446 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|WR_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 2.565      ;
; -5.326 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|WE_N    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.442      ;
; -5.326 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CS_N[0] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.442      ;
; -5.326 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.442      ;
; -5.315 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|RAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.828     ; 2.435      ;
; -5.249 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|oe4     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.363      ;
; -5.246 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[10]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.363      ;
; -5.246 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[7]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.363      ;
; -5.004 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[8]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.121      ;
; -5.003 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[3]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.120      ;
; -4.984 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[2]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.100      ;
; -4.906 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[11]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.020      ;
; -4.906 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[5]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.020      ;
; -4.849 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[6]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 1.965      ;
; -4.848 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[4]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 1.964      ;
; -4.816 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CKE     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 1.927      ;
; -4.792 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.823     ; 1.917      ;
; -4.789 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 1.903      ;
; -4.789 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 1.903      ;
; -4.615 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[9]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.823     ; 1.740      ;
; -4.614 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.823     ; 1.739      ;
; 3.206  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.509     ; 6.373      ;
; 3.206  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[16]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.509     ; 6.373      ;
; 3.206  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.509     ; 6.373      ;
; 3.206  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.509     ; 6.373      ;
; 3.206  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[11]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.509     ; 6.373      ;
; 3.206  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.509     ; 6.373      ;
; 3.206  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[9]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.509     ; 6.373      ;
; 3.206  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[7]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.509     ; 6.373      ;
; 3.233  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.507     ; 6.348      ;
; 3.365  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.509     ; 6.214      ;
; 3.365  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[16]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.509     ; 6.214      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TD_CLK27'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -1.277 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.197     ; 2.058      ;
; -1.277 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.197     ; 2.058      ;
; -1.277 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.197     ; 2.058      ;
; -1.277 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.197     ; 2.058      ;
; -1.277 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.197     ; 2.058      ;
; -1.277 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.197     ; 2.058      ;
; -1.277 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.197     ; 2.058      ;
; -1.277 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.197     ; 2.058      ;
; -1.177 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[4]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.986      ;
; -1.177 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[3]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.986      ;
; -1.177 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[2]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.986      ;
; -1.177 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[9]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.986      ;
; -1.177 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[8]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.986      ;
; -1.177 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[7]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.986      ;
; -1.177 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[6]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.986      ;
; -1.177 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[5]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.986      ;
; -1.175 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.976      ;
; -1.175 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.976      ;
; -1.175 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.976      ;
; -1.175 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.976      ;
; -1.175 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.976      ;
; -1.171 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[6]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.174     ; 1.975      ;
; -1.170 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[9]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.174     ; 1.974      ;
; -1.170 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[2]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.174     ; 1.974      ;
; -1.169 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[8]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.174     ; 1.973      ;
; -1.169 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[5]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.174     ; 1.973      ;
; -1.169 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[4]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.174     ; 1.973      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[7]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.174     ; 1.971      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[11]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[10]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[18]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[17]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[16]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[15]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[14]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[13]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[12]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.167 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[19]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.972      ;
; -1.166 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[3]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.174     ; 1.970      ;
; -1.159 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.187     ; 1.950      ;
; -1.159 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.187     ; 1.950      ;
; -1.159 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.187     ; 1.950      ;
; -1.159 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.187     ; 1.950      ;
; -1.159 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.187     ; 1.950      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[11]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[10]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[15]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[14]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[13]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[12]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[18]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[17]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[16]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[19]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.179     ; 1.949      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[13]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[14]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[17]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[16]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[18]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[15]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[12]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[11]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[10]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -1.133 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[19]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.938      ;
; -0.819 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.624      ;
; -0.819 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.624      ;
; -0.819 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.624      ;
; -0.819 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.624      ;
; -0.819 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.624      ;
; 22.271 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.644     ;
; 22.348 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.567     ;
; 22.454 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.461     ;
; 22.520 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.395     ;
; 22.531 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.384     ;
; 22.547 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.368     ;
; 22.560 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.355     ;
; 22.597 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.318     ;
; 22.637 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.278     ;
; 22.683 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.232     ;
; 22.722 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[1] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.193     ;
; 22.730 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.185     ;
; 22.743 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.172     ;
; 22.760 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.155     ;
; 22.776 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[7] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.090     ; 14.132     ;
; 22.796 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.119     ;
; 22.820 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.095     ;
; 22.836 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.079     ;
; 22.890 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[6] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.025     ;
; 22.905 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[1] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 14.010     ;
; 22.959 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.083     ; 13.956     ;
; 22.959 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[7] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.090     ; 13.949     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                           ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 11.890 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 6.655      ;
; 11.911 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 6.634      ;
; 12.100 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 6.445      ;
; 12.192 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 6.353      ;
; 12.522 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 6.023      ;
; 12.578 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 5.967      ;
; 12.646 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 5.899      ;
; 12.769 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 5.776      ;
; 12.793 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 5.752      ;
; 12.822 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 5.723      ;
; 12.912 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 5.633      ;
; 12.920 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 5.625      ;
; 13.043 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 5.502      ;
; 13.132 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.453     ; 5.413      ;
; 13.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 5.594      ;
; 13.993 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.923      ;
; 14.047 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 5.435      ;
; 14.058 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 5.424      ;
; 14.152 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.764      ;
; 14.163 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.753      ;
; 14.164 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 5.318      ;
; 14.269 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.647      ;
; 14.325 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 5.157      ;
; 14.380 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 5.101      ;
; 14.430 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.486      ;
; 14.485 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.430      ;
; 14.495 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 4.986      ;
; 14.600 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.315      ;
; 14.658 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 4.823      ;
; 14.663 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 4.819      ;
; 14.676 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 4.806      ;
; 14.689 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.238      ;
; 14.763 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.152      ;
; 14.768 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.148      ;
; 14.780 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 4.702      ;
; 14.781 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.135      ;
; 14.848 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.079      ;
; 14.859 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.068      ;
; 14.876 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 4.606      ;
; 14.885 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.031      ;
; 14.903 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 4.578      ;
; 14.942 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 4.540      ;
; 14.965 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.962      ;
; 14.981 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.935      ;
; 14.994 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.923      ;
; 15.008 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.907      ;
; 15.047 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.869      ;
; 15.067 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 4.414      ;
; 15.126 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.801      ;
; 15.172 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 4.309      ;
; 15.172 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.743      ;
; 15.181 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.745      ;
; 15.277 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.638      ;
; 15.296 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.630      ;
; 15.332 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 4.149      ;
; 15.335 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 4.146      ;
; 15.437 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.478      ;
; 15.439 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 4.042      ;
; 15.440 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.475      ;
; 15.459 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.467      ;
; 15.464 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.463      ;
; 15.477 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.450      ;
; 15.544 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.371      ;
; 15.581 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.346      ;
; 15.600 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 3.881      ;
; 15.677 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.250      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.695 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.222      ;
; 15.704 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.222      ;
; 15.705 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.210      ;
; 15.743 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.184      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.854 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.063      ;
; 15.865 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.052      ;
; 15.865 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.052      ;
; 15.865 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.052      ;
; 15.865 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.052      ;
; 15.865 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.052      ;
; 15.865 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.052      ;
; 15.865 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.052      ;
; 15.865 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.052      ;
; 15.865 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.052      ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                              ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 51.610 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.125      ;
; 51.698 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.037      ;
; 51.709 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.026      ;
; 51.709 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.026      ;
; 51.709 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.026      ;
; 51.709 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.026      ;
; 51.709 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.026      ;
; 51.709 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.026      ;
; 51.709 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.026      ;
; 51.709 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.026      ;
; 51.709 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.026      ;
; 51.728 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 2.007      ;
; 51.741 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.994      ;
; 51.742 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.993      ;
; 51.761 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.974      ;
; 51.829 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.906      ;
; 51.830 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.905      ;
; 51.859 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.876      ;
; 51.860 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.875      ;
; 51.865 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.870      ;
; 51.865 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.870      ;
; 51.865 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.870      ;
; 51.865 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.870      ;
; 51.865 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.870      ;
; 51.865 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.870      ;
; 51.865 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.870      ;
; 51.865 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.870      ;
; 51.865 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.870      ;
; 51.870 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.865      ;
; 51.873 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.862      ;
; 51.874 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.861      ;
; 51.892 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.843      ;
; 51.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.842      ;
; 51.903 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.832      ;
; 51.903 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.832      ;
; 51.903 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.832      ;
; 51.903 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.832      ;
; 51.903 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.832      ;
; 51.903 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.832      ;
; 51.903 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.832      ;
; 51.903 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.832      ;
; 51.903 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.832      ;
; 51.955 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.780      ;
; 51.961 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.774      ;
; 51.962 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.773      ;
; 51.991 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.744      ;
; 51.992 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.743      ;
; 51.994 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.741      ;
; 52.002 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.733      ;
; 52.005 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.730      ;
; 52.006 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.729      ;
; 52.021 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.714      ;
; 52.024 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.711      ;
; 52.025 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.710      ;
; 52.087 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.648      ;
; 52.093 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.642      ;
; 52.094 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.641      ;
; 52.123 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.612      ;
; 52.124 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.611      ;
; 52.126 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.609      ;
; 52.420 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.315      ;
; 52.517 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.218      ;
; 52.521 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.214      ;
; 52.576 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.159      ;
; 52.593 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.142      ;
; 52.598 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.137      ;
; 52.598 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.137      ;
; 52.606 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.129      ;
; 52.607 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.128      ;
; 52.624 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.111      ;
; 52.625 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.110      ;
; 52.627 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.108      ;
; 52.628 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 1.107      ;
; 52.758 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 0.977      ;
; 52.900 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 0.835      ;
; 52.904 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 0.831      ;
; 52.905 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 0.830      ;
; 52.907 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 0.828      ;
; 52.970 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 0.765      ;
; 52.970 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 0.765      ;
; 52.970 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 0.765      ;
; 52.970 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 0.765      ;
; 52.970 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.081     ; 0.765      ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.018      ;
; 0.359 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.022      ;
; 0.363 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.021      ;
; 0.363 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.022      ;
; 0.374 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.032      ;
; 0.374 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.033      ;
; 0.376 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.446      ; 1.044      ;
; 0.376 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.447      ; 1.045      ;
; 0.383 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.041      ;
; 0.383 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.042      ;
; 0.385 ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.424      ; 1.031      ;
; 0.390 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.048      ;
; 0.390 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.049      ;
; 0.390 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.055      ;
; 0.390 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.444      ; 1.056      ;
; 0.391 ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.424      ; 1.037      ;
; 0.391 ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.424      ; 1.037      ;
; 0.398 ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.424      ; 1.044      ;
; 0.400 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.058      ;
; 0.400 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.059      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.067      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.068      ;
; 0.408 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.068      ;
; 0.408 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.446      ; 1.076      ;
; 0.408 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.447      ; 1.077      ;
; 0.412 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.077      ;
; 0.412 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.444      ; 1.078      ;
; 0.413 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.072      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.424      ; 1.059      ;
; 0.414 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.424      ; 1.060      ;
; 0.414 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.079      ;
; 0.414 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.444      ; 1.080      ;
; 0.416 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.074      ;
; 0.418 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.372      ; 1.012      ;
; 0.420 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.686      ;
; 0.421 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.688      ;
; 0.422 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.689      ;
; 0.426 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.694      ;
; 0.427 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.695      ;
; 0.428 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.086      ;
; 0.428 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.087      ;
; 0.428 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.446      ; 1.096      ;
; 0.428 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.447      ; 1.097      ;
; 0.428 ; ITU_656_Decoder:u4|Window[8]                                                                                                                                    ; ITU_656_Decoder:u4|Window[16]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.438      ; 1.089      ;
; 0.429 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.439      ; 1.090      ;
; 0.429 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.446      ; 1.097      ;
; 0.429 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.447      ; 1.098      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.424      ; 1.076      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.697      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.699      ;
; 0.433 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.701      ;
; 0.435 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.374      ; 1.031      ;
; 0.435 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.703      ;
; 0.435 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.703      ;
; 0.436 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.704      ;
; 0.437 ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; ITU_656_Decoder:u4|Window[21]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.705      ;
; 0.442 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.709      ;
; 0.442 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.708      ;
; 0.444 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[2]                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.712      ;
; 0.444 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[1]                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.712      ;
; 0.446 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.041      ;
; 0.447 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.424      ; 1.093      ;
; 0.448 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.715      ;
; 0.448 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.716      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.359 ; Sdram_Control_4Port:u6|mDATAOUT[2]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.022      ;
; 0.362 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.017      ;
; 0.366 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.516      ; 1.068      ;
; 0.368 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.516      ; 1.070      ;
; 0.370 ; Sdram_Control_4Port:u6|mDATAOUT[0]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.448      ; 1.040      ;
; 0.383 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 0.669      ;
; 0.384 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.389 ; Sdram_Control_4Port:u6|Read                                                                                                                                    ; Sdram_Control_4Port:u6|Read                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.674      ;
; 0.391 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.674      ;
; 0.391 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.674      ;
; 0.394 ; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.448      ; 1.064      ;
; 0.394 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.049      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                              ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                              ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.411 ; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.444      ; 1.077      ;
; 0.411 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.071      ;
; 0.420 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.075      ;
; 0.422 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.689      ;
; 0.429 ; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                    ; Sdram_Control_4Port:u6|CKE                                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                  ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.440 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.723      ;
; 0.441 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.708      ;
; 0.441 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.724      ;
; 0.442 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.448 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.715      ;
; 0.454 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.458 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.725      ;
; 0.459 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.726      ;
; 0.459 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.726      ;
; 0.464 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.731      ;
; 0.466 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.733      ;
; 0.468 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.735      ;
; 0.517 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.515      ; 1.218      ;
; 0.518 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.515      ; 1.219      ;
; 0.519 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.515      ; 1.220      ;
; 0.521 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.515      ; 1.222      ;
; 0.523 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.515      ; 1.224      ;
; 0.542 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.543 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.544 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.552 ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                  ; Sdram_Control_4Port:u6|SA[8]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                  ; Sdram_Control_4Port:u6|SA[7]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.515      ; 1.253      ;
; 0.553 ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                  ; Sdram_Control_4Port:u6|SA[3]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.515      ; 1.254      ;
; 0.554 ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                 ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.515      ; 1.255      ;
; 0.555 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.823      ;
; 0.556 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.823      ;
; 0.556 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.515      ; 1.257      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                              ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.402 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.674      ;
; 0.439 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.706      ;
; 0.448 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.715      ;
; 0.449 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.716      ;
; 0.449 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.716      ;
; 0.452 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.719      ;
; 0.611 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.878      ;
; 0.633 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.900      ;
; 0.634 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.901      ;
; 0.636 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.904      ;
; 0.639 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.906      ;
; 0.656 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.923      ;
; 0.660 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.928      ;
; 0.686 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.953      ;
; 0.688 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.955      ;
; 0.713 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.980      ;
; 0.818 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.085      ;
; 0.844 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.111      ;
; 0.847 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.114      ;
; 0.876 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.143      ;
; 0.951 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.218      ;
; 0.952 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.219      ;
; 0.954 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.221      ;
; 0.963 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.230      ;
; 0.965 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.232      ;
; 0.966 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.233      ;
; 0.968 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.235      ;
; 0.970 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.238      ;
; 0.983 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.250      ;
; 0.988 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.255      ;
; 1.072 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.339      ;
; 1.073 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.340      ;
; 1.075 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.342      ;
; 1.077 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.344      ;
; 1.078 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.345      ;
; 1.080 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.347      ;
; 1.089 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.356      ;
; 1.091 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.358      ;
; 1.092 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.359      ;
; 1.094 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.361      ;
; 1.096 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.363      ;
; 1.097 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.364      ;
; 1.136 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.465      ;
; 1.199 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.466      ;
; 1.203 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.470      ;
; 1.204 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.471      ;
; 1.217 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.484      ;
; 1.218 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.485      ;
; 1.222 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.489      ;
; 1.223 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.490      ;
; 1.324 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.591      ;
; 1.329 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.596      ;
; 1.343 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.610      ;
; 1.348 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.615      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.630      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.630      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.630      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.630      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.630      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.630      ;
; 1.452 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.719      ;
; 1.452 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.719      ;
; 1.452 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.719      ;
; 1.452 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.719      ;
; 1.452 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.719      ;
; 1.452 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.719      ;
; 1.452 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.719      ;
; 1.452 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.719      ;
; 1.528 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.795      ;
; 1.528 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.795      ;
; 1.528 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.795      ;
; 1.528 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.795      ;
; 1.528 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.795      ;
; 1.528 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.795      ;
; 1.528 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 1.795      ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                              ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.474 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.741      ;
; 0.635 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.901      ;
; 0.639 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.687 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.954      ;
; 0.830 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.097      ;
; 0.834 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.101      ;
; 0.952 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.218      ;
; 0.957 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.224      ;
; 0.958 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.958 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.958 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.224      ;
; 0.958 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.959 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.228      ;
; 0.962 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.229      ;
; 0.965 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.231      ;
; 0.970 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.237      ;
; 0.970 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.971 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.244      ;
; 0.977 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.243      ;
; 0.978 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.978 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.247      ;
; 0.985 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 1.073 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.339      ;
; 1.078 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.345      ;
; 1.078 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.344      ;
; 1.079 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.346      ;
; 1.079 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.346      ;
; 1.079 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.345      ;
; 1.079 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.346      ;
; 1.080 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.347      ;
; 1.081 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.348      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                         ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -5.583 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 2.704      ;
; -5.583 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 2.704      ;
; -5.583 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 2.704      ;
; -5.583 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 2.704      ;
; -5.583 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 2.704      ;
; -5.583 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 2.704      ;
; -5.583 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 2.704      ;
; -5.583 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 2.704      ;
; -5.583 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 2.704      ;
; -5.583 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.827     ; 2.704      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.432 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.832     ; 2.548      ;
; -5.431 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.840     ; 2.539      ;
; -5.431 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.840     ; 2.539      ;
; -5.431 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.840     ; 2.539      ;
; -5.431 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.840     ; 2.539      ;
; -5.406 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 2.529      ;
; -5.406 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 2.529      ;
; -5.406 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 2.529      ;
; -5.406 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 2.529      ;
; -5.406 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 2.529      ;
; -5.406 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 2.529      ;
; -5.406 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 2.529      ;
; -5.406 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.825     ; 2.529      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.834     ; 2.515      ;
; -5.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 2.431      ;
; -5.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 2.431      ;
; -5.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 2.431      ;
; -5.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 2.431      ;
; -5.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 2.431      ;
; -5.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mRD                                                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 2.431      ;
; -5.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 2.431      ;
; -5.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.829     ; 2.431      ;
; -5.277 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.822     ; 2.403      ;
; -5.248 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 2.359      ;
; -5.248 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 2.359      ;
; -5.248 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 2.359      ;
; -5.248 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 2.359      ;
; -5.248 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 2.359      ;
; -5.248 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 2.359      ;
; -5.248 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 2.359      ;
; -5.248 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 2.359      ;
; -5.248 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 2.359      ;
; -5.248 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.837     ; 2.359      ;
; -5.234 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.351      ;
; -5.234 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.351      ;
; -5.234 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.351      ;
; -5.234 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.351      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.229 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.831     ; 2.346      ;
; -5.208 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.839     ; 2.317      ;
; -5.208 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.839     ; 2.317      ;
; -5.208 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.839     ; 2.317      ;
; -5.208 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.839     ; 2.317      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.201 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.833     ; 2.316      ;
; -5.179 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.824     ; 2.303      ;
; -5.179 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.824     ; 2.303      ;
; -5.179 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.824     ; 2.303      ;
; -5.179 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.824     ; 2.303      ;
; -5.179 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.824     ; 2.303      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                       ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
; -4.801 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.254     ; 1.487      ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TD_CLK27'                                                                                                                                                                                                                             ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.595 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 2.400      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.520      ; 2.942      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.473 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.240      ; 2.691      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.438 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 2.153      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
; -1.436 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.040     ; 2.152      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TD_CLK27'                                                                                                                                                                                                                             ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.114 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.452      ; 1.792      ;
; 1.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.449      ; 1.793      ;
; 1.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.449      ; 1.793      ;
; 1.125 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.450      ; 1.801      ;
; 1.125 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.450      ; 1.801      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.174 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.443      ; 1.843      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.205 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.873      ;
; 1.233 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.468      ; 1.927      ;
; 1.233 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.468      ; 1.927      ;
; 1.233 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.468      ; 1.927      ;
; 1.233 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.468      ; 1.927      ;
; 1.233 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.468      ; 1.927      ;
; 1.233 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1]                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.468      ; 1.927      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[0]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[1]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[1]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[2]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[2]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[3]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[3]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[4]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[4]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[5]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[5]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[6]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[6]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[7]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.248 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[7]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.053      ; 1.527      ;
; 1.264 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.545      ; 2.035      ;
; 1.407 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.465      ; 2.098      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.419 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.728      ; 2.373      ;
; 1.421 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.580      ; 2.227      ;
; 1.421 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.580      ; 2.227      ;
; 1.421 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.580      ; 2.227      ;
; 1.421 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.580      ; 2.227      ;
; 1.421 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.580      ; 2.227      ;
; 1.421 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.580      ; 2.227      ;
; 1.421 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.580      ; 2.227      ;
; 1.421 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.580      ; 2.227      ;
; 1.428 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[3]                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.469      ; 2.123      ;
; 1.431 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.732      ; 2.425      ;
; 1.432 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|dffe4                                                                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 2.100      ;
; 1.432 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[9]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 2.100      ;
; 1.432 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[8]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 2.100      ;
; 1.432 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[7]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.442      ; 2.100      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                          ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.327 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 1.816      ;
; 3.352 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.815     ; 1.833      ;
; 3.352 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.815     ; 1.833      ;
; 3.352 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.815     ; 1.833      ;
; 3.352 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.815     ; 1.833      ;
; 3.352 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.815     ; 1.833      ;
; 3.352 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.815     ; 1.833      ;
; 3.360 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.840     ; 1.816      ;
; 3.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.819     ; 1.843      ;
; 3.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.819     ; 1.843      ;
; 3.366 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.819     ; 1.843      ;
; 3.402 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.815     ; 1.883      ;
; 3.402 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.815     ; 1.883      ;
; 3.402 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.815     ; 1.883      ;
; 3.402 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.815     ; 1.883      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.411 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.812     ; 1.895      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.817     ; 2.011      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[9]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[8]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[6]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[5]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[1]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.532 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.809     ; 2.019      ;
; 3.572 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.768     ; 2.100      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[12]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[10]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[8]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[6]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.845     ; 2.054      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 2.096      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.803     ; 2.100      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 2.096      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 2.096      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 2.096      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.803     ; 2.100      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.803     ; 2.100      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.803     ; 2.100      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.803     ; 2.100      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 2.096      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 2.096      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 2.096      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 2.096      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 2.096      ;
; 3.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.807     ; 2.096      ;
; 3.609 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.810     ; 2.095      ;
; 3.609 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.810     ; 2.095      ;
; 3.609 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.810     ; 2.095      ;
; 3.609 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.810     ; 2.095      ;
; 3.609 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.810     ; 2.095      ;
; 3.609 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.810     ; 2.095      ;
; 3.609 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.810     ; 2.095      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                       ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
; 3.694 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.654     ; 1.336      ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
Worst Case Available Settling Time: 8.239 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                            ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                              ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; 74.67 MHz  ; 74.67 MHz       ; TD_CLK27                                  ;                                                   ;
; 133.76 MHz ; 133.76 MHz      ; CLOCK_50                                  ;                                                   ;
; 160.57 MHz ; 160.57 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;                                                   ;
; 507.1 MHz  ; 237.53 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[2] ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -6.281 ; -483.047      ;
; TD_CLK27                                  ; -1.078 ; -74.623       ;
; CLOCK_50                                  ; 12.524 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 51.846 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.336 ; 0.000         ;
; TD_CLK27                                  ; 0.352 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.353 ; 0.000         ;
; CLOCK_50                                  ; 0.364 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -5.042 ; -1765.624     ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; -4.238 ; -59.332       ;
; TD_CLK27                                  ; -1.388 ; -738.326      ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 1.031 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.944 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 3.249 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.722  ; 0.000         ;
; CLOCK_50                                  ; 9.590  ; 0.000         ;
; CLOCK2_50                                 ; 16.000 ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; TD_CLK27                                  ; 17.947 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 26.612 ; 0.000         ;
; AUD_XCK                                   ; 49.669 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -6.281 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.090     ; 4.140      ;
; -6.278 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.089     ; 4.138      ;
; -6.278 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.089     ; 4.138      ;
; -6.220 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.056     ; 4.113      ;
; -6.095 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 3.565      ;
; -6.075 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.922      ;
; -6.062 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.090     ; 3.921      ;
; -6.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.090     ; 3.895      ;
; -6.014 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[16]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 3.486      ;
; -6.014 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[14]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 3.486      ;
; -6.014 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[13]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 3.486      ;
; -6.014 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[11]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 3.486      ;
; -6.014 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[10]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 3.486      ;
; -6.014 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[9]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 3.486      ;
; -6.014 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[7]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 3.486      ;
; -6.014 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[15]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 3.486      ;
; -5.988 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[12]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.475     ; 3.462      ;
; -5.950 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.090     ; 3.809      ;
; -5.940 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.089     ; 3.800      ;
; -5.937 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.089     ; 3.797      ;
; -5.843 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.090     ; 3.702      ;
; -5.827 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.674      ;
; -5.824 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.089     ; 3.684      ;
; -5.819 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.090     ; 3.678      ;
; -5.811 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.090     ; 3.670      ;
; -5.808 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.090     ; 3.667      ;
; -5.807 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.090     ; 3.666      ;
; -5.806 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.090     ; 3.665      ;
; -5.793 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 3.263      ;
; -5.792 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.639      ;
; -5.784 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[21]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 3.254      ;
; -5.784 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[20]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 3.254      ;
; -5.784 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[19]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 3.254      ;
; -5.784 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[17]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 3.254      ;
; -5.784 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 3.254      ;
; -5.784 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[22]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 3.254      ;
; -5.781 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 3.251      ;
; -5.780 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 3.248      ;
; -5.780 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[1]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 3.248      ;
; -5.780 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mRD                      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 3.248      ;
; -5.754 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.601      ;
; -5.743 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.590      ;
; -5.742 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.589      ;
; -5.741 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.588      ;
; -5.734 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.581      ;
; -5.734 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.581      ;
; -5.733 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.580      ;
; -5.733 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.580      ;
; -5.733 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.102     ; 3.580      ;
; -5.726 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 3.196      ;
; -5.703 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[18]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.482     ; 3.170      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.221 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.095     ; 3.075      ;
; -5.214 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mLENGTH[7]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 2.682      ;
; -4.846 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|WR_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 2.314      ;
; -4.778 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|WE_N    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.243      ;
; -4.778 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CS_N[0] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.243      ;
; -4.778 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.243      ;
; -4.759 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|RAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.480     ; 2.228      ;
; -4.722 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|oe4     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.185      ;
; -4.680 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[10]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.146      ;
; -4.680 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[7]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.146      ;
; -4.444 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[8]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 1.910      ;
; -4.443 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[3]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 1.909      ;
; -4.432 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[2]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 1.897      ;
; -4.373 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[5]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 1.836      ;
; -4.371 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[11]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 1.834      ;
; -4.325 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[6]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 1.790      ;
; -4.324 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[4]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 1.789      ;
; -4.301 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CKE     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.487     ; 1.763      ;
; -4.289 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.485     ; 1.753      ;
; -4.289 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.485     ; 1.753      ;
; -4.237 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.475     ; 1.711      ;
; -4.083 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[9]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.475     ; 1.557      ;
; -4.082 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.475     ; 1.556      ;
; 3.862  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.468     ; 5.759      ;
; 3.862  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[16]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.468     ; 5.759      ;
; 3.862  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.468     ; 5.759      ;
; 3.862  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.468     ; 5.759      ;
; 3.862  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[11]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.468     ; 5.759      ;
; 3.862  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.468     ; 5.759      ;
; 3.862  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[9]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.468     ; 5.759      ;
; 3.862  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[7]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.468     ; 5.759      ;
; 3.888  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.466     ; 5.735      ;
; 4.001  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.468     ; 5.620      ;
; 4.001  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[16]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.468     ; 5.620      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TD_CLK27'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -1.078 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.180     ; 1.877      ;
; -1.078 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.180     ; 1.877      ;
; -1.078 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.180     ; 1.877      ;
; -1.078 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.180     ; 1.877      ;
; -1.078 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.180     ; 1.877      ;
; -1.078 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.180     ; 1.877      ;
; -1.077 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.180     ; 1.876      ;
; -1.077 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.180     ; 1.876      ;
; -0.985 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[4]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.811      ;
; -0.985 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[3]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.811      ;
; -0.985 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[2]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.811      ;
; -0.985 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[9]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.811      ;
; -0.985 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[8]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.811      ;
; -0.985 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[7]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.811      ;
; -0.985 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[6]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.811      ;
; -0.985 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[5]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.811      ;
; -0.984 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[6]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.807      ;
; -0.983 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[2]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.806      ;
; -0.982 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[9]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.805      ;
; -0.982 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[8]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.805      ;
; -0.981 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[5]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.804      ;
; -0.981 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[4]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.804      ;
; -0.979 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[7]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.802      ;
; -0.979 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.158     ; 1.800      ;
; -0.979 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.158     ; 1.800      ;
; -0.979 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.158     ; 1.800      ;
; -0.979 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.158     ; 1.800      ;
; -0.979 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.158     ; 1.800      ;
; -0.978 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[3]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.801      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[11]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[10]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[18]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[17]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[16]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[15]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[14]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[13]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[12]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.967 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[19]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.790      ;
; -0.965 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.775      ;
; -0.965 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.775      ;
; -0.965 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.775      ;
; -0.965 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.775      ;
; -0.965 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.775      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[11]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[10]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[15]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[14]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[13]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[12]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[18]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[17]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[16]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.959 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[19]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.162     ; 1.776      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[13]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[14]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[17]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[16]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[18]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[15]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[12]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[11]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[10]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.941 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[19]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.764      ;
; -0.656 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.479      ;
; -0.656 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.479      ;
; -0.656 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.479      ;
; -0.656 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.479      ;
; -0.656 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.479      ;
; 23.607 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 13.317     ;
; 23.679 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 13.245     ;
; 23.798 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 13.126     ;
; 23.827 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 13.097     ;
; 23.870 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 13.054     ;
; 23.880 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 13.044     ;
; 23.887 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 13.037     ;
; 23.899 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 13.025     ;
; 23.959 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.965     ;
; 23.970 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.954     ;
; 24.042 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.882     ;
; 24.052 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[1] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.872     ;
; 24.052 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.872     ;
; 24.071 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.853     ;
; 24.100 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.824     ;
; 24.124 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.800     ;
; 24.132 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[7] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 12.787     ;
; 24.160 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.764     ;
; 24.183 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[6] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.741     ;
; 24.243 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.681     ;
; 24.243 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[1] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.681     ;
; 24.272 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[1] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.075     ; 12.652     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                            ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 12.524 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 6.202      ;
; 12.565 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 6.161      ;
; 12.748 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.978      ;
; 12.839 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.887      ;
; 13.150 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.576      ;
; 13.164 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.562      ;
; 13.273 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.453      ;
; 13.373 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.353      ;
; 13.428 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.298      ;
; 13.448 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.278      ;
; 13.520 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.206      ;
; 13.537 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.189      ;
; 13.648 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 5.078      ;
; 13.735 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.273     ; 4.991      ;
; 14.473 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 5.078      ;
; 14.574 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.351      ;
; 14.654 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 4.897      ;
; 14.658 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 4.893      ;
; 14.738 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 4.813      ;
; 14.743 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.182      ;
; 14.755 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.170      ;
; 14.839 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.086      ;
; 14.853 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 4.698      ;
; 14.954 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.971      ;
; 14.978 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 4.572      ;
; 15.047 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.877      ;
; 15.075 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 4.475      ;
; 15.144 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.780      ;
; 15.158 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 4.393      ;
; 15.161 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 4.390      ;
; 15.194 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 4.356      ;
; 15.214 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.720      ;
; 15.241 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 4.310      ;
; 15.259 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.666      ;
; 15.262 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.663      ;
; 15.295 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.629      ;
; 15.332 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 4.219      ;
; 15.342 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.583      ;
; 15.356 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 4.195      ;
; 15.377 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.557      ;
; 15.382 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.545      ;
; 15.389 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.545      ;
; 15.398 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 4.152      ;
; 15.433 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.492      ;
; 15.457 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.468      ;
; 15.477 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.457      ;
; 15.499 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.425      ;
; 15.578 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 3.972      ;
; 15.594 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.340      ;
; 15.660 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 3.890      ;
; 15.665 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.259      ;
; 15.681 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.252      ;
; 15.751 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.173      ;
; 15.777 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 3.773      ;
; 15.778 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.155      ;
; 15.778 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 3.772      ;
; 15.862 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 3.688      ;
; 15.878 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.046      ;
; 15.879 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.045      ;
; 15.899 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.035      ;
; 15.902 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.032      ;
; 15.929 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.004      ;
; 15.963 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.961      ;
; 15.977 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 3.573      ;
; 15.982 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.952      ;
; 16.073 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.861      ;
; 16.078 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.846      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.094 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.832      ;
; 16.097 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.837      ;
; 16.139 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.794      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.228 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.698      ;
; 16.240 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.686      ;
; 16.240 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.686      ;
; 16.240 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.686      ;
; 16.240 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.686      ;
; 16.240 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.686      ;
; 16.240 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.686      ;
; 16.240 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.686      ;
; 16.240 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.686      ;
; 16.240 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.686      ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 51.846 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.898      ;
; 51.905 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.839      ;
; 51.905 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.839      ;
; 51.905 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.839      ;
; 51.905 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.839      ;
; 51.905 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.839      ;
; 51.905 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.839      ;
; 51.905 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.839      ;
; 51.905 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.839      ;
; 51.905 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.839      ;
; 51.922 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.822      ;
; 51.939 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.805      ;
; 51.961 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.783      ;
; 51.962 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.782      ;
; 51.991 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.753      ;
; 52.037 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.707      ;
; 52.038 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.706      ;
; 52.041 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.703      ;
; 52.041 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.703      ;
; 52.041 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.703      ;
; 52.041 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.703      ;
; 52.041 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.703      ;
; 52.041 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.703      ;
; 52.041 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.703      ;
; 52.041 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.703      ;
; 52.041 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.703      ;
; 52.055 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.689      ;
; 52.055 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.689      ;
; 52.073 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.671      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.670      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.670      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.670      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.670      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.670      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.670      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.670      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.670      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.670      ;
; 52.077 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.667      ;
; 52.078 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.666      ;
; 52.106 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.638      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.637      ;
; 52.147 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.597      ;
; 52.153 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.591      ;
; 52.154 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.590      ;
; 52.171 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.573      ;
; 52.171 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.573      ;
; 52.174 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.570      ;
; 52.189 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.555      ;
; 52.193 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.551      ;
; 52.194 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.550      ;
; 52.218 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.526      ;
; 52.222 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.522      ;
; 52.223 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.521      ;
; 52.263 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.481      ;
; 52.269 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.475      ;
; 52.270 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.474      ;
; 52.287 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.457      ;
; 52.287 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.457      ;
; 52.290 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.454      ;
; 52.568 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.176      ;
; 52.650 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.094      ;
; 52.654 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.090      ;
; 52.705 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.039      ;
; 52.713 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.031      ;
; 52.716 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.028      ;
; 52.724 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.020      ;
; 52.730 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.014      ;
; 52.731 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.013      ;
; 52.740 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.004      ;
; 52.742 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.002      ;
; 52.743 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 1.001      ;
; 52.745 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.999      ;
; 52.865 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.879      ;
; 52.986 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.758      ;
; 52.989 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.755      ;
; 52.991 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.753      ;
; 52.992 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.752      ;
; 53.061 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.683      ;
; 53.061 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.683      ;
; 53.061 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.683      ;
; 53.061 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.683      ;
; 53.061 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.073     ; 0.683      ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.336 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.090      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.346 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 0.990      ;
; 0.348 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 0.992      ;
; 0.349 ; Sdram_Control_4Port:u6|Read                                                                                                                                    ; Sdram_Control_4Port:u6|Read                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.608      ;
; 0.349 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.608      ;
; 0.349 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.608      ;
; 0.353 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                              ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                              ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.357 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.945      ;
; 0.361 ; Sdram_Control_4Port:u6|mDATAOUT[2]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.393      ; 0.955      ;
; 0.365 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.370 ; Sdram_Control_4Port:u6|mDATAOUT[0]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 0.972      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.383 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.626      ;
; 0.390 ; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 0.992      ;
; 0.394 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.982      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                    ; Sdram_Control_4Port:u6|CKE                                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                  ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.656      ;
; 0.398 ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.657      ;
; 0.399 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.405 ; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.398      ; 1.004      ;
; 0.406 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 1.001      ;
; 0.414 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 1.003      ;
; 0.415 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.419 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.663      ;
; 0.425 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.668      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.673      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.466 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.110      ;
; 0.467 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.111      ;
; 0.468 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.112      ;
; 0.470 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.114      ;
; 0.472 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.116      ;
; 0.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.735      ;
; 0.493 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.494 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.506 ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                  ; Sdram_Control_4Port:u6|SA[8]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                  ; Sdram_Control_4Port:u6|SA[7]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                  ; Sdram_Control_4Port:u6|SA[3]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.508 ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                 ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.509 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.510 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.510 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.154      ;
; 0.511 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.511 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.511 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.155      ;
; 0.512 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.755      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.361 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.952      ;
; 0.361 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.957      ;
; 0.363 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.954      ;
; 0.365 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.961      ;
; 0.370 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.961      ;
; 0.372 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.963      ;
; 0.374 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.396      ; 0.971      ;
; 0.376 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.396      ; 0.973      ;
; 0.379 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.970      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.622      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.975      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.624      ;
; 0.381 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.972      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.625      ;
; 0.384 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.975      ;
; 0.385 ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.379      ; 0.965      ;
; 0.386 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.977      ;
; 0.386 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.630      ;
; 0.389 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.980      ;
; 0.390 ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.379      ; 0.970      ;
; 0.390 ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.379      ; 0.970      ;
; 0.391 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.982      ;
; 0.391 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.987      ;
; 0.393 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.989      ;
; 0.394 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.379      ; 0.975      ;
; 0.395 ; ITU_656_Decoder:u4|Window[8]                                                                                                                                    ; ITU_656_Decoder:u4|Window[16]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 0.994      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.644      ;
; 0.401 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.074      ; 0.646      ;
; 0.402 ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; ITU_656_Decoder:u4|Window[21]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.074      ; 0.647      ;
; 0.402 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.994      ;
; 0.403 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.647      ;
; 0.406 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.997      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.379      ; 0.986      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.650      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.650      ;
; 0.407 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.396      ; 1.004      ;
; 0.407 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.651      ;
; 0.408 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.651      ;
; 0.409 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.396      ; 1.006      ;
; 0.409 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 1.005      ;
; 0.409 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[2]                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.074      ; 0.654      ;
; 0.409 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[1]                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.074      ; 0.654      ;
; 0.411 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.379      ; 0.991      ;
; 0.413 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 1.009      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.656      ;
; 0.415 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 1.011      ;
; 0.415 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 1.013      ;
; 0.417 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[6]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.660      ;
; 0.419 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 1.014      ;
; 0.419 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 1.014      ;
; 0.419 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 1.015      ;
; 0.421 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 1.012      ;
; 0.421 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[0]                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.074      ; 0.666      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.353 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.608      ;
; 0.397 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.641      ;
; 0.405 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.649      ;
; 0.406 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.650      ;
; 0.406 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.650      ;
; 0.409 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.653      ;
; 0.563 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.807      ;
; 0.578 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.822      ;
; 0.579 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.823      ;
; 0.580 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.824      ;
; 0.583 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.827      ;
; 0.584 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.828      ;
; 0.599 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.603 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.624 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.868      ;
; 0.625 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.869      ;
; 0.649 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.893      ;
; 0.761 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.005      ;
; 0.781 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.025      ;
; 0.785 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.029      ;
; 0.812 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.056      ;
; 0.864 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.108      ;
; 0.865 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.109      ;
; 0.868 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.112      ;
; 0.870 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.114      ;
; 0.871 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.115      ;
; 0.872 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.116      ;
; 0.879 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.123      ;
; 0.882 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.126      ;
; 0.883 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.127      ;
; 0.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.898 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.963 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.207      ;
; 0.964 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.208      ;
; 0.969 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.213      ;
; 0.974 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.218      ;
; 0.975 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.219      ;
; 0.978 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.222      ;
; 0.980 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.224      ;
; 0.981 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.225      ;
; 0.982 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.226      ;
; 0.989 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.233      ;
; 0.992 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.236      ;
; 0.993 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.237      ;
; 1.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.291      ;
; 1.073 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.317      ;
; 1.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.318      ;
; 1.084 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.328      ;
; 1.085 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.329      ;
; 1.091 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.335      ;
; 1.092 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.336      ;
; 1.102 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.346      ;
; 1.103 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.347      ;
; 1.183 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.427      ;
; 1.194 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.438      ;
; 1.201 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.445      ;
; 1.212 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.456      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.499      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.499      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.499      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.499      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.499      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.499      ;
; 1.349 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.593      ;
; 1.349 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.593      ;
; 1.349 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.593      ;
; 1.349 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.593      ;
; 1.349 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.593      ;
; 1.349 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.593      ;
; 1.349 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.593      ;
; 1.349 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.593      ;
; 1.419 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.663      ;
; 1.419 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.663      ;
; 1.419 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.663      ;
; 1.419 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.663      ;
; 1.419 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.663      ;
; 1.419 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.663      ;
; 1.419 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.663      ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.436 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.680      ;
; 0.581 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.583 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.827      ;
; 0.584 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.585 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.588 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.835      ;
; 0.599 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.850      ;
; 0.627 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.871      ;
; 0.773 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.017      ;
; 0.775 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.019      ;
; 0.868 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.870 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.114      ;
; 0.870 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.113      ;
; 0.870 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.114      ;
; 0.871 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.115      ;
; 0.871 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.115      ;
; 0.871 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.873 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.121      ;
; 0.878 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.122      ;
; 0.878 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.122      ;
; 0.878 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.123      ;
; 0.882 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.125      ;
; 0.885 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.900 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.901 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.967 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.210      ;
; 0.969 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.213      ;
; 0.969 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.212      ;
; 0.969 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.213      ;
; 0.970 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.214      ;
; 0.970 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.214      ;
; 0.972 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.216      ;
; 0.974 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.218      ;
; 0.975 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.219      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                          ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -5.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 2.512      ;
; -5.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 2.512      ;
; -5.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 2.512      ;
; -5.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 2.512      ;
; -5.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 2.512      ;
; -5.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 2.512      ;
; -5.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 2.512      ;
; -5.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 2.512      ;
; -5.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 2.512      ;
; -5.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.479     ; 2.512      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.878 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.343      ;
; -4.871 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.490     ; 2.330      ;
; -4.871 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.490     ; 2.330      ;
; -4.871 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.490     ; 2.330      ;
; -4.871 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.490     ; 2.330      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.851 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.486     ; 2.314      ;
; -4.850 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 2.322      ;
; -4.850 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 2.322      ;
; -4.850 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 2.322      ;
; -4.850 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 2.322      ;
; -4.850 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 2.322      ;
; -4.850 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 2.322      ;
; -4.850 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 2.322      ;
; -4.850 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.477     ; 2.322      ;
; -4.779 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 2.247      ;
; -4.779 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 2.247      ;
; -4.779 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 2.247      ;
; -4.779 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 2.247      ;
; -4.779 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 2.247      ;
; -4.779 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mRD                                                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 2.247      ;
; -4.779 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 2.247      ;
; -4.779 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.481     ; 2.247      ;
; -4.748 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.474     ; 2.223      ;
; -4.684 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.488     ; 2.145      ;
; -4.684 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.488     ; 2.145      ;
; -4.684 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.488     ; 2.145      ;
; -4.684 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.488     ; 2.145      ;
; -4.684 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.488     ; 2.145      ;
; -4.684 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.488     ; 2.145      ;
; -4.684 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.488     ; 2.145      ;
; -4.684 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.488     ; 2.145      ;
; -4.684 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.488     ; 2.145      ;
; -4.684 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.488     ; 2.145      ;
; -4.665 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.482     ; 2.132      ;
; -4.665 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.482     ; 2.132      ;
; -4.665 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.482     ; 2.132      ;
; -4.665 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.482     ; 2.132      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.660 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.483     ; 2.126      ;
; -4.652 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.489     ; 2.112      ;
; -4.652 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.489     ; 2.112      ;
; -4.652 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.489     ; 2.112      ;
; -4.652 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.489     ; 2.112      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.639 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.484     ; 2.104      ;
; -4.612 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.489     ; 2.072      ;
; -4.612 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.489     ; 2.072      ;
; -4.612 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.489     ; 2.072      ;
; -4.612 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.489     ; 2.072      ;
; -4.612 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.489     ; 2.072      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
; -4.238 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.845     ; 1.334      ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TD_CLK27'                                                                                                                                                                                                                              ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.388 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 2.212      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.316 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.443      ; 2.670      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.268 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.198      ; 2.445      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.248 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.968      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
; -1.247 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.051     ; 1.967      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TD_CLK27'                                                                                                                                                                                                                              ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.031 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 1.626      ;
; 1.031 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 1.626      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.042 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.640      ;
; 1.061 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.385      ; 1.657      ;
; 1.061 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.385      ; 1.657      ;
; 1.102 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.512      ; 1.825      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.106 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.695      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.378      ; 1.715      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[0]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[1]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[1]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[2]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[2]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[3]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[3]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[4]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[4]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[5]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[5]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[6]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[6]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[7]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.143 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[7]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.047      ; 1.401      ;
; 1.160 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.402      ; 1.773      ;
; 1.160 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.402      ; 1.773      ;
; 1.160 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.402      ; 1.773      ;
; 1.160 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.402      ; 1.773      ;
; 1.160 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.402      ; 1.773      ;
; 1.160 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1]                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.402      ; 1.773      ;
; 1.234 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.544      ; 1.989      ;
; 1.234 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.544      ; 1.989      ;
; 1.234 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.544      ; 1.989      ;
; 1.234 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.544      ; 1.989      ;
; 1.234 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.544      ; 1.989      ;
; 1.234 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.544      ; 1.989      ;
; 1.234 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.544      ; 1.989      ;
; 1.234 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.544      ; 1.989      ;
; 1.286 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[2]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.501      ; 1.998      ;
; 1.286 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[1]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.501      ; 1.998      ;
; 1.286 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.501      ; 1.998      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|dffe4                                                                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[9]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[8]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[7]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[6]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[5]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[4]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[3]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[2]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[1]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.294 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[0]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 1.882      ;
; 1.295 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.402      ; 1.908      ;
; 1.300 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.559      ;
; 1.300 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.559      ;
; 1.300 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[21]                                                                                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.559      ;
; 1.300 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[23]                                                                                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.559      ;
; 1.300 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[20]                                                                                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.559      ;
; 1.300 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[22]                                                                                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.559      ;
; 1.300 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.559      ;
; 1.300 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.048      ; 1.559      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                           ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.944 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.665      ;
; 2.971 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.685      ;
; 2.971 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.685      ;
; 2.971 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.685      ;
; 2.971 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.685      ;
; 2.971 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.685      ;
; 2.971 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.685      ;
; 2.977 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.593     ; 1.665      ;
; 2.984 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.695      ;
; 2.984 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.695      ;
; 2.984 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.695      ;
; 3.020 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.734      ;
; 3.020 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.734      ;
; 3.020 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.734      ;
; 3.020 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.734      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.027 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.747      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.094 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.805      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[9]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[8]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[6]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[5]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[1]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.118 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.561     ; 1.838      ;
; 3.163 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.922      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[12]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[10]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[8]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[6]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.183 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.596     ; 1.868      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.186 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.905      ;
; 3.194 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.558     ; 1.917      ;
; 3.194 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.558     ; 1.917      ;
; 3.194 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.558     ; 1.917      ;
; 3.194 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.558     ; 1.917      ;
; 3.194 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.558     ; 1.917      ;
; 3.194 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.558     ; 1.917      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.313     ; 1.217      ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
Worst Case Available Settling Time: 8.369 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -3.619 ; -282.328      ;
; TD_CLK27                                  ; -0.209 ; -9.373        ;
; CLOCK_50                                  ; 15.723 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 52.737 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.138 ; 0.000         ;
; TD_CLK27                                  ; 0.146 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.180 ; 0.000         ;
; CLOCK_50                                  ; 0.189 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -3.012 ; -1068.273     ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; -2.618 ; -36.652       ;
; TD_CLK27                                  ; -0.396 ; -122.957      ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 0.445 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 1.690 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 1.929 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.805  ; 0.000         ;
; CLOCK_50                                  ; 9.266  ; 0.000         ;
; CLOCK2_50                                 ; 16.000 ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; TD_CLK27                                  ; 17.704 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 26.682 ; 0.000         ;
; AUD_XCK                                   ; 49.879 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.619 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.334     ; 2.222      ;
; -3.578 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.332     ; 2.183      ;
; -3.578 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.332     ; 2.183      ;
; -3.543 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.318     ; 2.162      ;
; -3.543 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.334     ; 2.146      ;
; -3.508 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[16]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.912      ;
; -3.508 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[14]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.912      ;
; -3.508 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[13]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.912      ;
; -3.508 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[11]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.912      ;
; -3.508 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[10]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.912      ;
; -3.508 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[9]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.912      ;
; -3.508 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[7]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.912      ;
; -3.508 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[15]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.912      ;
; -3.503 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.907      ;
; -3.498 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[12]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.532     ; 1.903      ;
; -3.496 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.334     ; 2.099      ;
; -3.473 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.334     ; 2.076      ;
; -3.462 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 2.057      ;
; -3.432 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.334     ; 2.035      ;
; -3.388 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.332     ; 1.993      ;
; -3.386 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.332     ; 1.991      ;
; -3.385 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[21]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.789      ;
; -3.385 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[20]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.789      ;
; -3.385 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[19]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.789      ;
; -3.385 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[17]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.789      ;
; -3.385 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.789      ;
; -3.385 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[22]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.789      ;
; -3.379 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.780      ;
; -3.379 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[1]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.780      ;
; -3.379 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mRD                      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.780      ;
; -3.368 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.772      ;
; -3.360 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.955      ;
; -3.355 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.759      ;
; -3.355 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.950      ;
; -3.335 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.334     ; 1.938      ;
; -3.333 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.928      ;
; -3.333 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.737      ;
; -3.331 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.332     ; 1.936      ;
; -3.322 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[18]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.723      ;
; -3.319 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.334     ; 1.922      ;
; -3.317 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.912      ;
; -3.317 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.912      ;
; -3.317 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.912      ;
; -3.317 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.334     ; 1.920      ;
; -3.316 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.911      ;
; -3.316 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.911      ;
; -3.316 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.911      ;
; -3.316 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.911      ;
; -3.316 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.334     ; 1.919      ;
; -3.315 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.342     ; 1.910      ;
; -3.314 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.334     ; 1.917      ;
; -3.114 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mLENGTH[7]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.515      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -3.036 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.337     ; 1.636      ;
; -2.896 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|WR_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.297      ;
; -2.851 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|WE_N    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.540     ; 1.248      ;
; -2.851 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CS_N[0] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.540     ; 1.248      ;
; -2.851 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.540     ; 1.248      ;
; -2.839 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|RAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.240      ;
; -2.800 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[10]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.540     ; 1.197      ;
; -2.800 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[7]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.540     ; 1.197      ;
; -2.796 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|oe4     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.191      ;
; -2.717 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[8]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.540     ; 1.114      ;
; -2.715 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[3]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.540     ; 1.112      ;
; -2.701 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[2]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.540     ; 1.098      ;
; -2.644 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[6]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.540     ; 1.041      ;
; -2.643 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[4]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.540     ; 1.040      ;
; -2.633 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[11]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.028      ;
; -2.633 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[5]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.028      ;
; -2.626 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CKE     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.020      ;
; -2.599 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.541     ; 0.995      ;
; -2.599 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.541     ; 0.995      ;
; -2.578 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.532     ; 0.983      ;
; -2.485 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[9]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.532     ; 0.890      ;
; -2.483 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.532     ; 0.888      ;
; 6.740  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.242     ; 3.095      ;
; 6.740  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[16]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.242     ; 3.095      ;
; 6.740  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.242     ; 3.095      ;
; 6.740  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.242     ; 3.095      ;
; 6.740  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[11]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.242     ; 3.095      ;
; 6.740  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.242     ; 3.095      ;
; 6.740  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[9]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.242     ; 3.095      ;
; 6.740  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[7]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.242     ; 3.095      ;
; 6.751  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.241     ; 3.085      ;
; 6.822  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.242     ; 3.013      ;
; 6.822  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[16]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.242     ; 3.013      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TD_CLK27'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -0.209 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.133     ; 1.043      ;
; -0.208 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.133     ; 1.042      ;
; -0.208 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.133     ; 1.042      ;
; -0.208 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.133     ; 1.042      ;
; -0.207 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.133     ; 1.041      ;
; -0.207 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.133     ; 1.041      ;
; -0.207 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.133     ; 1.041      ;
; -0.207 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.133     ; 1.041      ;
; -0.153 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[8]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 1.006      ;
; -0.152 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[4]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 1.005      ;
; -0.152 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[7]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 1.005      ;
; -0.151 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[5]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 1.004      ;
; -0.150 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[2]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 1.003      ;
; -0.148 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[6]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.995      ;
; -0.147 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[2]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.994      ;
; -0.147 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[9]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 1.000      ;
; -0.147 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[6]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 1.000      ;
; -0.146 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[9]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.993      ;
; -0.146 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[8]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.993      ;
; -0.146 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[3]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 0.999      ;
; -0.145 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[5]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.992      ;
; -0.145 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[4]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.992      ;
; -0.143 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[7]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.990      ;
; -0.142 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[3]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.989      ;
; -0.125 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.970      ;
; -0.125 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.970      ;
; -0.125 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.970      ;
; -0.125 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.970      ;
; -0.125 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.122     ; 0.970      ;
; -0.116 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.127     ; 0.956      ;
; -0.116 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.127     ; 0.956      ;
; -0.116 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.127     ; 0.956      ;
; -0.116 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.127     ; 0.956      ;
; -0.116 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.127     ; 0.956      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[11]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[10]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[15]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[14]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[13]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[12]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[18]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[17]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[16]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.113 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[19]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.123     ; 0.957      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[11]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[10]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[18]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[17]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[16]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[15]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[14]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[13]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[12]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.110 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[19]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.958      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[9]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[8]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[7]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[13]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[14]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[17]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[16]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[18]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[15]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[12]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[11]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[10]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; -0.096 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[19]      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.943      ;
; 0.082  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[4]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.766      ;
; 0.082  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[3]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.766      ;
; 0.082  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[2]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.766      ;
; 0.082  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[6]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.766      ;
; 0.082  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[5]       ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.119     ; 0.766      ;
; 29.774 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 7.169      ;
; 29.818 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 7.125      ;
; 29.865 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 7.078      ;
; 29.903 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 7.040      ;
; 29.906 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 7.037      ;
; 29.909 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 7.034      ;
; 29.929 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 7.014      ;
; 29.950 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.993      ;
; 29.973 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.970      ;
; 29.993 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.950      ;
; 29.994 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.949      ;
; 30.016 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]       ; ITU_656_Decoder:u4|YCbCr[2] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.927      ;
; 30.034 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[1] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.909      ;
; 30.035 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.908      ;
; 30.037 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.906      ;
; 30.050 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[7] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.051     ; 6.886      ;
; 30.058 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.885      ;
; 30.060 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]       ; ITU_656_Decoder:u4|YCbCr[3] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.883      ;
; 30.122 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[0] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.821      ;
; 30.125 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[1] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.818      ;
; 30.135 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[6] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.044     ; 6.808      ;
; 30.141 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[7] ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.051     ; 6.795      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                            ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 15.723 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 3.435      ;
; 15.732 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 3.426      ;
; 15.834 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 3.324      ;
; 15.873 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 3.285      ;
; 16.014 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 3.144      ;
; 16.022 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 3.136      ;
; 16.082 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 3.076      ;
; 16.126 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 3.032      ;
; 16.149 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 3.009      ;
; 16.165 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 2.993      ;
; 16.203 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 2.955      ;
; 16.207 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 2.951      ;
; 16.262 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 2.896      ;
; 16.288 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.829     ; 2.870      ;
; 16.827 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.320     ; 2.840      ;
; 16.903 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.044      ;
; 16.912 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.320     ; 2.755      ;
; 16.915 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.320     ; 2.752      ;
; 16.977 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.320     ; 2.690      ;
; 16.988 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.959      ;
; 16.991 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.956      ;
; 17.049 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.320     ; 2.618      ;
; 17.053 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.894      ;
; 17.098 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 2.568      ;
; 17.125 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.161 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 2.505      ;
; 17.174 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.772      ;
; 17.214 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.320     ; 2.453      ;
; 17.219 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.320     ; 2.448      ;
; 17.236 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 2.430      ;
; 17.237 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.709      ;
; 17.275 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.682      ;
; 17.280 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.320     ; 2.387      ;
; 17.290 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.657      ;
; 17.295 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.652      ;
; 17.312 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.634      ;
; 17.313 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.320     ; 2.354      ;
; 17.325 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.345 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 2.321      ;
; 17.352 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.320     ; 2.315      ;
; 17.356 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.591      ;
; 17.360 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.597      ;
; 17.363 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.594      ;
; 17.389 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.558      ;
; 17.421 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.525      ;
; 17.425 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.532      ;
; 17.428 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.519      ;
; 17.429 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 2.237      ;
; 17.490 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 2.176      ;
; 17.497 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.460      ;
; 17.505 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.441      ;
; 17.546 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.410      ;
; 17.563 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 2.103      ;
; 17.564 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 2.102      ;
; 17.566 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.380      ;
; 17.609 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.347      ;
; 17.626 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 2.040      ;
; 17.639 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.307      ;
; 17.640 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.306      ;
; 17.662 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.295      ;
; 17.667 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.290      ;
; 17.684 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.272      ;
; 17.699 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 1.967      ;
; 17.702 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.244      ;
; 17.728 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.229      ;
; 17.761 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.196      ;
; 17.775 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.171      ;
; 17.793 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.163      ;
; 17.800 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.157      ;
; 17.877 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.079      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.058      ;
; 17.934 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.012      ;
; 17.938 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_1          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.018      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.973 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.973      ;
; 17.976 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.970      ;
; 17.976 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.970      ;
; 17.976 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.970      ;
; 17.976 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.970      ;
; 17.976 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.970      ;
; 17.976 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.970      ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 52.737 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 1.025      ;
; 52.782 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.980      ;
; 52.801 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.961      ;
; 52.805 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.957      ;
; 52.806 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.956      ;
; 52.810 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.952      ;
; 52.810 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.952      ;
; 52.810 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.952      ;
; 52.810 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.952      ;
; 52.810 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.952      ;
; 52.810 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.952      ;
; 52.810 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.952      ;
; 52.810 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.952      ;
; 52.810 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.952      ;
; 52.812 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.950      ;
; 52.850 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.912      ;
; 52.850 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.912      ;
; 52.869 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.893      ;
; 52.869 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.893      ;
; 52.870 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.892      ;
; 52.873 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.889      ;
; 52.874 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.888      ;
; 52.880 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.882      ;
; 52.880 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.882      ;
; 52.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.869      ;
; 52.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.869      ;
; 52.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.869      ;
; 52.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.869      ;
; 52.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.869      ;
; 52.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.869      ;
; 52.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.869      ;
; 52.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.869      ;
; 52.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.869      ;
; 52.913 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.849      ;
; 52.913 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.849      ;
; 52.913 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.849      ;
; 52.913 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.849      ;
; 52.913 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.849      ;
; 52.913 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.849      ;
; 52.913 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.849      ;
; 52.913 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.849      ;
; 52.913 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.849      ;
; 52.918 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.844      ;
; 52.918 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.844      ;
; 52.919 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.843      ;
; 52.933 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.829      ;
; 52.937 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.825      ;
; 52.937 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.825      ;
; 52.938 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.824      ;
; 52.941 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.821      ;
; 52.942 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.820      ;
; 52.948 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.814      ;
; 52.948 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.814      ;
; 52.948 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.814      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.776      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.776      ;
; 52.987 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.775      ;
; 53.016 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.746      ;
; 53.016 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.746      ;
; 53.016 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.746      ;
; 53.123 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.639      ;
; 53.176 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.586      ;
; 53.179 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.583      ;
; 53.207 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.555      ;
; 53.212 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.550      ;
; 53.217 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.545      ;
; 53.222 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.540      ;
; 53.222 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.540      ;
; 53.222 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.540      ;
; 53.230 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.532      ;
; 53.230 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.532      ;
; 53.233 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.529      ;
; 53.234 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.528      ;
; 53.298 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.464      ;
; 53.368 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.394      ;
; 53.370 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.392      ;
; 53.372 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.390      ;
; 53.372 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.390      ;
; 53.403 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.359      ;
; 53.403 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.359      ;
; 53.403 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.359      ;
; 53.403 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.359      ;
; 53.403 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.043     ; 0.359      ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.138 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.248      ; 0.470      ;
; 0.138 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.248      ; 0.470      ;
; 0.148 ; Sdram_Control_4Port:u6|mDATAOUT[0]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.484      ;
; 0.152 ; Sdram_Control_4Port:u6|mDATAOUT[2]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.160 ; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.496      ;
; 0.162 ; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.230      ; 0.496      ;
; 0.168 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.172 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.175 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.501      ;
; 0.177 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.503      ;
; 0.179 ; Sdram_Control_4Port:u6|Read                                                                                                                                    ; Sdram_Control_4Port:u6|Read                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                              ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                              ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                  ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                    ; Sdram_Control_4Port:u6|CKE                                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.200 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.202 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.337      ;
; 0.204 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.337      ;
; 0.207 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.209 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.335      ;
; 0.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.338      ;
; 0.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.340      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.341      ;
; 0.233 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.246      ; 0.563      ;
; 0.233 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.246      ; 0.563      ;
; 0.234 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.246      ; 0.564      ;
; 0.234 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.246      ; 0.564      ;
; 0.235 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.246      ; 0.565      ;
; 0.235 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.246      ; 0.565      ;
; 0.236 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.246      ; 0.566      ;
; 0.236 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.246      ; 0.566      ;
; 0.237 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.246      ; 0.567      ;
; 0.237 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.246      ; 0.567      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.372      ;
; 0.246 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                  ; Sdram_Control_4Port:u6|SA[8]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                  ; Sdram_Control_4Port:u6|SA[7]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                  ; Sdram_Control_4Port:u6|SA[3]                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                 ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.482      ;
; 0.148 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.483      ;
; 0.149 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.235      ; 0.488      ;
; 0.150 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.233      ; 0.487      ;
; 0.153 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.483      ;
; 0.154 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.482      ;
; 0.156 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.491      ;
; 0.158 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.487      ;
; 0.161 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.235      ; 0.500      ;
; 0.162 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.233      ; 0.499      ;
; 0.162 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.234      ; 0.500      ;
; 0.163 ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.214      ; 0.481      ;
; 0.163 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.499      ;
; 0.166 ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.214      ; 0.484      ;
; 0.167 ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.214      ; 0.485      ;
; 0.167 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.234      ; 0.505      ;
; 0.168 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.504      ;
; 0.168 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.503      ;
; 0.170 ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.214      ; 0.488      ;
; 0.170 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.234      ; 0.508      ;
; 0.171 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.501      ;
; 0.171 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.225      ; 0.500      ;
; 0.171 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.235      ; 0.510      ;
; 0.171 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.507      ;
; 0.172 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.500      ;
; 0.172 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.233      ; 0.509      ;
; 0.172 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.235      ; 0.511      ;
; 0.173 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.233      ; 0.510      ;
; 0.177 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.507      ;
; 0.178 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.506      ;
; 0.180 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.214      ; 0.498      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.214      ; 0.498      ;
; 0.180 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.513      ;
; 0.183 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.513      ;
; 0.183 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.225      ; 0.512      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.191      ; 0.478      ;
; 0.184 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.214      ; 0.502      ;
; 0.184 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.512      ;
; 0.187 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ITU_656_Decoder:u4|Window[8]                                                                                                                                    ; ITU_656_Decoder:u4|Window[16]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.227      ; 0.520      ;
; 0.189 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.235      ; 0.528      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.233      ; 0.527      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.214      ; 0.509      ;
; 0.191 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.226      ; 0.521      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.193      ; 0.488      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.224      ; 0.520      ;
; 0.192 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; ITU_656_Decoder:u4|Window[21]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.192      ; 0.490      ;
; 0.195 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.320      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.180 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.314      ;
; 0.200 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.328      ;
; 0.202 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.329      ;
; 0.202 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.329      ;
; 0.205 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.332      ;
; 0.274 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.401      ;
; 0.287 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.414      ;
; 0.288 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.415      ;
; 0.289 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.416      ;
; 0.298 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.425      ;
; 0.300 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.428      ;
; 0.313 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.440      ;
; 0.314 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.441      ;
; 0.327 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.454      ;
; 0.367 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.494      ;
; 0.373 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.500      ;
; 0.378 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.505      ;
; 0.396 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.523      ;
; 0.436 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.563      ;
; 0.436 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.563      ;
; 0.437 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.564      ;
; 0.446 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.574      ;
; 0.449 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.576      ;
; 0.450 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.577      ;
; 0.450 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.577      ;
; 0.456 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.583      ;
; 0.459 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.586      ;
; 0.499 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.626      ;
; 0.499 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.626      ;
; 0.500 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.627      ;
; 0.502 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.629      ;
; 0.502 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.629      ;
; 0.503 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.630      ;
; 0.512 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.639      ;
; 0.513 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.640      ;
; 0.513 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.640      ;
; 0.515 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.642      ;
; 0.516 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.643      ;
; 0.516 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.643      ;
; 0.516 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.643      ;
; 0.565 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.692      ;
; 0.565 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.692      ;
; 0.568 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.695      ;
; 0.568 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.695      ;
; 0.579 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.706      ;
; 0.579 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.706      ;
; 0.582 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.709      ;
; 0.582 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.709      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.741      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.741      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.741      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.741      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.741      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.741      ;
; 0.631 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.758      ;
; 0.634 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.761      ;
; 0.642 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.769      ;
; 0.642 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.769      ;
; 0.642 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.769      ;
; 0.642 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.769      ;
; 0.642 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.769      ;
; 0.642 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.769      ;
; 0.642 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.769      ;
; 0.642 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.769      ;
; 0.645 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.772      ;
; 0.648 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.775      ;
; 0.682 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.809      ;
; 0.682 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.809      ;
; 0.682 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.809      ;
; 0.682 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.809      ;
; 0.682 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.809      ;
; 0.682 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.809      ;
; 0.682 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.809      ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.189 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.214 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.339      ;
; 0.289 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.316 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.441      ;
; 0.378 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.503      ;
; 0.378 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.503      ;
; 0.438 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.563      ;
; 0.440 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.440 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.565      ;
; 0.441 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.443 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.568      ;
; 0.447 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.572      ;
; 0.449 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.452 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.459 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.501 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.626      ;
; 0.503 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.628      ;
; 0.504 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.630      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                          ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -3.012 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.416      ;
; -3.012 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.416      ;
; -3.012 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.416      ;
; -3.012 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.416      ;
; -3.012 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.416      ;
; -3.012 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.416      ;
; -3.012 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.416      ;
; -3.012 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.416      ;
; -3.012 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.416      ;
; -3.012 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.416      ;
; -2.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.545     ; 1.327      ;
; -2.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.545     ; 1.327      ;
; -2.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.545     ; 1.327      ;
; -2.935 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.545     ; 1.327      ;
; -2.924 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.328      ;
; -2.924 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.328      ;
; -2.924 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.328      ;
; -2.924 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.328      ;
; -2.924 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.328      ;
; -2.924 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.328      ;
; -2.924 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.328      ;
; -2.924 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.533     ; 1.328      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.921 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.320      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.901 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.542     ; 1.296      ;
; -2.859 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.260      ;
; -2.859 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.260      ;
; -2.859 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.260      ;
; -2.859 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.260      ;
; -2.859 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.260      ;
; -2.859 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mRD                                                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.260      ;
; -2.859 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.260      ;
; -2.859 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.536     ; 1.260      ;
; -2.835 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.531     ; 1.241      ;
; -2.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.225      ;
; -2.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.225      ;
; -2.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.225      ;
; -2.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.225      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.822 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.537     ; 1.222      ;
; -2.821 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.545     ; 1.213      ;
; -2.821 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.545     ; 1.213      ;
; -2.821 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.545     ; 1.213      ;
; -2.821 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.545     ; 1.213      ;
; -2.814 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.208      ;
; -2.814 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.208      ;
; -2.814 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.208      ;
; -2.814 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.208      ;
; -2.814 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.208      ;
; -2.814 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.208      ;
; -2.814 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.208      ;
; -2.814 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.208      ;
; -2.814 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.208      ;
; -2.814 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.543     ; 1.208      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.538     ; 1.196      ;
; -2.789 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.531     ; 1.195      ;
; -2.789 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.531     ; 1.195      ;
; -2.789 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.531     ; 1.195      ;
; -2.789 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.531     ; 1.195      ;
; -2.789 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.531     ; 1.195      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
; -2.618 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.811     ; 0.736      ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TD_CLK27'                                                                                                                                                                                                                              ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.396 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 1.245      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.302 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.151      ; 1.420      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.284 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.115     ; 1.136      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[0]                                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.283 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                                                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 1.129      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                                 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                                          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
; -0.275 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13                                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.041     ; 1.086      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TD_CLK27'                                                                                                                                                                                                                              ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.263      ; 0.832      ;
; 0.445 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.263      ; 0.832      ;
; 0.453 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.264      ; 0.841      ;
; 0.453 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.264      ; 0.841      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.457 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.265      ; 0.846      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.493 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.259      ; 0.876      ;
; 0.511 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.276      ; 0.911      ;
; 0.511 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.276      ; 0.911      ;
; 0.511 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.276      ; 0.911      ;
; 0.511 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.276      ; 0.911      ;
; 0.511 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.276      ; 0.911      ;
; 0.511 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1]                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.276      ; 0.911      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.512 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.254      ; 0.890      ;
; 0.526 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.296      ; 0.946      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[0]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[1]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[1]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[2]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[2]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[3]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[3]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[4]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[4]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[5]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[5]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[6]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[6]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[7]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.586 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cb[7]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.006      ; 0.716      ;
; 0.601 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.313      ; 1.038      ;
; 0.601 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.313      ; 1.038      ;
; 0.601 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.313      ; 1.038      ;
; 0.601 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.313      ; 1.038      ;
; 0.601 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.313      ; 1.038      ;
; 0.601 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.313      ; 1.038      ;
; 0.601 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.313      ; 1.038      ;
; 0.601 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.313      ; 1.038      ;
; 0.602 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.272      ; 0.998      ;
; 0.602 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.272      ; 0.998      ;
; 0.602 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.272      ; 0.998      ;
; 0.602 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.272      ; 0.998      ;
; 0.602 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.272      ; 0.998      ;
; 0.602 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.272      ; 0.998      ;
; 0.602 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.275      ; 1.001      ;
; 0.602 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.272      ; 0.998      ;
; 0.610 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[3]                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.276      ; 1.010      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|dffe4                                                                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[9]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[8]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[7]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[6]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[5]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[4]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[3]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[2]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[1]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.614 ; Reset_Delay:u3|oRST_0 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3|counter_reg_bit[0]                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.253      ; 0.991      ;
; 0.615 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.274      ; 1.013      ;
; 0.619 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.401      ; 1.164      ;
; 0.633 ; Reset_Delay:u3|oRST_2 ; VGA_Ctrl:u9|H_Cont[2]                                                                                                                                           ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.289      ; 1.046      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                           ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.690 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.864      ;
; 1.696 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.023     ; 0.867      ;
; 1.696 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.023     ; 0.867      ;
; 1.696 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.023     ; 0.867      ;
; 1.696 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.023     ; 0.867      ;
; 1.696 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.023     ; 0.867      ;
; 1.696 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.023     ; 0.867      ;
; 1.704 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.034     ; 0.864      ;
; 1.708 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.026     ; 0.876      ;
; 1.708 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.026     ; 0.876      ;
; 1.708 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.026     ; 0.876      ;
; 1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.021     ; 0.891      ;
; 1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.021     ; 0.891      ;
; 1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.021     ; 0.891      ;
; 1.718 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.021     ; 0.891      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.724 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.017     ; 0.901      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.767 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.025     ; 0.936      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[9]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[8]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[6]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[5]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[1]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.780 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.019     ; 0.955      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.804 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.020     ; 0.978      ;
; 1.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.000     ; 1.000      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[12]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[10]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[8]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[6]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.810 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.036     ; 0.968      ;
; 1.821 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.016     ; 0.999      ;
; 1.821 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.015     ; 1.000      ;
; 1.821 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.016     ; 0.999      ;
; 1.821 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.016     ; 0.999      ;
; 1.821 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.016     ; 0.999      ;
; 1.821 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.015     ; 1.000      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
; 1.929 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.489     ; 0.634      ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
Worst Case Available Settling Time: 9.119 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+
; Clock                                      ; Setup    ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+
; Worst-case Slack                           ; -6.994   ; 0.138 ; -5.583    ; 0.445   ; 4.722               ;
;  AUD_XCK                                   ; N/A      ; N/A   ; N/A       ; N/A     ; 49.669              ;
;  CLOCK2_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  CLOCK3_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  CLOCK_50                                  ; 11.890   ; 0.189 ; N/A       ; N/A     ; 9.266               ;
;  TD_CLK27                                  ; -1.277   ; 0.146 ; -1.595    ; 0.445   ; 17.704              ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; -6.994   ; 0.138 ; -5.583    ; 1.690   ; 4.722               ;
;  u6|sdram_pll1|altpll_component|pll|clk[2] ; 51.610   ; 0.180 ; -4.801    ; 1.929   ; 26.609              ;
; Design-wide TNS                            ; -628.589 ; 0.0   ; -2913.538 ; 0.0     ; 0.0                 ;
;  AUD_XCK                                   ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK2_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK3_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK_50                                  ; 0.000    ; 0.000 ; N/A       ; N/A     ; 0.000               ;
;  TD_CLK27                                  ; -89.598  ; 0.000 ; -866.858  ; 0.000   ; 0.000               ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; -538.991 ; 0.000 ; -1979.466 ; 0.000   ; 0.000               ;
;  u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000    ; 0.000 ; -67.214   ; 0.000   ; 0.000               ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_CTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                  ; CLOCK_50                                  ; 1181     ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; TD_CLK27                                  ; 102      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; TD_CLK27                                  ; 149675   ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; TD_CLK27                                  ; 30       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 475      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10336    ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 89       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                  ; CLOCK_50                                  ; 1181     ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; TD_CLK27                                  ; 102      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; TD_CLK27                                  ; 149675   ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; TD_CLK27                                  ; 30       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 475      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10336    ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 89       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                 ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; TD_CLK27                                  ; 701      ; 0        ; 0        ; 0        ;
; TD_CLK27   ; TD_CLK27                                  ; 32       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 397      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 14       ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                  ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; TD_CLK27                                  ; 701      ; 0        ; 0        ; 0        ;
; TD_CLK27   ; TD_CLK27                                  ; 32       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 397      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 14       ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 170   ; 170  ;
; Unconstrained Output Ports      ; 79    ; 79   ;
; Unconstrained Output Port Paths ; 169   ; 169  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                              ;
+-------------------------------------------+-------------------------------------------+-----------+---------------+
; Target                                    ; Clock                                     ; Type      ; Status        ;
+-------------------------------------------+-------------------------------------------+-----------+---------------+
; AUD_XCK                                   ; AUD_XCK                                   ; Base      ; Constrained   ;
; CLOCK2_50                                 ; CLOCK2_50                                 ; Base      ; Constrained   ;
; CLOCK3_50                                 ; CLOCK3_50                                 ; Base      ; Constrained   ;
; CLOCK_50                                  ; CLOCK_50                                  ; Base      ; Constrained   ;
; I2C_AV_Config:u1|mI2C_CTRL_CLK            ;                                           ; Base      ; Unconstrained ;
; Reset_Delay:u3|oRST_0                     ;                                           ; Base      ; Unconstrained ;
; TD_CLK27                                  ; TD_CLK27                                  ; Base      ; Constrained   ;
; TD_HS                                     ;                                           ; Base      ; Unconstrained ;
; VGA_Ctrl:u9|H_Cont[0]                     ;                                           ; Base      ; Unconstrained ;
; VGA_Ctrl:u9|oVGA_HS                       ;                                           ; Base      ; Unconstrained ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; Constrained   ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; Constrained   ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; Generated ; Constrained   ;
+-------------------------------------------+-------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                           ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                                                               ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_CLK27    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; TD_DATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_VS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                             ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                                                                ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_BCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_DACLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_XCK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+---------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                           ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                                                               ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_CLK27    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; TD_DATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_VS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                             ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                                                                ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_BCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_DACLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_XCK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+---------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue May 31 17:35:43 2016
Info: Command: quartus_sta DE2_115_TV -c DE2_115_TV
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 970 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_k5m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'de2_115_golden_sopc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 11 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[0]} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 11 -phase -105.00 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[1]} {u6|sdram_pll1|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 16 -multiply_by 11 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[2]} {u6|sdram_pll1|altpll_component|pll|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TD_Detect:u2|PAL is being clocked by TD_HS
Warning (332060): Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_Ctrl:u9|V_Cont[2] is being clocked by VGA_Ctrl:u9|oVGA_HS
Warning (332060): Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:u1|mI2C_CTRL_CLK
Warning (332060): Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch numero[1][0][1][2] is being clocked by VGA_Ctrl:u9|H_Cont[0]
Warning (332060): Node: Reset_Delay:u3|oRST_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Sdram_Control_4Port:u6|rRD1_ADDR[8]~1 is being clocked by Reset_Delay:u3|oRST_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[0] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[1] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[1] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[2] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[2] does not match the master clock period requirement: 37.037
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.994            -538.991 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -1.277             -89.598 TD_CLK27 
    Info (332119):    11.890               0.000 CLOCK_50 
    Info (332119):    51.610               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 TD_CLK27 
    Info (332119):     0.359               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.402               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     0.407               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -5.583
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.583           -1979.466 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -4.801             -67.214 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    -1.595            -866.858 TD_CLK27 
Info (332146): Worst-case removal slack is 1.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.114               0.000 TD_CLK27 
    Info (332119):     3.327               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     3.694               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.733               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.629               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    17.921               0.000 TD_CLK27 
    Info (332119):    26.609               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    49.669               0.000 AUD_XCK 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
    Info (332114): Worst Case Available Settling Time: 8.239 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TD_Detect:u2|PAL is being clocked by TD_HS
Warning (332060): Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_Ctrl:u9|V_Cont[2] is being clocked by VGA_Ctrl:u9|oVGA_HS
Warning (332060): Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:u1|mI2C_CTRL_CLK
Warning (332060): Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch numero[1][0][1][2] is being clocked by VGA_Ctrl:u9|H_Cont[0]
Warning (332060): Node: Reset_Delay:u3|oRST_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Sdram_Control_4Port:u6|rRD1_ADDR[8]~1 is being clocked by Reset_Delay:u3|oRST_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[0] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[1] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[1] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[2] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[2] does not match the master clock period requirement: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.281            -483.047 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -1.078             -74.623 TD_CLK27 
    Info (332119):    12.524               0.000 CLOCK_50 
    Info (332119):    51.846               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.352               0.000 TD_CLK27 
    Info (332119):     0.353               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     0.364               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -5.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.042           -1765.624 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -4.238             -59.332 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    -1.388            -738.326 TD_CLK27 
Info (332146): Worst-case removal slack is 1.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.031               0.000 TD_CLK27 
    Info (332119):     2.944               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     3.249               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.722               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.590               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    17.947               0.000 TD_CLK27 
    Info (332119):    26.612               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    49.669               0.000 AUD_XCK 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
    Info (332114): Worst Case Available Settling Time: 8.369 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TD_Detect:u2|PAL is being clocked by TD_HS
Warning (332060): Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_Ctrl:u9|V_Cont[2] is being clocked by VGA_Ctrl:u9|oVGA_HS
Warning (332060): Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:u1|mI2C_CTRL_CLK
Warning (332060): Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch numero[1][0][1][2] is being clocked by VGA_Ctrl:u9|H_Cont[0]
Warning (332060): Node: Reset_Delay:u3|oRST_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Sdram_Control_4Port:u6|rRD1_ADDR[8]~1 is being clocked by Reset_Delay:u3|oRST_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[0] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[1] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[1] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[2] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[2] does not match the master clock period requirement: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.619            -282.328 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -0.209              -9.373 TD_CLK27 
    Info (332119):    15.723               0.000 CLOCK_50 
    Info (332119):    52.737               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.138               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.146               0.000 TD_CLK27 
    Info (332119):     0.180               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     0.189               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -3.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.012           -1068.273 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -2.618             -36.652 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    -0.396            -122.957 TD_CLK27 
Info (332146): Worst-case removal slack is 0.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.445               0.000 TD_CLK27 
    Info (332119):     1.690               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     1.929               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.805               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.266               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    17.704               0.000 TD_CLK27 
    Info (332119):    26.682               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    49.879               0.000 AUD_XCK 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
    Info (332114): Worst Case Available Settling Time: 9.119 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 1168 megabytes
    Info: Processing ended: Tue May 31 17:36:01 2016
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


