

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Jan 24 08:16:21 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 16 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%max_child_loc = alloca i64 1"   --->   Operation 17 'alloca' 'max_child_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 18 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_0, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_8, void @empty_7, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %X_V_data_V, i3 %X_V_keep_V, i1 %X_V_last_V, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %X_V_data_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %X_V_keep_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %X_V_last_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ids_V_data_V, i4 %ids_V_keep_V, i1 %ids_V_last_V, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ids_V_data_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ids_V_keep_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ids_V_last_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %out_r, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %out_r"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %adj_list, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_16, void @empty_19, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_18"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %adj_list, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_18"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %flushs"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flushs, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_16, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flushs, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_16, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%xbarpipe = alloca i64 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:43]   --->   Operation 38 'alloca' 'xbarpipe' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @xbarpipe_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i3 %xbarpipe, i3 %xbarpipe"   --->   Operation 39 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %xbarpipe, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%xbarIDRpipe = alloca i64 1"   --->   Operation 41 'alloca' 'xbarIDRpipe' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 52> <Depth = 1> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @xbarIDRpipe_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i52 %xbarIDRpipe, i52 %xbarIDRpipe"   --->   Operation 42 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %xbarIDRpipe, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%IDRpipe1 = alloca i64 1"   --->   Operation 44 'alloca' 'IDRpipe1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 52> <Depth = 32> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipe1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i52 %IDRpipe1, i52 %IDRpipe1"   --->   Operation 45 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %IDRpipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%IDRpipe2 = alloca i64 1"   --->   Operation 47 'alloca' 'IDRpipe2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 52> <Depth = 32> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipe2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i52 %IDRpipe2, i52 %IDRpipe2"   --->   Operation 48 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %IDRpipe2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%IDRpipe3 = alloca i64 1"   --->   Operation 50 'alloca' 'IDRpipe3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 52> <Depth = 32> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipe3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i52 %IDRpipe3, i52 %IDRpipe3"   --->   Operation 51 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %IDRpipe3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Wsigpipe1 = alloca i64 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:63]   --->   Operation 53 'alloca' 'Wsigpipe1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @Wsigpipe1_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %Wsigpipe1, i1 %Wsigpipe1"   --->   Operation 54 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Wsigpipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%Wsigpipe2 = alloca i64 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:66]   --->   Operation 56 'alloca' 'Wsigpipe2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @Wsigpipe2_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %Wsigpipe2, i1 %Wsigpipe2"   --->   Operation 57 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Wsigpipe2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%Wsigpipe3 = alloca i64 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:69]   --->   Operation 59 'alloca' 'Wsigpipe3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @Wsigpipe3_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %Wsigpipe3, i1 %Wsigpipe3"   --->   Operation 60 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Wsigpipe3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%OutTuppipe1 = alloca i64 1"   --->   Operation 62 'alloca' 'OutTuppipe1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @OutTuppipe1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %OutTuppipe1, i128 %OutTuppipe1"   --->   Operation 63 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%OutTuppipe2 = alloca i64 1"   --->   Operation 65 'alloca' 'OutTuppipe2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @OutTuppipe2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %OutTuppipe2, i128 %OutTuppipe2"   --->   Operation 66 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%OutTuppipe3 = alloca i64 1"   --->   Operation 68 'alloca' 'OutTuppipe3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @OutTuppipe3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %OutTuppipe3, i128 %OutTuppipe3"   --->   Operation 69 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i3 %xbarpipe, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:44]   --->   Operation 71 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i52 %xbarIDRpipe, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:48]   --->   Operation 72 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln54 = specmemcore void @_ssdm_op_SpecMemCore, i52 %IDRpipe1, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:54]   --->   Operation 73 'specmemcore' 'specmemcore_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln57 = specmemcore void @_ssdm_op_SpecMemCore, i52 %IDRpipe2, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:57]   --->   Operation 74 'specmemcore' 'specmemcore_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, i52 %IDRpipe3, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:60]   --->   Operation 75 'specmemcore' 'specmemcore_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln64 = specmemcore void @_ssdm_op_SpecMemCore, i1 %Wsigpipe1, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:64]   --->   Operation 76 'specmemcore' 'specmemcore_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln67 = specmemcore void @_ssdm_op_SpecMemCore, i1 %Wsigpipe2, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:67]   --->   Operation 77 'specmemcore' 'specmemcore_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln70 = specmemcore void @_ssdm_op_SpecMemCore, i1 %Wsigpipe3, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:70]   --->   Operation 78 'specmemcore' 'specmemcore_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln74 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe1, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:74]   --->   Operation 79 'specmemcore' 'specmemcore_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln77 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe2, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:77]   --->   Operation 80 'specmemcore' 'specmemcore_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln80 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe3, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:80]   --->   Operation 81 'specmemcore' 'specmemcore_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln95 = br void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:95]   --->   Operation 82 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i24P0A.i3P0A.i1P0A, i24 %X_V_data_V, i3 %X_V_keep_V, i1 %X_V_last_V, i32 1"   --->   Operation 83 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %tmp, void, void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:95]   --->   Operation 84 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty_40 = read i28 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i1P0A, i24 %X_V_data_V, i3 %X_V_keep_V, i1 %X_V_last_V"   --->   Operation 86 'read' 'empty_40' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast = extractvalue i28 %empty_40"   --->   Operation 87 'extractvalue' 'p_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln740 = trunc i24 %p_cast"   --->   Operation 88 'trunc' 'trunc_ln740' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%V_V = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln740, i8 0"   --->   Operation 89 'bitconcatenate' 'V_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%empty_41 = read i37 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i1P0A, i32 %ids_V_data_V, i4 %ids_V_keep_V, i1 %ids_V_last_V"   --->   Operation 90 'read' 'empty_41' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i37 %empty_41"   --->   Operation 91 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i32 %tmp_data_V"   --->   Operation 92 'trunc' 'trunc_ln712' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%root_numv_0_load = load i20 %root_numv_0"   --->   Operation 93 'load' 'root_numv_0_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%root_numv_1_load = load i20 %root_numv_1"   --->   Operation 94 'load' 'root_numv_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%root_numv_2_load = load i20 %root_numv_2"   --->   Operation 95 'load' 'root_numv_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.41ns)   --->   "%tmp_s = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 %root_numv_0_load, i20 %root_numv_1_load, i20 %root_numv_2_load, i2 %trunc_ln712"   --->   Operation 96 'mux' 'tmp_s' <Predicate = (tmp)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.80ns)   --->   "%add_ln712 = add i20 %tmp_s, i20 %V_V"   --->   Operation 97 'add' 'add_ln712' <Predicate = (tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.49ns)   --->   "%switch_ln712 = switch i2 %trunc_ln712, void %branch2, i2 0, void %branch0, i2 1, void %branch1"   --->   Operation 98 'switch' 'switch_ln712' <Predicate = (tmp)> <Delay = 0.49>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln712 = store i20 %add_ln712, i20 %root_numv_1"   --->   Operation 99 'store' 'store_ln712' <Predicate = (tmp & trunc_ln712 == 1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln712 = br void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8"   --->   Operation 100 'br' 'br_ln712' <Predicate = (tmp & trunc_ln712 == 1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln712 = store i20 %add_ln712, i20 %root_numv_0"   --->   Operation 101 'store' 'store_ln712' <Predicate = (tmp & trunc_ln712 == 0)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln712 = br void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8"   --->   Operation 102 'br' 'br_ln712' <Predicate = (tmp & trunc_ln712 == 0)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln712 = store i20 %add_ln712, i20 %root_numv_2"   --->   Operation 103 'store' 'store_ln712' <Predicate = (tmp & trunc_ln712 != 0 & trunc_ln712 != 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln712 = br void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8"   --->   Operation 104 'br' 'br_ln712' <Predicate = (tmp & trunc_ln712 != 0 & trunc_ln712 != 1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%root_numv_0_load_1 = load i20 %root_numv_0" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 105 'load' 'root_numv_0_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%root_numv_1_load_1 = load i20 %root_numv_1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 106 'load' 'root_numv_1_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%root_numv_2_load_1 = load i20 %root_numv_2" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 107 'load' 'root_numv_2_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln109 = call void @top_Pipeline_Loop_children, i20 %root_numv_0_load_1, i20 %root_numv_1_load_1, i20 %root_numv_2_load_1, i3 %max_child_loc" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 108 'call' 'call_ln109' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.34>
ST_3 : Operation 109 [1/2] (0.34ns)   --->   "%call_ln109 = call void @top_Pipeline_Loop_children, i20 %root_numv_0_load_1, i20 %root_numv_1_load_1, i20 %root_numv_2_load_1, i3 %max_child_loc" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 109 'call' 'call_ln109' <Predicate = true> <Delay = 0.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%max_child_loc_load = load i3 %max_child_loc"   --->   Operation 110 'load' 'max_child_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i3P0A, i3 %xbarpipe, i3 %max_child_loc_load" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 111 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 1> <FIFO>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %trunc_ln740, i8 0, i32 %tmp_data_V" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 112 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i52P0A, i52 %xbarIDRpipe, i52 %tmp_2" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 113 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 52> <Depth = 1> <FIFO>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 114 'wait' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_154_1, i52 %xbarIDRpipe, i52 %IDRpipe1, i3 %xbarpipe, i52 %IDRpipe2, i52 %IDRpipe3"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_154_1, i52 %xbarIDRpipe, i52 %IDRpipe1, i3 %xbarpipe, i52 %IDRpipe2, i52 %IDRpipe3"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 117 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %Wsigpipe1, i1 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 118 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_7 : Operation 119 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %Wsigpipe2, i1 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 119 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_7 : Operation 120 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %Wsigpipe3, i1 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 120 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>

State 8 <SV = 7> <Delay = 0.41>
ST_8 : Operation 121 [2/2] (0.41ns)   --->   "%call_ln133 = call void @subT1_pipl, i52 %IDRpipe1, i1 %Wsigpipe1, i128 %OutTuppipe1, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:133]   --->   Operation 121 'call' 'call_ln133' <Predicate = true> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln133 = call void @subT1_pipl, i52 %IDRpipe1, i1 %Wsigpipe1, i128 %OutTuppipe1, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:133]   --->   Operation 122 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.41>
ST_10 : Operation 123 [2/2] (0.41ns)   --->   "%call_ln134 = call void @subT1_pipl, i52 %IDRpipe2, i1 %Wsigpipe2, i128 %OutTuppipe2, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:134]   --->   Operation 123 'call' 'call_ln134' <Predicate = true> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln134 = call void @subT1_pipl, i52 %IDRpipe2, i1 %Wsigpipe2, i128 %OutTuppipe2, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:134]   --->   Operation 124 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.41>
ST_12 : Operation 125 [2/2] (0.41ns)   --->   "%call_ln135 = call void @subT1_pipl, i52 %IDRpipe3, i1 %Wsigpipe3, i128 %OutTuppipe3, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:135]   --->   Operation 125 'call' 'call_ln135' <Predicate = true> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln135 = call void @subT1_pipl, i52 %IDRpipe3, i1 %Wsigpipe3, i128 %OutTuppipe3, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:135]   --->   Operation 126 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%empty_44 = wait i32 @_ssdm_op_Wait"   --->   Operation 127 'wait' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_199_1, i128 %OutTuppipe1, i128 %OutTuppipe3, i128 %OutTuppipe2, i128 %out_r"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.21>
ST_15 : Operation 129 [1/2] (1.21ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_199_1, i128 %OutTuppipe1, i128 %OutTuppipe3, i128 %OutTuppipe2, i128 %out_r"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln95 = br void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:95]   --->   Operation 130 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln138 = ret" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:138]   --->   Operation 131 'ret' 'ret_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.23ns
The critical path consists of the following:
	axis read operation ('empty_41') on port 'ids_V_data_V' [105]  (0 ns)
	'mux' operation ('tmp_s') [111]  (0.42 ns)
	'add' operation ('add_ln712') [112]  (0.809 ns)
	'store' operation ('store_ln712') of variable 'add_ln712' on static variable 'root_numv_1' [115]  (0 ns)

 <State 3>: 0.343ns
The critical path consists of the following:
	'call' operation ('call_ln109', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109) to 'top_Pipeline_Loop_children' [127]  (0.343 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	'load' operation ('max_child_loc_load') on local variable 'max_child_loc' [128]  (0 ns)
	fifo write operation ('write_ln173', /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'xbarpipe', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:43 (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [129]  (1.22 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'Wsigpipe1', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:63 (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [135]  (1.22 ns)

 <State 8>: 0.42ns
The critical path consists of the following:
	'call' operation ('call_ln133', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:133) to 'subT1_pipl' [138]  (0.42 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0.42ns
The critical path consists of the following:
	'call' operation ('call_ln134', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:134) to 'subT1_pipl' [139]  (0.42 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0.42ns
The critical path consists of the following:
	'call' operation ('call_ln135', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:135) to 'subT1_pipl' [140]  (0.42 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.22ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'top_Pipeline_VITIS_LOOP_199_1' [142]  (1.22 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
