$version Generated by VerilatedVcd $end
$date Sun May  4 13:11:06 2025
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % cin $end
  $var wire  1 ' cout $end
  $var wire  1 & sum $end
  $scope module top $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % cin $end
   $var wire  1 ' cout $end
   $var wire  1 & sum $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
#10
1#
1&
#20
0#
1$
#30
1#
0&
1'
#40
0#
0$
1%
1&
0'
#50
1#
0&
1'
#60
0#
1$
#70
1#
1&
