Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec  3 17:42:05 2020
| Host         : UNIT-2060 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file radix_sorter_timing_summary_routed.rpt -pb radix_sorter_timing_summary_routed.pb -rpx radix_sorter_timing_summary_routed.rpx -warn_on_violation
| Design       : radix_sorter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.276       -3.482                     29                 2072        0.049        0.000                      0                 2072        1.250        0.000                       0                   441  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.276       -3.482                     29                 2072        0.049        0.000                      0                 2072        1.250        0.000                       0                   441  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           29  Failing Endpoints,  Worst Slack       -0.276ns,  Total Violation       -3.482ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.276ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.782ns (37.530%)  route 2.966ns (62.470%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 9.509 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.785     5.029    CLK_IBUF_BUFG
    SLICE_X104Y55        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.518     5.547 r  j_reg[2]/Q
                         net (fo=116, routed)         1.175     6.721    j_reg_n_0_[2]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.845    sort_state[3]_i_37_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.395    sort_state_reg[3]_i_22_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.509    sort_state_reg[3]_i_13_n_0
    SLICE_X106Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.623    sort_state_reg[3]_i_4_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=5, routed)           0.646     8.384    sort_state_reg[3]_i_3_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  j[31]_i_2_replica/O
                         net (fo=1, routed)           0.293     8.800    j[31]_i_2_n_0_repN
    SLICE_X107Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.853     9.777    j[31]_i_1_n_0
    SLICE_X103Y58        FDRE                                         r  j_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.608     9.509    CLK_IBUF_BUFG
    SLICE_X103Y58        FDRE                                         r  j_reg[1]/C
                         clock pessimism              0.457     9.966    
                         clock uncertainty           -0.035     9.930    
    SLICE_X103Y58        FDRE (Setup_fdre_C_R)       -0.429     9.501    j_reg[1]
  -------------------------------------------------------------------
                         required time                          9.501    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.782ns (35.000%)  route 3.309ns (65.000%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.508 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.785     5.029    CLK_IBUF_BUFG
    SLICE_X104Y53        FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDRE (Prop_fdre_C_Q)         0.518     5.547 r  j_reg[3]/Q
                         net (fo=113, routed)         0.916     6.463    j_reg_n_0_[3]
    SLICE_X103Y55        LUT4 (Prop_lut4_I1_O)        0.124     6.587 r  sort_state[1]_i_37/O
                         net (fo=1, routed)           0.000     6.587    sort_state[1]_i_37_n_0
    SLICE_X103Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.137 r  sort_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.137    sort_state_reg[1]_i_22_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  sort_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.251    sort_state_reg[1]_i_13_n_0
    SLICE_X103Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  sort_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.365    sort_state_reg[1]_i_4_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  sort_state_reg[1]_i_3/CO[3]
                         net (fo=8, routed)           1.382     8.861    p_0_in
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.124     8.985 r  j[31]_i_4/O
                         net (fo=1, routed)           0.299     9.284    j[31]_i_4_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  j[0]_i_1/O
                         net (fo=1, routed)           0.712    10.120    j[0]_i_1_n_0
    SLICE_X103Y59        FDRE                                         r  j_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.607     9.508    CLK_IBUF_BUFG
    SLICE_X103Y59        FDRE                                         r  j_reg[0]/C
                         clock pessimism              0.457     9.965    
                         clock uncertainty           -0.035     9.929    
    SLICE_X103Y59        FDRE (Setup_fdre_C_D)       -0.067     9.862    j_reg[0]
  -------------------------------------------------------------------
                         required time                          9.862    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.255ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.782ns (38.157%)  route 2.888ns (61.843%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 9.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.785     5.029    CLK_IBUF_BUFG
    SLICE_X104Y55        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.518     5.547 r  j_reg[2]/Q
                         net (fo=116, routed)         1.175     6.721    j_reg_n_0_[2]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.845    sort_state[3]_i_37_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.395    sort_state_reg[3]_i_22_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.509    sort_state_reg[3]_i_13_n_0
    SLICE_X106Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.623    sort_state_reg[3]_i_4_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=5, routed)           0.646     8.384    sort_state_reg[3]_i_3_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  j[31]_i_2_replica/O
                         net (fo=1, routed)           0.293     8.800    j[31]_i_2_n_0_repN
    SLICE_X107Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.775     9.699    j[31]_i_1_n_0
    SLICE_X104Y53        FDRE                                         r  j_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.609     9.510    CLK_IBUF_BUFG
    SLICE_X104Y53        FDRE                                         r  j_reg[3]/C
                         clock pessimism              0.494    10.004    
                         clock uncertainty           -0.035     9.968    
    SLICE_X104Y53        FDRE (Setup_fdre_C_R)       -0.524     9.444    j_reg[3]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                 -0.255    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.782ns (38.721%)  route 2.820ns (61.279%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 9.509 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.785     5.029    CLK_IBUF_BUFG
    SLICE_X104Y55        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.518     5.547 r  j_reg[2]/Q
                         net (fo=116, routed)         1.175     6.721    j_reg_n_0_[2]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.845    sort_state[3]_i_37_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.395    sort_state_reg[3]_i_22_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.509    sort_state_reg[3]_i_13_n_0
    SLICE_X106Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.623    sort_state_reg[3]_i_4_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=5, routed)           0.646     8.384    sort_state_reg[3]_i_3_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  j[31]_i_2_replica/O
                         net (fo=1, routed)           0.293     8.800    j[31]_i_2_n_0_repN
    SLICE_X107Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.707     9.631    j[31]_i_1_n_0
    SLICE_X104Y58        FDRE                                         r  j_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.608     9.509    CLK_IBUF_BUFG
    SLICE_X104Y58        FDRE                                         r  j_reg[11]/C
                         clock pessimism              0.494    10.003    
                         clock uncertainty           -0.035     9.967    
    SLICE_X104Y58        FDRE (Setup_fdre_C_R)       -0.524     9.443    j_reg[11]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.782ns (38.721%)  route 2.820ns (61.279%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 9.509 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.785     5.029    CLK_IBUF_BUFG
    SLICE_X104Y55        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.518     5.547 r  j_reg[2]/Q
                         net (fo=116, routed)         1.175     6.721    j_reg_n_0_[2]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.845    sort_state[3]_i_37_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.395    sort_state_reg[3]_i_22_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.509    sort_state_reg[3]_i_13_n_0
    SLICE_X106Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.623    sort_state_reg[3]_i_4_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=5, routed)           0.646     8.384    sort_state_reg[3]_i_3_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  j[31]_i_2_replica/O
                         net (fo=1, routed)           0.293     8.800    j[31]_i_2_n_0_repN
    SLICE_X107Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.707     9.631    j[31]_i_1_n_0
    SLICE_X104Y58        FDRE                                         r  j_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.608     9.509    CLK_IBUF_BUFG
    SLICE_X104Y58        FDRE                                         r  j_reg[15]/C
                         clock pessimism              0.494    10.003    
                         clock uncertainty           -0.035     9.967    
    SLICE_X104Y58        FDRE (Setup_fdre_C_R)       -0.524     9.443    j_reg[15]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.782ns (38.721%)  route 2.820ns (61.279%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 9.509 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.785     5.029    CLK_IBUF_BUFG
    SLICE_X104Y55        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.518     5.547 r  j_reg[2]/Q
                         net (fo=116, routed)         1.175     6.721    j_reg_n_0_[2]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.845    sort_state[3]_i_37_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.395    sort_state_reg[3]_i_22_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.509    sort_state_reg[3]_i_13_n_0
    SLICE_X106Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.623    sort_state_reg[3]_i_4_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=5, routed)           0.646     8.384    sort_state_reg[3]_i_3_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  j[31]_i_2_replica/O
                         net (fo=1, routed)           0.293     8.800    j[31]_i_2_n_0_repN
    SLICE_X107Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.707     9.631    j[31]_i_1_n_0
    SLICE_X104Y58        FDRE                                         r  j_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.608     9.509    CLK_IBUF_BUFG
    SLICE_X104Y58        FDRE                                         r  j_reg[9]/C
                         clock pessimism              0.494    10.003    
                         clock uncertainty           -0.035     9.967    
    SLICE_X104Y58        FDRE (Setup_fdre_C_R)       -0.524     9.443    j_reg[9]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.782ns (38.820%)  route 2.808ns (61.180%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.508 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.785     5.029    CLK_IBUF_BUFG
    SLICE_X104Y55        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.518     5.547 r  j_reg[2]/Q
                         net (fo=116, routed)         1.175     6.721    j_reg_n_0_[2]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.845    sort_state[3]_i_37_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.395    sort_state_reg[3]_i_22_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.509    sort_state_reg[3]_i_13_n_0
    SLICE_X106Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.623    sort_state_reg[3]_i_4_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=5, routed)           0.646     8.384    sort_state_reg[3]_i_3_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  j[31]_i_2_replica/O
                         net (fo=1, routed)           0.293     8.800    j[31]_i_2_n_0_repN
    SLICE_X107Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.695     9.619    j[31]_i_1_n_0
    SLICE_X104Y60        FDRE                                         r  j_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.607     9.508    CLK_IBUF_BUFG
    SLICE_X104Y60        FDRE                                         r  j_reg[5]/C
                         clock pessimism              0.494    10.002    
                         clock uncertainty           -0.035     9.966    
    SLICE_X104Y60        FDRE (Setup_fdre_C_R)       -0.524     9.442    j_reg[5]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.782ns (38.920%)  route 2.797ns (61.080%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.508 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.785     5.029    CLK_IBUF_BUFG
    SLICE_X104Y55        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.518     5.547 r  j_reg[2]/Q
                         net (fo=116, routed)         1.175     6.721    j_reg_n_0_[2]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.845    sort_state[3]_i_37_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.395    sort_state_reg[3]_i_22_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.509    sort_state_reg[3]_i_13_n_0
    SLICE_X106Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.623    sort_state_reg[3]_i_4_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=5, routed)           0.646     8.384    sort_state_reg[3]_i_3_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  j[31]_i_2_replica/O
                         net (fo=1, routed)           0.293     8.800    j[31]_i_2_n_0_repN
    SLICE_X107Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     9.607    j[31]_i_1_n_0
    SLICE_X104Y59        FDRE                                         r  j_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.607     9.508    CLK_IBUF_BUFG
    SLICE_X104Y59        FDRE                                         r  j_reg[17]/C
                         clock pessimism              0.494    10.002    
                         clock uncertainty           -0.035     9.966    
    SLICE_X104Y59        FDRE (Setup_fdre_C_R)       -0.524     9.442    j_reg[17]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.782ns (38.920%)  route 2.797ns (61.080%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.508 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.785     5.029    CLK_IBUF_BUFG
    SLICE_X104Y55        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.518     5.547 r  j_reg[2]/Q
                         net (fo=116, routed)         1.175     6.721    j_reg_n_0_[2]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.845    sort_state[3]_i_37_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.395    sort_state_reg[3]_i_22_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.509    sort_state_reg[3]_i_13_n_0
    SLICE_X106Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.623    sort_state_reg[3]_i_4_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=5, routed)           0.646     8.384    sort_state_reg[3]_i_3_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  j[31]_i_2_replica/O
                         net (fo=1, routed)           0.293     8.800    j[31]_i_2_n_0_repN
    SLICE_X107Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     9.607    j[31]_i_1_n_0
    SLICE_X104Y59        FDRE                                         r  j_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.607     9.508    CLK_IBUF_BUFG
    SLICE_X104Y59        FDRE                                         r  j_reg[21]/C
                         clock pessimism              0.494    10.002    
                         clock uncertainty           -0.035     9.966    
    SLICE_X104Y59        FDRE (Setup_fdre_C_R)       -0.524     9.442    j_reg[21]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.782ns (38.920%)  route 2.797ns (61.080%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.508 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.785     5.029    CLK_IBUF_BUFG
    SLICE_X104Y55        FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.518     5.547 r  j_reg[2]/Q
                         net (fo=116, routed)         1.175     6.721    j_reg_n_0_[2]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  sort_state[3]_i_37/O
                         net (fo=1, routed)           0.000     6.845    sort_state[3]_i_37_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  sort_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.395    sort_state_reg[3]_i_22_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  sort_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.509    sort_state_reg[3]_i_13_n_0
    SLICE_X106Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  sort_state_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.623    sort_state_reg[3]_i_4_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 f  sort_state_reg[3]_i_3/CO[3]
                         net (fo=5, routed)           0.646     8.384    sort_state_reg[3]_i_3_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  j[31]_i_2_replica/O
                         net (fo=1, routed)           0.293     8.800    j[31]_i_2_n_0_repN
    SLICE_X107Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.924 r  j[31]_i_1_comp/O
                         net (fo=31, routed)          0.683     9.607    j[31]_i_1_n_0
    SLICE_X104Y59        FDRE                                         r  j_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.607     9.508    CLK_IBUF_BUFG
    SLICE_X104Y59        FDRE                                         r  j_reg[4]/C
                         clock pessimism              0.494    10.002    
                         clock uncertainty           -0.035     9.966    
    SLICE_X104Y59        FDRE (Setup_fdre_C_R)       -0.524     9.442    j_reg[4]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 -0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 val_to_store_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.607     1.474    CLK_IBUF_BUFG
    SLICE_X101Y57        FDRE                                         r  val_to_store_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  val_to_store_reg[21]/Q
                         net (fo=3, routed)           0.068     1.683    bin_left_reg_0_63_21_23/DIA
    SLICE_X100Y57        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.877     1.992    bin_left_reg_0_63_21_23/WCLK
    SLICE_X100Y57        RAMD64E                                      r  bin_left_reg_0_63_21_23/RAMA/CLK
                         clock pessimism             -0.506     1.487    
    SLICE_X100Y57        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.634    bin_left_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 val_to_store_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.609     1.476    CLK_IBUF_BUFG
    SLICE_X103Y51        FDRE                                         r  val_to_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  val_to_store_reg[3]/Q
                         net (fo=3, routed)           0.068     1.685    bin_right_reg_0_63_3_5/DIA
    SLICE_X102Y51        RAMD64E                                      r  bin_right_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.879     1.994    bin_right_reg_0_63_3_5/WCLK
    SLICE_X102Y51        RAMD64E                                      r  bin_right_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.506     1.489    
    SLICE_X102Y51        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.636    bin_right_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 val_to_store_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.608     1.475    CLK_IBUF_BUFG
    SLICE_X101Y56        FDRE                                         r  val_to_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  val_to_store_reg[24]/Q
                         net (fo=3, routed)           0.080     1.696    bin_left_reg_0_63_24_26/DIA
    SLICE_X100Y56        RAMD64E                                      r  bin_left_reg_0_63_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.878     1.993    bin_left_reg_0_63_24_26/WCLK
    SLICE_X100Y56        RAMD64E                                      r  bin_left_reg_0_63_24_26/RAMA/CLK
                         clock pessimism             -0.506     1.488    
    SLICE_X100Y56        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.635    bin_left_reg_0_63_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 val_to_store_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.608     1.475    CLK_IBUF_BUFG
    SLICE_X101Y55        FDRE                                         r  val_to_store_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  val_to_store_reg[12]/Q
                         net (fo=3, routed)           0.082     1.698    bin_left_reg_0_63_12_14/DIA
    SLICE_X100Y55        RAMD64E                                      r  bin_left_reg_0_63_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.878     1.993    bin_left_reg_0_63_12_14/WCLK
    SLICE_X100Y55        RAMD64E                                      r  bin_left_reg_0_63_12_14/RAMA/CLK
                         clock pessimism             -0.506     1.488    
    SLICE_X100Y55        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.635    bin_left_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 val_to_store_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.781%)  route 0.367ns (72.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.607     1.474    CLK_IBUF_BUFG
    SLICE_X101Y58        FDRE                                         r  val_to_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y58        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  val_to_store_reg[0]/Q
                         net (fo=3, routed)           0.367     1.981    bin_left_reg_0_63_0_2/DIA
    SLICE_X104Y49        RAMD64E                                      r  bin_left_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.885     2.000    bin_left_reg_0_63_0_2/WCLK
    SLICE_X104Y49        RAMD64E                                      r  bin_left_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.248     1.752    
    SLICE_X104Y49        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.899    bin_left_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 val_to_store_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.607     1.474    CLK_IBUF_BUFG
    SLICE_X101Y57        FDRE                                         r  val_to_store_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  val_to_store_reg[22]/Q
                         net (fo=3, routed)           0.112     1.727    bin_right_reg_0_63_21_23/DIB
    SLICE_X98Y57         RAMD64E                                      r  bin_right_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.877     1.992    bin_right_reg_0_63_21_23/WCLK
    SLICE_X98Y57         RAMD64E                                      r  bin_right_reg_0_63_21_23/RAMB/CLK
                         clock pessimism             -0.503     1.490    
    SLICE_X98Y57         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.636    bin_right_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 val_to_store_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right_reg_0_63_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.608     1.475    CLK_IBUF_BUFG
    SLICE_X101Y55        FDRE                                         r  val_to_store_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  val_to_store_reg[13]/Q
                         net (fo=3, routed)           0.112     1.728    bin_right_reg_0_63_12_14/DIB
    SLICE_X98Y55         RAMD64E                                      r  bin_right_reg_0_63_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.878     1.993    bin_right_reg_0_63_12_14/WCLK
    SLICE_X98Y55         RAMD64E                                      r  bin_right_reg_0_63_12_14/RAMB/CLK
                         clock pessimism             -0.503     1.491    
    SLICE_X98Y55         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.637    bin_right_reg_0_63_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 val_to_store_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right_reg_0_63_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.608     1.475    CLK_IBUF_BUFG
    SLICE_X101Y56        FDRE                                         r  val_to_store_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  val_to_store_reg[25]/Q
                         net (fo=3, routed)           0.112     1.728    bin_right_reg_0_63_24_26/DIB
    SLICE_X98Y56         RAMD64E                                      r  bin_right_reg_0_63_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.878     1.993    bin_right_reg_0_63_24_26/WCLK
    SLICE_X98Y56         RAMD64E                                      r  bin_right_reg_0_63_24_26/RAMB/CLK
                         clock pessimism             -0.503     1.491    
    SLICE_X98Y56         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.637    bin_right_reg_0_63_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 val_to_store_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.834%)  route 0.136ns (49.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.609     1.476    CLK_IBUF_BUFG
    SLICE_X103Y51        FDRE                                         r  val_to_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  val_to_store_reg[3]/Q
                         net (fo=3, routed)           0.136     1.753    bin_left_reg_0_63_3_5/DIA
    SLICE_X104Y50        RAMD64E                                      r  bin_left_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.880     1.995    bin_left_reg_0_63_3_5/WCLK
    SLICE_X104Y50        RAMD64E                                      r  bin_left_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.483     1.513    
    SLICE_X104Y50        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.660    bin_left_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bin_head_l_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left_reg_0_63_27_29/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.597%)  route 0.190ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.607     1.474    CLK_IBUF_BUFG
    SLICE_X101Y59        FDRE                                         r  bin_head_l_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y59        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  bin_head_l_reg[4]/Q
                         net (fo=59, routed)          0.190     1.805    bin_left_reg_0_63_27_29/ADDRD4
    SLICE_X102Y59        RAMD64E                                      r  bin_left_reg_0_63_27_29/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.877     1.992    bin_left_reg_0_63_27_29/WCLK
    SLICE_X102Y59        RAMD64E                                      r  bin_left_reg_0_63_27_29/RAMA/CLK
                         clock pessimism             -0.483     1.510    
    SLICE_X102Y59        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.710    bin_left_reg_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X112Y60   OUT_DATA_VALID_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y53   OUT_DATA_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y56   OUT_DATA_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y56   OUT_DATA_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X108Y56   OUT_DATA_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X108Y56   OUT_DATA_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X108Y56   OUT_DATA_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y58   OUT_DATA_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X112Y58   OUT_DATA_reg[16]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y59   bin_left_reg_0_63_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y59   bin_left_reg_0_63_27_29/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y59   bin_left_reg_0_63_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y59   bin_left_reg_0_63_27_29/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y55   bin_left_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y55   bin_left_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y55   bin_left_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y52   bin_left_reg_0_63_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y52   bin_left_reg_0_63_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y52   bin_left_reg_0_63_30_31/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y49   bin_left_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y49   bin_left_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y49   bin_left_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y49   bin_left_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y49   bin_left_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y49   bin_left_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y55   bin_left_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y55   bin_left_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y55   bin_left_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X100Y52   bin_left_reg_0_63_30_31/RAMB/CLK



