Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lc3_cpu_tb_behav xil_defaultlib.lc3_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/lc3_cpu.v" Line 3. Module lc3_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/LC3_ALU.v" Line 1. Module LC3_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/lc3_cpu.v" Line 3. Module lc3_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/LC3_ALU.v" Line 1. Module LC3_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.LC3_ALU
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.lc3_cpu
Compiling module xil_defaultlib.lc3_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lc3_cpu_tb_behav
