// Seed: 4181962608
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output uwire id_5,
    output wire id_6
);
  wire id_8;
  assign id_5 = id_4;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_6 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4
);
  tri0 id_6 = id_2;
  module_0(
      id_2, id_0, id_0, id_3, id_2, id_1, id_4
  );
endmodule
