{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576351130970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576351130986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 03:18:50 2019 " "Processing started: Sun Dec 15 03:18:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576351130986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576351130986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab09 -c lab09 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab09 -c lab09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576351130986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576351132126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576351132126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab09.v 1 1 " "Found 1 design units, including 1 entities, in source file lab09.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab09 " "Found entity 1: lab09" {  } { { "lab09.v" "" { Text "C:/intelFPGA_lite/18.1/lab09/lab09.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576351167470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576351167470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic unit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmeticunit " "Found entity 1: arithmeticunit" {  } { { "arithmetic unit.v" "" { Text "C:/intelFPGA_lite/18.1/lab09/arithmetic unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576351167486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576351167486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicunit.v 1 1 " "Found 1 design units, including 1 entities, in source file logicunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 logicunit " "Found entity 1: logicunit" {  } { { "logicunit.v" "" { Text "C:/intelFPGA_lite/18.1/lab09/logicunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576351167502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576351167502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/intelFPGA_lite/18.1/lab09/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576351167502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576351167502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/lab09/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576351167517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576351167517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.v" "" { Text "C:/intelFPGA_lite/18.1/lab09/mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576351167533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576351167533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab09 " "Elaborating entity \"lab09\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576351167705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_4:MUX4TO1 " "Elaborating entity \"mux_4\" for hierarchy \"mux_4:MUX4TO1\"" {  } { { "lab09.v" "MUX4TO1" { Text "C:/intelFPGA_lite/18.1/lab09/lab09.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576351168208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmeticunit arithmeticunit:Ari " "Elaborating entity \"arithmeticunit\" for hierarchy \"arithmeticunit:Ari\"" {  } { { "lab09.v" "Ari" { Text "C:/intelFPGA_lite/18.1/lab09/lab09.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576351168254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arithmetic unit.v(12) " "Verilog HDL assignment warning at arithmetic unit.v(12): truncated value with size 32 to match size of target (8)" {  } { { "arithmetic unit.v" "" { Text "C:/intelFPGA_lite/18.1/lab09/arithmetic unit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576351168442 "|lab09|arithmeticunit:Ari"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arithmetic unit.v(14) " "Verilog HDL assignment warning at arithmetic unit.v(14): truncated value with size 32 to match size of target (8)" {  } { { "arithmetic unit.v" "" { Text "C:/intelFPGA_lite/18.1/lab09/arithmetic unit.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576351168442 "|lab09|arithmeticunit:Ari"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arithmetic unit.v(15) " "Verilog HDL assignment warning at arithmetic unit.v(15): truncated value with size 32 to match size of target (8)" {  } { { "arithmetic unit.v" "" { Text "C:/intelFPGA_lite/18.1/lab09/arithmetic unit.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576351168442 "|lab09|arithmeticunit:Ari"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arithmetic unit.v(17) " "Verilog HDL assignment warning at arithmetic unit.v(17): truncated value with size 32 to match size of target (8)" {  } { { "arithmetic unit.v" "" { Text "C:/intelFPGA_lite/18.1/lab09/arithmetic unit.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576351168442 "|lab09|arithmeticunit:Ari"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicunit logicunit:Log " "Elaborating entity \"logicunit\" for hierarchy \"logicunit:Log\"" {  } { { "lab09.v" "Log" { Text "C:/intelFPGA_lite/18.1/lab09/lab09.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576351168442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:MUX " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:MUX\"" {  } { { "lab09.v" "MUX" { Text "C:/intelFPGA_lite/18.1/lab09/lab09.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576351168504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R " "Elaborating entity \"register\" for hierarchy \"register:R\"" {  } { { "lab09.v" "R" { Text "C:/intelFPGA_lite/18.1/lab09/lab09.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576351168551 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576351171049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576351171389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576351173029 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576351173029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576351173701 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576351173701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576351173701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576351173701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576351173764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 03:19:33 2019 " "Processing ended: Sun Dec 15 03:19:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576351173764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576351173764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576351173764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576351173764 ""}
