
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004650                       # Number of seconds simulated (Second)
simTicks                                   4649949500                       # Number of ticks simulated (Tick)
finalTick                                  4649949500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    226.77                       # Real time elapsed on the host (Second)
hostTickRate                                 20505311                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   19056256                       # Number of bytes of host memory used (Byte)
simInsts                                     10000001                       # Number of instructions simulated (Count)
simOps                                       10000831                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    44098                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      44102                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          9299900                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        11540642                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     7833                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       11043842                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  35998                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1547602                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            895403                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 494                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9234073                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.195988                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.183441                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6457049     69.93%     69.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    477084      5.17%     75.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    400482      4.34%     79.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    355219      3.85%     83.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    414280      4.49%     87.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    384675      4.17%     91.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    325438      3.52%     95.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    191754      2.08%     97.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    228092      2.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9234073                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   87702     16.26%     16.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     16.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       8      0.00%     16.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     16.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     16.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     16.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                  111      0.02%     16.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     16.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                  1331      0.25%     16.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                   43      0.01%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 261745     48.52%     65.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                187317     34.73%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               974      0.18%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              181      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         5536      0.05%      0.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       6416496     58.10%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        14770      0.13%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          7197      0.07%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         2125      0.02%     58.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp          974      0.01%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         4754      0.04%     58.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult         2088      0.02%     58.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv         2291      0.02%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc          630      0.01%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2740048     24.81%     83.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1840636     16.67%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         3392      0.03%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         2905      0.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       11043842                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.187523                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              539412                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.048843                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 31856171                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                13066513                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10837622                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     40991                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30798                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            18832                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11555919                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        21799                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10905058                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2668646                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     88861                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4489461                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2184913                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1820815                       # Number of stores executed (Count)
system.cpu.numRate                           1.172599                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             942                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           65827                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000831                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.929990                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.929990                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.075280                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.075280                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   12851419                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7064183                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       19821                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      14178                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 111875431                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    19144                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  4649949500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        2868041                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1900199                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       301910                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       394146                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             37733                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               4326                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         6609                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples      3986732                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     1.741956                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.594424                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      1717902     43.09%     43.09% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1       845182     21.20%     64.29% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2       527794     13.24%     77.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3       279041      7.00%     84.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       178293      4.47%     89.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5        75145      1.88%     90.89% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        72468      1.82%     92.70% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        80870      2.03%     94.73% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        52624      1.32%     96.05% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        51546      1.29%     97.34% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        36267      0.91%     98.25% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        23152      0.58%     98.83% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        15240      0.38%     99.22% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        12300      0.31%     99.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        11625      0.29%     99.82% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15         7283      0.18%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total      3986732                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts         1550771                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            7339                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             44534                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      9002699                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.110870                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.506367                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         6970081     77.42%     77.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          487913      5.42%     82.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          209347      2.33%     85.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          124072      1.38%     86.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          139070      1.54%     88.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           66339      0.74%     88.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           78266      0.87%     89.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           56451      0.63%     90.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          871160      9.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      9002699                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000831                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4147394                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2436371                       # Number of loads committed (Count)
system.cpu.commit.amos                           1681                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         830                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2001870                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      17026                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9831448                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                179742                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         5463      0.05%      0.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5815484     58.15%     58.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        14385      0.14%     58.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         6849      0.07%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         1848      0.02%     58.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp          672      0.01%     58.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         4034      0.04%     58.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult         2035      0.02%     58.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv         2266      0.02%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc          401      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2434986     24.35%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1706638     17.06%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         3066      0.03%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         2704      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000831                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        871160                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3636301                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3636301                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3636301                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3636301                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       241708                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          241708                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       241708                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         241708                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  12052421500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  12052421500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  12052421500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  12052421500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3878009                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3878009                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3878009                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3878009                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.062328                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.062328                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.062328                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.062328                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 49863.560577                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 49863.560577                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 49863.560577                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 49863.560577                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           87                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           87                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        26805                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             26805                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       173859                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        173859                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       173859                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       173859                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        67849                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        67849                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        67849                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        67849                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3275185500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3275185500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3275185500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3275185500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.017496                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.017496                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.017496                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.017496                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 48271.684181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 48271.684181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 48271.684181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 48271.684181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  65737                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2016019                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2016019                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       152651                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        152651                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7550127500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7550127500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2168670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2168670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.070389                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.070389                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 49460.059220                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 49460.059220                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        98217                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        98217                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        54434                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        54434                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2618940500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2618940500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.025100                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.025100                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 48112.218466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 48112.218466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         1652                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1652                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data           29                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total            29                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       579500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       579500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         1681                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1681                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.017252                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.017252                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 19982.758621                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 19982.758621                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data           29                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total           29                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       565000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       565000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.017252                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.017252                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 19482.758621                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 19482.758621                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1620282                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1620282                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        89057                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        89057                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4502294000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4502294000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1709339                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1709339                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.052100                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.052100                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 50555.194987                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 50555.194987                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        75642                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        75642                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        13415                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        13415                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    656245000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    656245000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.007848                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.007848                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 48918.747671                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 48918.747671                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1995.492692                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1878240                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              65737                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              28.572037                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1995.492692                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.974362                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.974362                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           71                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1117                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          769                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           31105305                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          31105305                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   376294                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6556291                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2056770                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                198985                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  45733                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1139673                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  9346                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               12036225                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 49846                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        76434                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        76434                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        76434                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        76434                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        28346                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        28346                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        28346                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        28346                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   1688430000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   1688430000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   1688430000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   1688430000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       104780                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       104780                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       104780                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       104780                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.270529                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.270529                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.270529                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.270529                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 59565.017992                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 59565.017992                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 59565.017992                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 59565.017992                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        28346                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        28346                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        28346                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        28346                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   1660084000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   1660084000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   1660084000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   1660084000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.270529                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.270529                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.270529                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.270529                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58565.017992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 58565.017992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58565.017992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 58565.017992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        28248                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        76434                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        76434                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        28346                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        28346                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   1688430000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   1688430000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       104780                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       104780                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.270529                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.270529                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 59565.017992                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 59565.017992                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        28346                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        28346                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   1660084000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   1660084000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.270529                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.270529                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58565.017992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 58565.017992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.975268                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       104737                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        28330                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.697035                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1416500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.975268                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.998454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.998454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       237906                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       237906                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              44085                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       12771184                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1460071                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1460071                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       8974757                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  109202                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                     144586                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 3162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          9015                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3867                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1700442                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1283                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      550                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9234073                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.383175                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.567388                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  6415187     69.47%     69.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   510788      5.53%     75.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   415002      4.49%     79.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   306239      3.32%     82.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   261911      2.84%     85.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   209431      2.27%     87.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   188856      2.05%     89.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   128379      1.39%     91.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   798280      8.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9234073                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.156999                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.373260                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1698384                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1698384                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1698384                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1698384                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2007                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2007                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2007                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2007                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    117218469                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    117218469                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    117218469                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    117218469                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1700391                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1700391                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1700391                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1700391                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001180                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001180                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001180                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001180                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 58404.817638                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 58404.817638                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 58404.817638                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 58404.817638                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        35901                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          419                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      85.682578                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           20                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                20                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          515                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           515                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          515                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          515                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1492                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1492                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1492                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1492                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     94653477                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     94653477                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     94653477                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     94653477                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 63440.668231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 63440.668231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 63440.668231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 63440.668231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     20                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1698384                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1698384                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2007                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2007                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    117218469                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    117218469                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1700391                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1700391                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001180                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001180                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 58404.817638                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 58404.817638                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          515                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          515                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1492                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1492                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     94653477                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     94653477                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000877                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000877                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 63440.668231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 63440.668231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1089.392948                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 1255                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 20                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              62.750000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1089.392948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.531930                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.531930                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1472                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1440                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.718750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           13604620                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          13604620                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     45733                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1313526                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1984907                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               11548475                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                11987                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2868041                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1900199                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  6916                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      9102                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1970682                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1284                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          24448                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        27580                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                52028                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10879111                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10856454                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   5234374                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   8104111                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.167373                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.645891                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     12946357                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall       320558                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall       802771                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall     14612424                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall       340584                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall        11971                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall      6135151                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid        70633                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall      1165936                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute      1684448                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady      3338864                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall      3337832                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall      1442664                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall     22717976                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall       249304                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall        31648                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall      2383232                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash      1462824                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other         817375                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total       73872552                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     18396121                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall       310592                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall       791880                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall     14626816                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall       323416                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall         8640                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall       365864                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid        58872                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred        34177                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed        49846                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall      1173928                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute      1783480                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady      3388416                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall      3393528                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall      1445544                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall     22782600                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall       254760                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall        31880                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall      2394696                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash      1762840                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other        494664                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      73872560                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     12170411                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall       306080                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall       787744                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall     14556415                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall        86904                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall         7208                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      6432885                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall       718224                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid        55744                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed        52984                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall      1175465                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute      1628852                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady      3313645                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall      3083147                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall      1410505                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall     22708749                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall       238361                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall        29849                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall      2391051                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash      2297040                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other        421305                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      73872568                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     11560462                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall       300768                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall       784136                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall     14480018                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall        77288                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall         6088                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall      7233049                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall       257824                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid        53648                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed        47243                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall      1151312                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute      1353793                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady      3113626                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall      2751388                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall      1380729                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall     22783747                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall       196821                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall        19203                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall      2381460                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash      3386608                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       553373                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     73872584                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker         6486                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total         6486                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker         6486                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total         6486                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker         1375                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total         1375                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker         1375                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total         1375                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     80664000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     80664000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     80664000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     80664000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker         7861                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total         7861                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker         7861                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total         7861                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.174914                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.174914                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.174914                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.174914                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 58664.727273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 58664.727273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 58664.727273                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 58664.727273                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker         1375                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total         1375                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker         1375                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total         1375                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     79289000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     79289000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     79289000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     79289000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.174914                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.174914                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.174914                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.174914                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 57664.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 57664.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 57664.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 57664.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements         1358                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker         6486                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total         6486                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker         1375                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total         1375                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     80664000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     80664000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker         7861                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total         7861                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.174914                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.174914                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 58664.727273                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 58664.727273                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker         1375                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total         1375                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     79289000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     79289000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.174914                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.174914                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 57664.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 57664.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.830435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs         7204                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs         1359                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     5.300957                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1168500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.830435                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.989402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.989402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses        17097                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses        17097                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      498999                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  431660                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  833                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1284                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 189170                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  533                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2436369                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.564157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            66.859449                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2309534     94.79%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 6735      0.28%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  971      0.04%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  749      0.03%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  495      0.02%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  441      0.02%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  475      0.02%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1164      0.05%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 3384      0.14%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 5757      0.24%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              64486      2.65%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               8035      0.33%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2384      0.10%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               7675      0.32%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2435      0.10%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1023      0.04%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               5418      0.22%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1062      0.04%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                213      0.01%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 83      0.00%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                116      0.00%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                152      0.01%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                340      0.01%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                406      0.02%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                686      0.03%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                453      0.02%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                177      0.01%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                611      0.03%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                210      0.01%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                149      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            10550      0.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            31285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2436369                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   2666580                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   40219                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               2706799                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  1816633                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   9750                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              1826383                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       4483213                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       49969                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   4533182                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   1698368                       # read hits (Count)
system.cpu.mmu.itb.readMisses                    2716                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               1701084                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       1698368                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                        2716                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   1701084                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  45733                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   491340                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3706720                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         141102                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2132824                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2716354                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               11828491                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 30578                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 254916                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2099476                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 499856                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             7692805                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    14941321                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 13972443                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     27306                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               6472155                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1220609                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    4945                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                4853                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    911784                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         19680657                       # The number of ROB reads (Count)
system.cpu.rob.writes                        23336885                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000831                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb.walker          186                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  15610                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     15796                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb.walker          186                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 15610                       # number of overall hits (Count)
system.l2.overallHits::total                    15796                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        27128                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker         1288                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1492                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                52171                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   82079                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        27128                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker         1288                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1492                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               52171                       # number of overall misses (Count)
system.l2.overallMisses::total                  82079                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   1615641500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     77090500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        93141500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3165991500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4951865000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   1615641500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     77090500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       93141500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3165991500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4951865000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        27314                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker         1288                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1492                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              67781                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 97875                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        27314                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker         1288                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1492                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             67781                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                97875                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker     0.993190                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.769699                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.838610                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker     0.993190                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.769699                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.838610                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59556.233412                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 59852.872671                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 62427.278820                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 60684.891990                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    60330.474299                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59556.233412                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 59852.872671                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 62427.278820                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 60684.891990                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   60330.474299                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   29                       # number of writebacks (Count)
system.l2.writebacks::total                        29                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           45                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           55                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   104                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           45                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           55                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  104                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        27083                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker         1233                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1492                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            52167                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               81975                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        27083                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker         1233                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1492                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           52167                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              81975                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   1559946500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     72290000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     90157500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3061536000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     4783930000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   1559946500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     72290000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     90157500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3061536000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    4783930000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.991543                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.957298                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.769640                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.837548                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.991543                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.957298                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.769640                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.837548                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57598.733523                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 58629.359286                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 60427.278820                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 58687.216056                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 58358.401952                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57598.733523                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 58629.359286                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 60427.278820                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 58687.216056                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 58358.401952                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                             29                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        52876                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          52876                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              2                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 2                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1492                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1492                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     93141500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     93141500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1492                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1492                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 62427.278820                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 62427.278820                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1492                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1492                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     90157500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     90157500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 60427.278820                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 60427.278820                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               2661                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  2661                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            10706                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               10706                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    635089500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      635089500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          13367                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             13367                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.800928                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.800928                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59320.894825                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59320.894825                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        10706                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           10706                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    613677500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    613677500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.800928                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.800928                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 57320.894825                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 57320.894825                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.mmu.dtb.walker          186                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data          12949                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             13135                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        27128                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker         1288                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        41465                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           69881                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   1615641500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     77090500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   2530902000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   4223634000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        27314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker         1288                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        54414                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         83016                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.993190                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.762028                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.841777                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59556.233412                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 59852.872671                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 61037.067406                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 60440.377213                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           45                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           55                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total           104                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        27083                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker         1233                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        41461                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        69777                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   1559946500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     72290000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2447858500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   4080095000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.991543                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.957298                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.761955                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.840525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57598.733523                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 58629.359286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 59040.025566                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 58473.350818                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data              91                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 91                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        98000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         98000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data            91                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               91                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  1076.923077                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  1076.923077                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           91                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             91                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       958500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       958500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 10532.967033                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 10532.967033                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks           20                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               20                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           20                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           20                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        26805                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            26805                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        26805                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        26805                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4684.011402                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        31296                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      15643                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.000639                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   131026000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    4684.011402                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.285889                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.285889                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          11182                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   35                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  636                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 5332                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 5179                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.682495                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1449625                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1449625                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        29.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     27083.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples      1233.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1492.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     52166.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000809292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              164332                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       81975                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         29                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     81975                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       29                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       2.26                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 81975                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   29                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   58941                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   16144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    4448                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     152                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      71                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      71                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5246400                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 1856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1128270317.77441883                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              399144.11973721                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4649596000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      56699.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1733312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        78912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        95488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      3338624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 372759317.063550889492                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 16970506.883999492973                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 20535276.780962888151                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 717991453.455569744110                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        27083                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker         1233                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1492                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        52167                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           29                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    676251064                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker     31758444                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     41912286                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1376791020                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     24969.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     25757.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28091.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26391.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1733312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        78912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        95488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3338688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5246400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        95488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        95488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         1856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         1856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        27083                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker         1233                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        52167                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           81975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           29                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             29                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    372759317                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker     16970507                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst       20535277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      718005217                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1128270318                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     20535277                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      20535277                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       399144                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           399144                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       399144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    372759317                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker     16970507                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      20535277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     718005217                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1128669462                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                81974                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        13225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         9771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         1536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         2321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         2002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               692823606                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             273137368                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2126712814                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8451.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25943.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               65707                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        16259                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   322.605818                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   189.123065                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   334.834989                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5945     36.56%     36.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3754     23.09%     59.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1521      9.35%     69.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1042      6.41%     75.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          685      4.21%     79.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          541      3.33%     82.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          454      2.79%     85.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          356      2.19%     87.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1961     12.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        16259                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               5246336                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1128.256554                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.87                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               80.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    37534180.320000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    49880479.824000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   240609733.593600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 827070443.438404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 3871280959.963197                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 60943868.697600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  5087319665.836803                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1094.059122                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     76358252                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    208950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4364641248                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    13198558.464000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    17534875.243200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   104198879.769600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 827070443.438404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 3350874857.702395                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 460803924.671999                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  4773681539.289594                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1026.609330                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    687682258                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    208950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3753317242                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               71269                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            29                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             52876                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                93                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              10706                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             10706                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           71269                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       216948                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       216952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  216952                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      5248256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      5248272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5248272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              82070                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    82070    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                82070                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                5499                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           166117500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          441303470                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         134973                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        67338                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              85629                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        26834                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           20                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            68538                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               93                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              93                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             13367                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            13367                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1492                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         84137                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3004                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       201493                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         4021                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        83908                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 292426                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        96768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6053520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        82432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1748096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 7980816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1152                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     73600                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             99122                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.235891                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.579844                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   83470     84.21%     84.21% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    7922      7.99%     92.20% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    7730      7.80%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               99122                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          110641500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1493497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          67835991                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           1403942                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          28383425                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        194454                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        87653                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        23373                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   4649949500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003070                       # Number of seconds simulated (Second)
simTicks                                   3070258500                       # Number of ticks simulated (Tick)
finalTick                                  7720208000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    186.65                       # Real time elapsed on the host (Second)
hostTickRate                                 16449078                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   21132928                       # Number of bytes of host memory used (Byte)
simInsts                                     20000006                       # Number of instructions simulated (Count)
simOps                                       20001376                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   107151                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     107158                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          6140517                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10692520                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     9409                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10535042                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  18801                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               701376                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            345598                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 363                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             6135796                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.716980                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.509693                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3646984     59.44%     59.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    355352      5.79%     65.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    328992      5.36%     70.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    304855      4.97%     75.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    364796      5.95%     81.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    360658      5.88%     87.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    324917      5.30%     92.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    198771      3.24%     95.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    250471      4.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               6135796                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  103754     18.24%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 277464     48.77%     67.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                187655     32.99%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         7208      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       6142153     58.30%     58.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        16150      0.15%     58.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          7570      0.07%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2523713     23.96%     82.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1838248     17.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10535042                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.715660                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              568873                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.053998                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 27793551                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11404555                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10433278                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11096707                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10453820                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2478253                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     39293                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4298837                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2070903                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1820584                       # Number of stores executed (Count)
system.cpu.numRate                           1.702433                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             281                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            4721                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000005                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000545                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.614051                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.614051                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.628528                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.628528                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   12249878                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   6766702                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                  90814844                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     6878                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  7720208000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        2544935                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1865677                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       303754                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       371230                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             15912                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               1519                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         2282                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples      3441144                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     1.756459                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.763858                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      1628126     47.31%     47.31% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1       699892     20.34%     67.65% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2       326145      9.48%     77.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3       179044      5.20%     82.33% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       190628      5.54%     87.87% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5        68768      2.00%     89.87% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        56176      1.63%     91.50% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        70553      2.05%     93.55% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        59651      1.73%     95.29% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        54669      1.59%     96.88% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        38655      1.12%     98.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        23202      0.67%     98.67% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        14814      0.43%     99.10% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        10864      0.32%     99.42% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        11720      0.34%     99.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15         8237      0.24%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total      3441144                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          699717                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            9046                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             18468                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      6032665                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.657733                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.952043                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4105825     68.06%     68.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          406522      6.74%     74.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          196317      3.25%     78.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           99756      1.65%     79.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          134363      2.23%     81.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           56040      0.93%     82.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           68972      1.14%     84.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           48323      0.80%     84.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          916547     15.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      6032665                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000005                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000545                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4123879                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2368223                       # Number of loads committed (Count)
system.cpu.commit.amos                           1628                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         540                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1976412                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9829225                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                203234                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         7140      0.07%      0.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5846086     58.46%     58.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        15874      0.16%     58.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         7566      0.08%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2369851     23.70%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1754028     17.54%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000545                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        916547                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3621131                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3621131                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3621131                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3621131                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       137056                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          137056                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       137056                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         137056                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6931750500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6931750500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6931750500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6931750500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3758187                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3758187                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3758187                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3758187                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.036469                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.036469                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.036469                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.036469                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50576.045558                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50576.045558                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50576.045558                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50576.045558                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          266                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    88.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        22944                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             22944                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        98034                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         98034                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        98034                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        98034                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        39022                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        39022                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        39022                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        39022                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1609535000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1609535000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1609535000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1609535000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.010383                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.010383                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.010383                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.010383                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 41246.860745                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 41246.860745                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 41246.860745                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 41246.860745                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  38918                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1941552                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1941552                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        62606                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         62606                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2748551000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2748551000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2004158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2004158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.031238                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.031238                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 43902.357602                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 43902.357602                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        33858                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        33858                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        28748                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        28748                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1066869000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1066869000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.014344                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.014344                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 37111.068596                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 37111.068596                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         1597                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1597                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data           31                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total            31                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       124000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       124000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         1628                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1628                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.019042                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.019042                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data         4000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total         4000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data           31                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total           31                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       108500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       108500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.019042                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.019042                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data         3500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total         3500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1679579                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1679579                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        74450                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        74450                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4183199500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4183199500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1754029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1754029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.042445                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.042445                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 56188.038952                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 56188.038952                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        64176                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        64176                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        10274                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        10274                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    542666000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    542666000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005857                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005857                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 52819.349815                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 52819.349815                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5489372                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              40966                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             133.998242                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          102                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1322                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          594                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           30117438                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          30117438                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   248093                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3750107                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1986339                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                131482                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  19775                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1028356                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1912                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10916833                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 11072                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        72966                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        72966                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        72966                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        72966                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        22994                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        22994                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        22994                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        22994                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   1075983500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   1075983500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   1075983500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   1075983500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        95960                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        95960                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        95960                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        95960                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.239621                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.239621                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.239621                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.239621                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 46794.098460                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 46794.098460                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 46794.098460                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 46794.098460                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        22994                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        22994                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        22994                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        22994                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   1052989500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   1052989500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   1052989500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   1052989500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.239621                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.239621                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.239621                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.239621                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 45794.098460                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 45794.098460                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 45794.098460                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 45794.098460                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        22866                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        72966                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        72966                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        22994                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        22994                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   1075983500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   1075983500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        95960                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        95960                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.239621                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.239621                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 46794.098460                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 46794.098460                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        22994                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        22994                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   1052989500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   1052989500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.239621                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.239621                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 45794.098460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 45794.098460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.990375                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        96003                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        23010                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.172229                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.990375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       214914                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       214914                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               5356                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11219102                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1316002                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1316002                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5922845                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   43230                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                     172050                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  460                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         12690                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          780                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1553275                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   150                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      514                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            6135796                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.828567                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.819602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3674585     59.89%     59.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   440691      7.18%     67.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   356693      5.81%     72.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   284126      4.63%     77.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   203452      3.32%     80.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   196789      3.21%     84.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   157074      2.56%     86.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   106027      1.73%     88.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   716359     11.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              6135796                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.214315                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.827061                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1553079                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1553079                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1553079                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1553079                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          187                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             187                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          187                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            187                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      9485497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      9485497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      9485497                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      9485497                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1553266                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1553266                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1553266                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1553266                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000120                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000120                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 50724.582888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 50724.582888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 50724.582888                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 50724.582888                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3580                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           52                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      68.846154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           52                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                52                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           39                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            39                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           39                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           39                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          148                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          148                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          148                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          148                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      7829497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      7829497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      7829497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      7829497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 52902.006757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 52902.006757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 52902.006757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 52902.006757                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     52                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1553079                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1553079                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          187                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           187                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      9485497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      9485497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1553266                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1553266                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000120                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000120                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 50724.582888                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 50724.582888                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           39                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           39                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          148                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          148                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      7829497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      7829497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 52902.006757                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 52902.006757                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1556.484013                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3251848                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1620                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2007.313580                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1556.484013                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.760002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.760002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1568                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1549                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.765625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           12426276                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          12426276                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     19775                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     509772                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1038155                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10701929                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4939                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2544935                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1865677                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  8868                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      5768                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1030633                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1281                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          10633                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11675                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                22308                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10444345                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10433278                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   4853289                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   7598125                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.699088                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.638748                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     11474257                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall        44432                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall       953501                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall     10404632                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall       126728                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall        10980                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall      6127003                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid        62318                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall      1543840                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute      1095544                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady      2869464                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall      1481000                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall       509056                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall      9198072                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall       176664                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall        19392                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall      2007888                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash       659560                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other         322037                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total       49086368                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     17259625                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall        41120                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall       940152                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall     10418472                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall       121128                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall         5792                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall       158200                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid        56688                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred         6287                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed        11072                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall      1554200                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute      1153176                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady      2926264                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall      1507888                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall       510616                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall      9220136                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall       181680                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall        19408                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall      2019072                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash       786296                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other        189096                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      49086368                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     11114479                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall        40576                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall       935696                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall     10355359                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall        21960                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall         4192                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      6280695                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall       311736                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid        52504                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed        10720                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall      1556091                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute      1070298                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady      2848669                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall      1398769                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall       487569                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall      9195253                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall       170295                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall        16803                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall      2017282                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash      1018872                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other        178550                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      49086368                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     10706868                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall        39864                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall       931528                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall     10282596                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall        20208                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall         3232                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall      6870885                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall       111984                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid        51216                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed        11267                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall      1522968                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute       847157                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady      2670456                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall      1298153                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall       473468                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall      9208877                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall       151282                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall         2256                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall      2023999                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash      1493936                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       364168                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     49086368                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker         8107                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total         8107                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker         8107                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total         8107                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker         1782                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total         1782                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker         1782                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total         1782                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     88957500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     88957500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     88957500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     88957500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker         9889                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total         9889                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker         9889                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total         9889                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.180200                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.180200                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.180200                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.180200                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 49920.033670                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 49920.033670                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 49920.033670                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 49920.033670                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker         1782                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total         1782                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker         1782                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total         1782                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     87175500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     87175500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     87175500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     87175500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.180200                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.180200                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.180200                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.180200                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 48920.033670                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 48920.033670                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 48920.033670                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 48920.033670                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements         1782                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker         8107                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total         8107                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker         1782                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total         1782                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     88957500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     88957500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker         9889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total         9889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.180200                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.180200                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 49920.033670                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 49920.033670                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker         1782                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total         1782                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     87175500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     87175500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.180200                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.180200                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 48920.033670                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 48920.033670                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs        10546                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs         1798                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     5.865406                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses        21560                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses        21560                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      473109                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  176720                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  611                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1281                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 110008                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  168                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      6                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2368223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.848177                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            46.530279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2308149     97.46%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 6070      0.26%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  815      0.03%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  490      0.02%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  348      0.01%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  299      0.01%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   76      0.00%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  187      0.01%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  615      0.03%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2049      0.09%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              20408      0.86%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               4944      0.21%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2308      0.10%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3910      0.17%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1586      0.07%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                777      0.03%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2419      0.10%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                774      0.03%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                215      0.01%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                126      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                142      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                199      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                479      0.02%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                553      0.02%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                780      0.03%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                487      0.02%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                442      0.02%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                713      0.03%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                353      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                301      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             7209      0.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             4492                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2368223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   2474388                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   30553                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               2504941                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  1814587                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  11396                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              1825983                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       4288975                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       41949                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   4330924                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   1550248                       # read hits (Count)
system.cpu.mmu.itb.readMisses                    3433                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               1553681                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       1550248                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                        3433                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   1553681                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  19775                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   320824                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1807359                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         186366                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2041984                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1759488                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10824848                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 25825                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 100794                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1336039                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 353618                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             7010036                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    13542058                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 12671596                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps               6476956                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   533079                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    6955                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                6829                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    565497                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         15812818                       # The number of ROB reads (Count)
system.cpu.rob.writes                        21504605                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000005                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000545                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb.walker         5533                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb.walker          413                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                     22                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  14170                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     20138                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb.walker         5533                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb.walker          413                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                    22                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 14170                       # number of overall hits (Count)
system.l2.overallHits::total                    20138                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        16651                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker         1345                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  126                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                24731                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   42853                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        16651                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker         1345                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 126                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               24731                       # number of overall misses (Count)
system.l2.overallMisses::total                  42853                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    998363000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     83007000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         7623000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1532264500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2621257500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    998363000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     83007000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        7623000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1532264500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2621257500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        22184                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker         1758                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                148                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              38901                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 62991                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        22184                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker         1758                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               148                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             38901                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                62991                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker     0.750586                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker     0.765074                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.851351                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.635742                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.680304                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker     0.750586                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker     0.765074                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.851351                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.635742                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.680304                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59958.140652                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 61715.241636                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst        60500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 61957.239901                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    61168.587964                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59958.140652                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 61715.241636                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        60500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 61957.239901                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   61168.587964                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 4161                       # number of writebacks (Count)
system.l2.writebacks::total                      4161                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           19                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           34                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    55                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           19                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           34                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   55                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        16632                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker         1311                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              126                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            24729                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               42798                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        16632                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker         1311                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             126                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           24729                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              42798                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    964668000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     79056500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      7371000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1482769500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2533865000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    964668000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     79056500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      7371000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1482769500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2533865000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.749730                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.745734                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.851351                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.635691                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.679430                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.749730                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.745734                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.851351                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.635691                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.679430                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58000.721501                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 60302.440885                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst        58500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 59960.754580                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 59205.219870                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58000.721501                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 60302.440885                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        58500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 59960.754580                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 59205.219870                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           4172                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        27888                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          27888                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           126                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              126                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      7623000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      7623000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          148                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            148                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.851351                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.851351                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        60500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        60500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          126                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          126                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      7371000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      7371000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.851351                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.851351                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        58500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        58500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1329                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1329                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             8843                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                8843                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    527567500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      527567500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          10172                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             10172                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.869347                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.869347                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59659.335067                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59659.335067                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         8843                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            8843                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    509881500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    509881500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.869347                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.869347                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 57659.335067                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 57659.335067                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.mmu.dtb.walker         5533                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.mmu.itb.walker          413                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data          12841                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             18787                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        16651                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker         1345                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        15888                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           33884                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    998363000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     83007000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1004697000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2086067000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        22184                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker         1758                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        28729                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         52671                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.750586                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.765074                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.553030                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.643314                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59958.140652                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 61715.241636                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 63236.216012                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61564.956912                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           19                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           34                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            55                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        16632                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker         1311                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        15886                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        33829                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    964668000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     79056500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    972888000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2016612500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.749730                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.745734                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.552960                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.642270                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58000.721501                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 60302.440885                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 61241.848168                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 59611.945372                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data             118                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                118                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data       126000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        126000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data           118                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              118                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  1067.796610                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  1067.796610                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data          118                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total            118                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data      1274000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      1274000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 10796.610169                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 10796.610169                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           52                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               52                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           52                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           52                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        22946                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            22946                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        22946                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        22946                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14094.413877                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        55072                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      34180                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.611235                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14094.413877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.860255                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.860255                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15802                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   59                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  792                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4614                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                10337                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.964478                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     938238                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    938238                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      4161.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     16632.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples      1311.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     24723.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002345283652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          246                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          246                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               89711                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3902                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       42798                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       4161                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     42798                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     4161                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      55.42                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 42798                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 4161                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   30618                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7391                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    3194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1577                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    249                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          246                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     506.853659                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    106.069660                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   5456.017589                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047          244     99.19%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.41%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::83968-86015            1      0.41%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           246                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          246                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.833333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.797855                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.114225                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              152     61.79%     61.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      0.81%     62.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               77     31.30%     93.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               12      4.88%     98.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.81%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.41%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           246                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2739072                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               266304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              892130744.03995621                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              86736670.54419033                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3070143000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      65379.22                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1064448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        83904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         8064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1582272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       265024                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 346696540.372740626335                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 27327992.089265447110                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 2626488.942217731848                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 515354651.733722090721                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 86319767.537489116192                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        16632                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker         1311                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        24729                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         4161                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    423991778                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker     36014146                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      3301104                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    678575232                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 176085351978                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25492.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     27470.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26199.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27440.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  42318037.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1064448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        83904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         8064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1582656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2739072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         8064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         8064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       266304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       266304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        16632                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker         1311                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          126                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        24729                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           42798                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         4161                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           4161                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    346696540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker     27327992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        2626489                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      515479723                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         892130744                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2626489                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2626489                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     86736671                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         86736671                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     86736671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    346696540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker     27327992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2626489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     515479723                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        978867415                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                42792                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                4141                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         7013                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          765                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          612                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          700                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           79                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           95                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          142                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               393364596                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             142582944                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1141882260                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9192.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26684.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               33753                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2777                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            78.88                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           67.06                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        10403                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   288.692108                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   176.438625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   304.626543                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3758     36.12%     36.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2750     26.43%     62.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1119     10.76%     73.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          665      6.39%     79.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          478      4.59%     84.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          304      2.92%     87.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          227      2.18%     89.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          153      1.47%     90.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          949      9.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        10403                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2738688                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             265024                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              892.005673                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               86.319768                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               77.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    23253414.912000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    30910970.664000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   133171989.888000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  7223829.312000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 545838785.116803                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 2554009803.273593                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 41861456.716800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  3336270249.883201                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1086.641483                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     52562456                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    137900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2879796044                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    9190962.144000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    12223412.678400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   46824718.617600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  8340102.624000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 545838785.116803                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2143957981.636798                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 356929523.059200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  3123305485.876798                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1017.277694                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    534567990                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    137900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2397790510                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               33955                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4161                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             27899                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               135                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               8843                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              8843                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           33955                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       117791                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       117791                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  117791                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3005376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      3005376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3005376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               17                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              42933                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    42933    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                42933                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           107864500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          230203630                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          74993                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        38219                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              53670                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        27107                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           52                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            40631                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              135                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             135                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             10172                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            10172                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            148                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         53522                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          348                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       116990                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5322                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        68044                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 190704                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3958080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       112512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1419904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 5503296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            5040                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    320768                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             68151                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.321741                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.701807                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   55571     81.54%     81.54% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3233      4.74%     86.28% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    9347     13.72%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               68151                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           75300497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            148000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          38997975                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           1808946                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          23016455                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        127600                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        54298                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        21910                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   3070258500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
