{
  "Top": "matrix_cyclic_block",
  "RtlTop": "matrix_cyclic_block",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrix_cyclic_block_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "stream_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<int, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<int, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "stream_in2": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<int, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_in2",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl",
      "config_interface -s_axilite_data64=1"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrix_cyclic_block"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "44",
    "Latency": "43"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrix_cyclic_block",
    "Version": "1.0",
    "DisplayName": "Matrix_cyclic_block",
    "Revision": "2114029481",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrix_cyclic_block_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/loop_pipeline.h",
      "..\/..\/loop_pipeline.cpp"
    ],
    "TestBench": ["..\/..\/loop_pipeline_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrix_cyclic_block_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/matrix_cyclic_block_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/matrix_cyclic_block_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2.vhd",
      "impl\/vhdl\/matrix_cyclic_block_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1.vhd",
      "impl\/vhdl\/matrix_cyclic_block_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/matrix_cyclic_block.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrix_cyclic_block_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/matrix_cyclic_block_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/matrix_cyclic_block_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/matrix_cyclic_block_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/matrix_cyclic_block_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/matrix_cyclic_block_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2.v",
      "impl\/verilog\/matrix_cyclic_block_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1.v",
      "impl\/verilog\/matrix_cyclic_block_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/matrix_cyclic_block.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matrix_cyclic_block.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "stream_in:stream_out:stream_in2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "stream_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "stream_in_",
      "ports": [
        "stream_in_TDATA",
        "stream_in_TKEEP",
        "stream_in_TLAST",
        "stream_in_TREADY",
        "stream_in_TSTRB",
        "stream_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "stream_in"
        }]
    },
    "stream_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "stream_out_",
      "ports": [
        "stream_out_TDATA",
        "stream_out_TKEEP",
        "stream_out_TLAST",
        "stream_out_TREADY",
        "stream_out_TSTRB",
        "stream_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "stream_out"
        }]
    },
    "stream_in2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "stream_in2_",
      "ports": [
        "stream_in2_TDATA",
        "stream_in2_TKEEP",
        "stream_in2_TLAST",
        "stream_in2_TREADY",
        "stream_in2_TSTRB",
        "stream_in2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "stream_in2"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "stream_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "stream_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "stream_out_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "stream_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "stream_out_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "stream_in2_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "stream_in2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in2_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in2_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "stream_in2_TSTRB": {
      "dir": "in",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matrix_cyclic_block",
      "BindInstances": "A_U A_1_U A_2_U A_3_U B_U B_1_U B_2_U B_3_U",
      "Instances": [
        {
          "ModuleName": "matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1",
          "InstanceName": "grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90",
          "BindInstances": "icmp_ln26_fu_242_p2 add_ln26_fu_248_p2 icmp_ln28_fu_265_p2 select_ln26_fu_271_p3 add_ln26_1_fu_279_p2 select_ln26_1_fu_285_p3 add_ln28_fu_333_p2"
        },
        {
          "ModuleName": "matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2",
          "InstanceName": "grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126",
          "BindInstances": "icmp_ln38_fu_279_p2 add_ln38_fu_285_p2 icmp_ln39_fu_302_p2 select_ln15_fu_308_p3 add_ln38_1_fu_316_p2 select_ln38_fu_322_p3 first_iter_1_fu_330_p2 cmp48_fu_344_p2 mul_32s_32s_32_2_1_U17 mul_32s_32s_32_2_1_U18 mul_32s_32s_32_2_1_U19 mul_32s_32s_32_2_1_U20 add_ln42_1_fu_442_p2 icmp_ln46_fu_368_p2 and_ln46_fu_374_p2 valueout_last_fu_380_p2 add_ln39_fu_386_p2"
        }
      ]
    },
    "Info": {
      "matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_cyclic_block": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.517"
        },
        "Loops": [{
            "Name": "read_A_and_B_VITIS_LOOP_28_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "146",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [{
            "Name": "Matrix_Loop_VITIS_LOOP_39_2",
            "TripCount": "16",
            "Latency": "20",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "1198",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "560",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matrix_cyclic_block": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "44",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "1515",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1099",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-07 11:41:54 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
