
---------- Begin Simulation Statistics ----------
final_tick                                13975858500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256126                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436628                       # Number of bytes of host memory used
host_op_rate                                   430855                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    55.38                       # Real time elapsed on the host
host_tick_rate                              252379462                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14183322                       # Number of instructions simulated
sim_ops                                      23859163                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013976                       # Number of seconds simulated
sim_ticks                                 13975858500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.795172                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872089                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2422                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003200                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1718                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5024667                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357760                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443256                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          212                       # TLB misses on write requests
system.cpu0.numCycles                        27951717                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927050                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4183322                       # Number of instructions committed
system.cpu1.committedOps                      6931232                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.681702                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2006971                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     739208                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2416                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     347896                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       14956102                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.149662                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1824946                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          246                       # TLB misses on write requests
system.cpu1.numCycles                        27951710                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               6408      0.09%      0.09% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                5692714     82.13%     82.22% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.09%     82.31% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1571      0.02%     82.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      2.01%     84.35% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     84.35% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     84.35% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     84.35% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     84.35% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     84.35% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     84.35% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     84.35% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.02%     84.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     84.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.02%     84.39% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     84.39% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.03%     84.42% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.25%     84.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     84.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     84.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.01%     84.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     84.68% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     84.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     84.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.41%     85.09% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     85.09% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     85.09% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.50%     85.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     85.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     85.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.71%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     86.30% # Class of committed instruction
system.cpu1.op_class_0::MemRead                535131      7.72%     94.02% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               288190      4.16%     98.18% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      1.16%     99.34% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.66%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6931232                       # Class of committed instruction
system.cpu1.tickCycles                       12995608                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       111301                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        223626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       411339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          628                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       822743                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            628                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              96360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49378                       # Transaction distribution
system.membus.trans_dist::CleanEvict            61923                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15965                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15965                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         96360                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       335951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       335951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 335951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10348992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10348992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10348992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112325                       # Request fanout histogram
system.membus.reqLayer4.occupancy           459270000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          593981500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429359                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429359                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429359                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429359                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13850                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13850                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13850                       # number of overall misses
system.cpu0.icache.overall_misses::total        13850                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    315937500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    315937500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    315937500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    315937500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443209                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443209                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443209                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443209                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005669                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005669                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005669                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005669                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22811.371841                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22811.371841                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22811.371841                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22811.371841                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13834                       # number of writebacks
system.cpu0.icache.writebacks::total            13834                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13850                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13850                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13850                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13850                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    302087500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    302087500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    302087500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    302087500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005669                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005669                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005669                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005669                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21811.371841                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21811.371841                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21811.371841                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21811.371841                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13834                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429359                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429359                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13850                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13850                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    315937500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    315937500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005669                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005669                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22811.371841                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22811.371841                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13850                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13850                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    302087500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    302087500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005669                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005669                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21811.371841                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21811.371841                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.998978                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443209                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13850                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.404982                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.998978                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559522                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559522                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861405                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861405                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861756                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861756                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226539                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226539                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233579                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233579                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4062175491                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4062175491                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4062175491                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4062175491                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087944                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087944                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095335                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095335                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037211                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037211                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038321                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038321                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17931.462093                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17931.462093                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17391.013280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17391.013280                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3024                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61149                       # number of writebacks
system.cpu0.dcache.writebacks::total            61149                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8905                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8905                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8905                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8905                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221377                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221377                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3606396000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3606396000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3904644000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3904644000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16570.921823                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16570.921823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17637.984072                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17637.984072                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221361                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983140                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983140                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2415609500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2415609500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039340                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039340                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14809.241946                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14809.241946                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          481                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          481                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2230206500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2230206500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13713.039709                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13713.039709                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878265                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878265                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63424                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63424                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1646565991                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1646565991                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032664                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032664                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25961.244813                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25961.244813                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8424                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8424                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1376189500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1376189500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25021.627273                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25021.627273                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          351                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          351                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7040                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7040                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.952510                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.952510                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    298248000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    298248000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 79681.538873                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79681.538873                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998890                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083133                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221377                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.478613                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998890                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984057                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984057                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1759266                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1759266                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1759266                       # number of overall hits
system.cpu1.icache.overall_hits::total        1759266                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        65616                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         65616                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        65616                       # number of overall misses
system.cpu1.icache.overall_misses::total        65616                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1298159500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1298159500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1298159500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1298159500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1824882                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1824882                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1824882                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1824882                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.035956                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.035956                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.035956                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.035956                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19784.191356                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19784.191356                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19784.191356                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19784.191356                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        65600                       # number of writebacks
system.cpu1.icache.writebacks::total            65600                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65616                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65616                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65616                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65616                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1232543500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1232543500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1232543500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1232543500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.035956                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.035956                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.035956                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.035956                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18784.191356                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18784.191356                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18784.191356                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18784.191356                       # average overall mshr miss latency
system.cpu1.icache.replacements                 65600                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1759266                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1759266                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        65616                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        65616                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1298159500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1298159500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1824882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1824882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.035956                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.035956                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19784.191356                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19784.191356                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65616                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65616                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1232543500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1232543500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.035956                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.035956                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18784.191356                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18784.191356                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998954                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1824882                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            65616                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            27.811540                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998954                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14664672                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14664672                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       946523                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          946523                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       946580                       # number of overall hits
system.cpu1.dcache.overall_hits::total         946580                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       120214                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120214                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       120271                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120271                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   8016382500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8016382500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   8016382500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8016382500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1066737                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1066737                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1066851                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1066851                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.112693                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.112693                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.112735                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.112735                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66684.267223                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66684.267223                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66652.663568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66652.663568                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        57359                       # number of writebacks
system.cpu1.dcache.writebacks::total            57359                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9710                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9710                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9710                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9710                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       110504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       110504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       110561                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       110561                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7287440000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7287440000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7289072500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7289072500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.103591                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.103591                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.103633                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.103633                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65947.296025                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65947.296025                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65928.062337                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65928.062337                       # average overall mshr miss latency
system.cpu1.dcache.replacements                110544                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       631761                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         631761                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       101329                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       101329                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6765099500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6765099500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       733090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       733090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66763.705356                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66763.705356                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        99867                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        99867                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6589750500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6589750500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.136227                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.136227                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65985.265403                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65985.265403                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       314762                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        314762                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        18885                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        18885                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1251283000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1251283000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       333647                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       333647                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.056602                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.056602                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66258.035478                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66258.035478                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8248                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8248                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        10637                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10637                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    697689500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    697689500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.031881                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031881                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65590.815079                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65590.815079                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1632500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1632500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 28640.350877                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 28640.350877                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999010                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1057140                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           110560                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.561686                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           199500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999010                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999938                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          8645368                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         8645368                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               60201                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               20474                       # number of demand (read+write) hits
system.l2.demand_hits::total                   299079                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11983                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206421                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              60201                       # number of overall hits
system.l2.overall_hits::.cpu1.data              20474                       # number of overall hits
system.l2.overall_hits::total                  299079                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1867                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14956                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             90087                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112325                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1867                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14956                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5415                       # number of overall misses
system.l2.overall_misses::.cpu1.data            90087                       # number of overall misses
system.l2.overall_misses::total                112325                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    150842500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1256003500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    439683500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   6899424000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8745953500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    150842500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1256003500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    439683500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   6899424000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8745953500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221377                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          110561                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               411404                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221377                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         110561                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              411404                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.134801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.082526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.814817                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273028                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.134801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.082526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.814817                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273028                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80794.054633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83979.907729                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81197.322253                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76586.233308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77862.929001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80794.054633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83979.907729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81197.322253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76586.233308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77862.929001                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49378                       # number of writebacks
system.l2.writebacks::total                     49378                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        90087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112325                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        90087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112325                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    132172500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1106443500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    385533500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5998554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7622703500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    132172500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1106443500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    385533500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5998554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7622703500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.134801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.082526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.814817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.273028                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.134801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.082526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.814817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273028                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70794.054633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73979.907729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71197.322253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66586.233308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67862.929001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70794.054633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73979.907729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71197.322253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66586.233308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67862.929001                       # average overall mshr miss latency
system.l2.replacements                         111819                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       118508                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           118508                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       118508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       118508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        79434                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            79434                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        79434                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        79434                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          110                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           110                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47482                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49672                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8447                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15965                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    648555500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    656902500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1305458000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        10637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.136691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.794115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.243232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86267.025805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77767.550610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81769.996868                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8447                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    573375500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    572432500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1145808000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.136691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.794115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.243232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76267.025805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67767.550610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71769.996868                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         60201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    150842500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    439683500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    590526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          79466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.134801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.082526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.091637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80794.054633                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81197.322253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81093.930239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1867                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5415                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    132172500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    385533500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    517706000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.134801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.082526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.091637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70794.054633                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71197.322253                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71093.930239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        18284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            177223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        81640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    607448000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   6242521500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6849969500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        99924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        266301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.817021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.334501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81668.190374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 76464.006614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76898.555199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        81640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89078                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    533068000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   5426121500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5959189500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.334501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71668.190374                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66464.006614                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66898.555199                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.991664                       # Cycle average of tags in use
system.l2.tags.total_refs                      822632                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    112843                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.290058                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      77.485414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       90.590555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      597.106182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       13.500347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      243.309166                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.075669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.088467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.583112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.013184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.237607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998039                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6694779                       # Number of tag accesses
system.l2.tags.data_accesses                  6694779                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        119488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        957184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        346560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5765568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7188800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       119488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       346560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        466048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3160192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3160192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          90087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              112325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49378                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49378                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8549600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         68488387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         24797046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        412537663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             514372695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8549600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     24797046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33346646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226117916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226117916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226117916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8549600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        68488387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        24797046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       412537663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            740490611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     88438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000510148500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2938                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2938                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              270425                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      112325                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49378                       # Number of write requests accepted
system.mem_ctrls.readBursts                    112325                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    49378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1721                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9235                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    943545750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  553020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3017370750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8530.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27280.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    94247                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43840                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                112325                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                49378                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    471.336837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   286.022841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.857529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4917     22.67%     22.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4907     22.62%     45.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1703      7.85%     53.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1175      5.42%     58.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1195      5.51%     64.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          662      3.05%     67.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          565      2.60%     69.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          632      2.91%     72.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5934     27.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21690                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.642614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.874754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.041508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2679     91.18%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          104      3.54%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           69      2.35%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           27      0.92%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           15      0.51%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            7      0.24%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            9      0.31%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            5      0.17%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            8      0.27%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            3      0.10%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.07%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2938                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.740300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.712778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1802     61.33%     61.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              158      5.38%     66.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              922     31.38%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52      1.77%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2938                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7078656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  110144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3147712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7188800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3160192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       506.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    514.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13975714500                       # Total gap between requests
system.mem_ctrls.avgGap                      86428.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       119488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       952576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       346560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5660032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3147712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8549600.012049349025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68158675.189792454243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 24797045.562531989068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 404986355.578800380230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225224947.719669580460                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        90087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        49378                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     55609750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    491662750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    163628750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2306469500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 336435126250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29785.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32873.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30217.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25602.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6813461.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             75634020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             40185255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           406658700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          124006320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1102664160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5326509210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        881248320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7956905985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        569.332180                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2235891500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11273527000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             79303980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             42128295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           383053860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          132728940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1102664160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5289240900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        912632160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7941752295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.247904                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2318272250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11191146250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            345766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       167886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        79434                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          275838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65637                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         79466                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       266301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       196832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       331665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1234146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1771776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18081664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8397824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     10746816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38998080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          111819                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3160192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           523223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001202                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034651                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 522594     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    629      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             523223                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          609313500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         166204270                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          98468411                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332110909                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20789471                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13975858500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
