FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Shared support for SH-X3 interrupt controllers.
 *
 *  Copyright (C) 2009 - 2010  Paul Mundt
 */
#include <linux/irq.h>
#include <linux/io.h>
#include <linux/init.h>

#define INTACK		0xfe4100b8
#define INTACKCLR	0xfe4100bc
#define INTC_USERIMASK	0xfe411000

#ifdef CONFIG_INTC_BALANCING
unsigned int irq_lookup(unsigned int irq)
{
	return __raw_readl(INTACK) & 1 ? irq : NO_IRQ_IGNORE;
}

void irq_finish(unsigned int irq)
{
	__raw_writel(irq2evt(irq), INTACKCLR);
}
/* bench 5479.3.0 5e629f553faf */
/* bench 5479.3.1 569f101d404c */
/* bench 5479.3.2 466cc907812c */
/* bench 5479.3.3 a1bbb371ea95 */
/* bench 5479.3.4 873126850df9 */
/* bench 5479.3.5 cbe566d0e9b6 */
/* bench 5479.3.6 324975ac3a1c */
/* bench 5479.3.7 bd606a676d22 */
/* bench 5479.3.8 c027da539487 */
/* bench 5479.3.9 f51bf933bc7a */
/* bench 13727.2.0 77640971de36 */
/* bench 13727.2.1 45d181de5579 */
/* bench 13727.2.2 af319f80438e */
/* bench 13727.2.3 d663a6fa8b6a */
/* bench 13727.2.4 638f2a7975af */
/* bench 13727.2.5 fa008c289467 */
/* bench 13727.2.6 8fb9cd2f26a5 */
/* bench 13727.2.7 73bf5b05af93 */
/* bench 5479.3.11 c94a3ca0c93e */
/* bench 5479.3.12 5f02d1502f62 */
static int __init shx3_irq_setup(void)
{
	return register_intc_userimask(INTC_USERIMASK);
}
arch_initcall(shx3_irq_setup);
