// Seed: 3485842037
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wand id_6,
    output wire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    input supply0 id_13,
    output uwire id_14,
    input wand id_15,
    input supply1 id_16,
    input tri1 id_17,
    output wand id_18,
    output supply0 id_19,
    output uwire id_20,
    output uwire id_21,
    input tri0 id_22,
    input wire id_23,
    input tri1 id_24,
    input uwire id_25,
    output wand id_26,
    input supply1 id_27,
    input tri0 id_28,
    output uwire id_29,
    input wire id_30,
    output wor id_31,
    input tri0 id_32,
    output uwire id_33,
    output wor id_34
);
  assign id_34 = id_28;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    input tri0 id_12,
    output supply1 id_13,
    output wor id_14
);
  wire  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ;
  module_0(
      id_4,
      id_9,
      id_10,
      id_4,
      id_1,
      id_10,
      id_5,
      id_7,
      id_6,
      id_5,
      id_5,
      id_12,
      id_12,
      id_9,
      id_7,
      id_12,
      id_9,
      id_4,
      id_10,
      id_7,
      id_8,
      id_13,
      id_6,
      id_1,
      id_6,
      id_3,
      id_14,
      id_5,
      id_6,
      id_13,
      id_6,
      id_7,
      id_6,
      id_8,
      id_13
  );
  wire id_45;
endmodule
