---
title: "verilog-str"
layout: doc
---
<strong>verilog-str</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>nil</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Not documented as a variable.
