// Seed: 3455899385
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd15
) (
    output supply0 id_0,
    input wor _id_1,
    input uwire id_2,
    output wand id_3
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  parameter integer id_5 = 'b0;
  assign id_0 = id_5[id_1 : 1'b0];
endmodule
module module_2 #(
    parameter id_1 = 32'd8
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  output wire _id_1;
  logic [id_1  -  1 : -1] id_6;
endmodule
