Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Aug  8 11:26:21 2025
| Host         : mj-940XGK running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file /home/mj/rvx_tutorial_mj2/platform/test_prj_mj/imp_genesys2_2025-08-08/imp_result/route_timing_summary.rpt
| Design       : TEST_PRJ_MJ_FPGA
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.756        0.000                      0                38415        0.081        0.000                      0                38415        1.100        0.000                       0                 14800  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
external_clk_0                     {0.000 2.500}        5.000           200.000         
  clk_50000000_xilinx_clock_pll_0  {0.000 10.000}       20.000          50.000          
  clkfbout_xilinx_clock_pll_0      {0.000 2.500}        5.000           200.000         
pjtag_rclk                         {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clk_0                                                                                                                                                                       1.100        0.000                       0                     1  
  clk_50000000_xilinx_clock_pll_0       12.132        0.000                      0                28756        0.081        0.000                      0                28756        9.232        0.000                       0                 14542  
  clkfbout_xilinx_clock_pll_0                                                                                                                                                        3.592        0.000                       0                     3  
pjtag_rclk                              13.228        0.000                      0                  351        0.122        0.000                      0                  351       49.600        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_50000000_xilinx_clock_pll_0  clk_50000000_xilinx_clock_pll_0        6.756        0.000                      0                 9308        0.478        0.000                      0                 9308  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clk_0
  To Clock:  external_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clk_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { external_clk_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50000000_xilinx_clock_pll_0
  To Clock:  clk_50000000_xilinx_clock_pll_0

Setup :            0  Failing Endpoints,  Worst Slack       12.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.132ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_00_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_14_reg[92][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50000000_xilinx_clock_pll_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50000000_xilinx_clock_pll_0 rise@20.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        7.686ns  (logic 0.494ns (6.427%)  route 7.192ns (93.573%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.188ns = ( 18.812 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.688ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.121     2.027    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.385 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.594    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.501 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=14542, routed)       1.813    -1.688    i_platform/i_rtl/platform_controller/i_rvx_instance_1/clk_50000000
    SLICE_X21Y40         FDPE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_00_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDPE (Prop_fdpe_C_Q)         0.223    -1.465 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_00_reg[2]/Q
                         net (fo=3, routed)           0.496    -0.969    i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_00_reg[5]_0[1]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.050    -0.919 f  i_platform/i_rtl/platform_controller/i_rvx_instance_1/FSM_sequential_rvx_port_09[2]_i_5/O
                         net (fo=799, routed)         4.938     4.018    i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_18_reg[2]_1
    SLICE_X99Y10         LUT2 (Prop_lut2_I0_O)        0.135     4.153 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_14[114][2]_i_3/O
                         net (fo=113, routed)         1.066     5.219    i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_14_reg[46][2]_1
    SLICE_X90Y3          LUT6 (Prop_lut6_I0_O)        0.043     5.262 r  i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_14[92][2]_i_2/O
                         net (fo=3, routed)           0.693     5.955    i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_14_reg[92][2]
    SLICE_X104Y5         LUT5 (Prop_lut5_I3_O)        0.043     5.998 r  i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_14[92][2]_i_1/O
                         net (fo=1, routed)           0.000     5.998    i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_14_reg[92][2]_0
    SLICE_X104Y5         FDRE                                         r  i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_14_reg[92][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.018    21.821    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.434 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.108    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.191 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=14542, routed)       1.621    18.812    i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/clk_50000000
    SLICE_X104Y5         FDRE                                         r  i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_14_reg[92][2]/C
                         clock pessimism             -0.674    18.139    
                         clock uncertainty           -0.075    18.064    
    SLICE_X104Y5         FDRE (Setup_fdre_C_D)        0.066    18.130    i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_14_reg[92][2]
  -------------------------------------------------------------------
                         required time                         18.130    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                 12.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_10_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50000000_xilinx_clock_pll_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50000000_xilinx_clock_pll_0 rise@0.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.805%)  route 0.105ns (47.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.542     0.930    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.896 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.143    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.117 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=14542, routed)       0.699    -0.418    i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/clk_50000000
    SLICE_X82Y6          FDCE                                         r  i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_10_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y6          FDCE (Prop_fdce_C_Q)         0.118    -0.300 r  i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_10_reg[8]/Q
                         net (fo=2, routed)           0.105    -0.194    i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_3_5/DIC
    SLICE_X82Y8          RAMD64E                                      r  i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.599     1.069    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.193 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.375    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.345 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=14542, routed)       0.957    -0.388    i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_3_5/WCLK
    SLICE_X82Y8          RAMD64E                                      r  i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.016    -0.405    
    SLICE_X82Y8          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.276    i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50000000_xilinx_clock_pll_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X2Y19      i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X78Y11     i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X78Y11     i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clock_pll_0
  To Clock:  clkfbout_xilinx_clock_pll_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clock_pll_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y2    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pjtag_rclk
  To Clock:  pjtag_rclk

Setup :            0  Failing Endpoints,  Worst Slack       13.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.228ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/rvx_port_09_reg/C
                            (falling edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pjtag_rtdo
                            (output port clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pjtag_rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (pjtag_rclk rise@100.000ns - pjtag_rclk fall@50.000ns)
  Data Path Delay:        5.018ns  (logic 3.554ns (70.826%)  route 1.464ns (29.174%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           25.000ns
  Clock Path Skew:        -6.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    6.719ns = ( 56.719 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pjtag_rclk fall edge)
                                                     50.000    50.000 f  
    AH30                                              0.000    50.000 f  pjtag_rtck (IN)
                         net (fo=0)                   0.000    50.000    pjtag_rtck
    AH30                 IBUF (Prop_ibuf_I_O)         1.543    51.543 f  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           3.448    54.991    pjtag_rtck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    55.084 f  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.635    56.719    i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/pjtag_rtck
    SLICE_X14Y66         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/rvx_port_09_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDCE (Prop_fdce_C_Q)         0.263    56.982 r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/rvx_port_09_reg/Q
                         net (fo=1, routed)           1.464    58.446    pjtag_rtdo_OBUF
    AC26                 OBUF (Prop_obuf_I_O)         3.291    61.737 r  pjtag_rtdo_OBUF_inst/O
                         net (fo=0)                   0.000    61.737    pjtag_rtdo
    AC26                                                              r  pjtag_rtdo (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pjtag_rclk rise edge)
                                                    100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay               -25.000    74.965    
  -------------------------------------------------------------------
                         required time                         74.965    
                         arrival time                         -61.737    
  -------------------------------------------------------------------
                         slack                                 13.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/rvx_signal_20_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/rvx_signal_20_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pjtag_rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pjtag_rclk rise@0.000ns - pjtag_rclk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.791ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pjtag_rclk rise edge)
                                                      0.000     0.000 r  
    AH30                                              0.000     0.000 r  pjtag_rtck (IN)
                         net (fo=0)                   0.000     0.000    pjtag_rtck
    AH30                 IBUF (Prop_ibuf_I_O)         0.468     0.468 r  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.259    pjtag_rtck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.285 r  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.687     2.972    i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/pjtag_rtck
    SLICE_X13Y69         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/rvx_signal_20_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.100     3.072 r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/rvx_signal_20_reg[24]/Q
                         net (fo=1, routed)           0.093     3.165    i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/i_rvx_instance_0/rvx_signal_20_reg[28][24]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.028     3.193 r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/i_rvx_instance_0/rvx_signal_20[23]_i_1/O
                         net (fo=1, routed)           0.000     3.193    i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/i_rvx_instance_0_n_6
    SLICE_X14Y69         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/rvx_signal_20_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pjtag_rclk rise edge)
                                                      0.000     0.000 r  
    AH30                                              0.000     0.000 r  pjtag_rtck (IN)
                         net (fo=0)                   0.000     0.000    pjtag_rtck
    AH30                 IBUF (Prop_ibuf_I_O)         0.664     0.664 r  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           2.156     2.820    pjtag_rtck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.850 r  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.926     3.776    i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/pjtag_rtck
    SLICE_X14Y69         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/rvx_signal_20_reg[23]/C
                         clock pessimism             -0.791     2.984    
    SLICE_X14Y69         FDCE (Hold_fdce_C_D)         0.087     3.071    i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_2/rvx_signal_20_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pjtag_rclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pjtag_rtck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         100.000     98.591     BUFGCTRL_X0Y1  pjtag_rtck_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.400         50.000      49.600     SLICE_X36Y66   i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_1/rvx_signal_08_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         50.000      49.650     SLICE_X26Y68   i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_1/rvx_signal_03_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50000000_xilinx_clock_pll_0
  To Clock:  clk_50000000_xilinx_clock_pll_0

Setup :            0  Failing Endpoints,  Worst Slack        6.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_00_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_snim_external_peri_group_no_name/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_2_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50000000_xilinx_clock_pll_0 rise@20.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        12.762ns  (logic 0.330ns (2.586%)  route 12.432ns (97.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 18.790 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.688ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.121     2.027    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -5.385 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791    -3.594    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.501 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=14542, routed)       1.813    -1.688    i_platform/i_rtl/platform_controller/i_rvx_instance_1/clk_50000000
    SLICE_X21Y40         FDPE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_00_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDPE (Prop_fdpe_C_Q)         0.204    -1.484 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_00_reg[1]/Q
                         net (fo=4, routed)           0.627    -0.857    i_platform/i_rtl/platform_controller/i_rvx_instance_1/p_0_in[1]
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.126    -0.731 f  i_platform/i_rtl/platform_controller/i_rvx_instance_1/munoc_signal_01[0]_i_2__3/O
                         net (fo=4123, routed)       11.805    11.074    i_platform/i_rtl/i_snim_external_peri_group_no_name/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_1/i_rvx_instance_1/value_reg[2]_0
    SLICE_X92Y24         FDCE                                         f  i_platform/i_rtl/i_snim_external_peri_group_no_name/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_2_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.018    21.821    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.434 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    17.108    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.191 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=14542, routed)       1.599    18.790    i_platform/i_rtl/i_snim_external_peri_group_no_name/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_1/i_rvx_instance_1/clk_50000000
    SLICE_X92Y24         FDCE                                         r  i_platform/i_rtl/i_snim_external_peri_group_no_name/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_2_reg[1][12]/C
                         clock pessimism             -0.674    18.117    
                         clock uncertainty           -0.075    18.042    
    SLICE_X92Y24         FDCE (Recov_fdce_C_CLR)     -0.212    17.830    i_platform/i_rtl/i_snim_external_peri_group_no_name/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_2_reg[1][12]
  -------------------------------------------------------------------
                         required time                         17.830    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  6.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_18_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_07/i_munoc_instance_0/i_munoc_instance_0/rvx_signal_2_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50000000_xilinx_clock_pll_0 rise@0.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.130ns (32.621%)  route 0.269ns (67.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.542     0.930    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    -1.896 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    -1.143    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.117 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=14542, routed)       0.741    -0.376    i_platform/i_rtl/platform_controller/i_rvx_instance_1/clk_50000000
    SLICE_X25Y41         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_18_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.100    -0.276 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_18_reg[1]/Q
                         net (fo=3, routed)           0.093    -0.182    i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_18[1]
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.030    -0.152 f  i_platform/i_rtl/platform_controller/i_rvx_instance_1/value[3]_i_3__5/O
                         net (fo=1468, routed)        0.175     0.023    i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_07/i_munoc_instance_0/i_munoc_instance_0/value_reg[1]_1
    SLICE_X29Y42         FDCE                                         f  i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_07/i_munoc_instance_0/i_munoc_instance_0/rvx_signal_2_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.599     1.069    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.193 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    -1.375    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.345 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=14542, routed)       1.000    -0.345    i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_07/i_munoc_instance_0/i_munoc_instance_0/clk_50000000
    SLICE_X29Y42         FDCE                                         r  i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_07/i_munoc_instance_0/i_munoc_instance_0/rvx_signal_2_reg[1][10]/C
                         clock pessimism              0.001    -0.345    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.110    -0.455    i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_07/i_munoc_instance_0/i_munoc_instance_0/rvx_signal_2_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.478    





