Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Wed Jun 25 08:22:41 2025
| Host              : LPV-CASA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file codesign_vivado_bd_wrapper_timing_summary_routed.rpt -pb codesign_vivado_bd_wrapper_timing_summary_routed.pb -rpx codesign_vivado_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : codesign_vivado_bd_wrapper
| Device            : xczu3eg-sfvc784
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.410        0.000                      0                 1748        0.017        0.000                      0                 1748        3.738        0.000                       0                   771  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.238}      10.476          95.456          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            7.410        0.000                      0                 1748        0.017        0.000                      0                 1748        3.738        0.000                       0                   771  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.956ns (34.064%)  route 1.850ns (65.936%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 11.500 - 10.476 ) 
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.198ns, distribution 0.759ns)
  Clock Net Delay (Destination): 0.864ns (routing 0.177ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.957     1.156    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG
    PS8_X0Y0             PS8                                          r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[0])
                                                      0.684     1.840 f  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WSTRB[0]
                         net (fo=4, routed)           0.745     2.585    <hidden>
    SLICE_X4Y137         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.707 f  <hidden>
                         net (fo=7, routed)           0.461     3.168    <hidden>
    SLICE_X2Y137         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.318 r  <hidden>
                         net (fo=12, routed)          0.645     3.962    <hidden>
    SLICE_X4Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.864    11.500    <hidden>
    SLICE_X4Y134         FDRE                                         r  <hidden>
                         clock pessimism              0.095    11.594    
                         clock uncertainty           -0.161    11.434    
    SLICE_X4Y134         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.373    <hidden>
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.956ns (34.064%)  route 1.850ns (65.936%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 11.500 - 10.476 ) 
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.198ns, distribution 0.759ns)
  Clock Net Delay (Destination): 0.864ns (routing 0.177ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.957     1.156    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG
    PS8_X0Y0             PS8                                          r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[0])
                                                      0.684     1.840 f  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WSTRB[0]
                         net (fo=4, routed)           0.745     2.585    <hidden>
    SLICE_X4Y137         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.707 f  <hidden>
                         net (fo=7, routed)           0.461     3.168    <hidden>
    SLICE_X2Y137         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.318 r  <hidden>
                         net (fo=12, routed)          0.645     3.962    <hidden>
    SLICE_X4Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.864    11.500    <hidden>
    SLICE_X4Y134         FDRE                                         r  <hidden>
                         clock pessimism              0.095    11.594    
                         clock uncertainty           -0.161    11.434    
    SLICE_X4Y134         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    11.373    <hidden>
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.749ns (26.750%)  route 2.051ns (73.250%))
  Logic Levels:           8  (CARRY8=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 11.500 - 10.476 ) 
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.198ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.864ns (routing 0.177ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.994     1.193    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.273 f  <hidden>
                         net (fo=9, routed)           0.439     1.712    <hidden>
    SLICE_X3Y134         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     1.810 r  <hidden>
                         net (fo=2, routed)           0.343     2.153    <hidden>
    SLICE_X2Y131         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.188 r  <hidden>
                         net (fo=3, routed)           0.215     2.403    <hidden>
    SLICE_X2Y134         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.526 r  <hidden>
                         net (fo=1, routed)           0.008     2.534    <hidden>
    SLICE_X2Y134         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     2.587 r  <hidden>
                         net (fo=1, routed)           0.219     2.806    <hidden>
    SLICE_X4Y134         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.907 f  <hidden>
                         net (fo=1, routed)           0.098     3.005    <hidden>
    SLICE_X4Y135         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.128 f  <hidden>
                         net (fo=1, routed)           0.266     3.394    <hidden>
    SLICE_X2Y136         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.430 r  <hidden>
                         net (fo=12, routed)          0.404     3.834    <hidden>
    SLICE_X4Y134         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.934 r  <hidden>
                         net (fo=1, routed)           0.059     3.993    <hidden>
    SLICE_X4Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.864    11.500    <hidden>
    SLICE_X4Y134         FDRE                                         r  <hidden>
                         clock pessimism              0.094    11.594    
                         clock uncertainty           -0.161    11.434    
    SLICE_X4Y134         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.459    <hidden>
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.748ns (27.111%)  route 2.011ns (72.889%))
  Logic Levels:           8  (CARRY8=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 11.500 - 10.476 ) 
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.198ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.864ns (routing 0.177ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.994     1.193    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.273 f  <hidden>
                         net (fo=9, routed)           0.439     1.712    <hidden>
    SLICE_X3Y134         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     1.810 r  <hidden>
                         net (fo=2, routed)           0.343     2.153    <hidden>
    SLICE_X2Y131         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.188 r  <hidden>
                         net (fo=3, routed)           0.215     2.403    <hidden>
    SLICE_X2Y134         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.526 r  <hidden>
                         net (fo=1, routed)           0.008     2.534    <hidden>
    SLICE_X2Y134         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     2.587 r  <hidden>
                         net (fo=1, routed)           0.219     2.806    <hidden>
    SLICE_X4Y134         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.907 f  <hidden>
                         net (fo=1, routed)           0.098     3.005    <hidden>
    SLICE_X4Y135         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.128 f  <hidden>
                         net (fo=1, routed)           0.266     3.394    <hidden>
    SLICE_X2Y136         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.430 r  <hidden>
                         net (fo=12, routed)          0.351     3.781    <hidden>
    SLICE_X4Y134         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.880 r  <hidden>
                         net (fo=1, routed)           0.072     3.952    <hidden>
    SLICE_X4Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.864    11.500    <hidden>
    SLICE_X4Y134         FDRE                                         r  <hidden>
                         clock pessimism              0.094    11.594    
                         clock uncertainty           -0.161    11.434    
    SLICE_X4Y134         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.459    <hidden>
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.686ns (25.100%)  route 2.047ns (74.900%))
  Logic Levels:           8  (CARRY8=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 11.500 - 10.476 ) 
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.198ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.864ns (routing 0.177ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.994     1.193    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.273 f  <hidden>
                         net (fo=9, routed)           0.439     1.712    <hidden>
    SLICE_X3Y134         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     1.810 r  <hidden>
                         net (fo=2, routed)           0.343     2.153    <hidden>
    SLICE_X2Y131         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.188 r  <hidden>
                         net (fo=3, routed)           0.215     2.403    <hidden>
    SLICE_X2Y134         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.526 r  <hidden>
                         net (fo=1, routed)           0.008     2.534    <hidden>
    SLICE_X2Y134         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     2.587 r  <hidden>
                         net (fo=1, routed)           0.219     2.806    <hidden>
    SLICE_X4Y134         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.907 f  <hidden>
                         net (fo=1, routed)           0.098     3.005    <hidden>
    SLICE_X4Y135         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.128 f  <hidden>
                         net (fo=1, routed)           0.266     3.394    <hidden>
    SLICE_X2Y136         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.430 r  <hidden>
                         net (fo=12, routed)          0.387     3.817    <hidden>
    SLICE_X4Y135         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     3.854 r  <hidden>
                         net (fo=1, routed)           0.072     3.926    <hidden>
    SLICE_X4Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.864    11.500    <hidden>
    SLICE_X4Y135         FDRE                                         r  <hidden>
                         clock pessimism              0.094    11.594    
                         clock uncertainty           -0.161    11.434    
    SLICE_X4Y135         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.459    <hidden>
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.773ns (28.899%)  route 1.902ns (71.101%))
  Logic Levels:           8  (CARRY8=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.491 - 10.476 ) 
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.198ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.177ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.994     1.193    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.273 f  <hidden>
                         net (fo=9, routed)           0.439     1.712    <hidden>
    SLICE_X3Y134         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     1.810 r  <hidden>
                         net (fo=2, routed)           0.343     2.153    <hidden>
    SLICE_X2Y131         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.188 r  <hidden>
                         net (fo=3, routed)           0.215     2.403    <hidden>
    SLICE_X2Y134         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.526 r  <hidden>
                         net (fo=1, routed)           0.008     2.534    <hidden>
    SLICE_X2Y134         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     2.587 r  <hidden>
                         net (fo=1, routed)           0.219     2.806    <hidden>
    SLICE_X4Y134         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.907 f  <hidden>
                         net (fo=1, routed)           0.098     3.005    <hidden>
    SLICE_X4Y135         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.128 f  <hidden>
                         net (fo=1, routed)           0.266     3.394    <hidden>
    SLICE_X2Y136         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.430 r  <hidden>
                         net (fo=12, routed)          0.265     3.695    <hidden>
    SLICE_X3Y134         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     3.819 r  <hidden>
                         net (fo=1, routed)           0.049     3.868    <hidden>
    SLICE_X3Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.855    11.491    <hidden>
    SLICE_X3Y134         FDRE                                         r  <hidden>
                         clock pessimism              0.095    11.585    
                         clock uncertainty           -0.161    11.425    
    SLICE_X3Y134         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.450    <hidden>
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.956ns (36.395%)  route 1.671ns (63.605%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 11.493 - 10.476 ) 
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.198ns, distribution 0.759ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.177ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.957     1.156    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG
    PS8_X0Y0             PS8                                          r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[0])
                                                      0.684     1.840 f  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WSTRB[0]
                         net (fo=4, routed)           0.745     2.585    <hidden>
    SLICE_X4Y137         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.707 f  <hidden>
                         net (fo=7, routed)           0.461     3.168    <hidden>
    SLICE_X2Y137         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.318 r  <hidden>
                         net (fo=12, routed)          0.465     3.783    <hidden>
    SLICE_X3Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.857    11.493    <hidden>
    SLICE_X3Y134         FDRE                                         r  <hidden>
                         clock pessimism              0.095    11.587    
                         clock uncertainty           -0.161    11.427    
    SLICE_X3Y134         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.367    <hidden>
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.956ns (36.858%)  route 1.638ns (63.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 11.491 - 10.476 ) 
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.198ns, distribution 0.759ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.177ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.957     1.156    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG
    PS8_X0Y0             PS8                                          r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[0])
                                                      0.684     1.840 f  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WSTRB[0]
                         net (fo=4, routed)           0.745     2.585    <hidden>
    SLICE_X4Y137         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.707 f  <hidden>
                         net (fo=7, routed)           0.461     3.168    <hidden>
    SLICE_X2Y137         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.318 r  <hidden>
                         net (fo=12, routed)          0.432     3.750    <hidden>
    SLICE_X3Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.855    11.491    <hidden>
    SLICE_X3Y134         FDRE                                         r  <hidden>
                         clock pessimism              0.095    11.585    
                         clock uncertainty           -0.161    11.425    
    SLICE_X3Y134         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    11.365    <hidden>
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.956ns (36.980%)  route 1.629ns (63.020%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 11.500 - 10.476 ) 
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.198ns, distribution 0.759ns)
  Clock Net Delay (Destination): 0.864ns (routing 0.177ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.957     1.156    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG
    PS8_X0Y0             PS8                                          r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[0])
                                                      0.684     1.840 f  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WSTRB[0]
                         net (fo=4, routed)           0.745     2.585    <hidden>
    SLICE_X4Y137         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.707 f  <hidden>
                         net (fo=7, routed)           0.461     3.168    <hidden>
    SLICE_X2Y137         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.318 r  <hidden>
                         net (fo=12, routed)          0.423     3.741    <hidden>
    SLICE_X4Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.864    11.500    <hidden>
    SLICE_X4Y135         FDRE                                         r  <hidden>
                         clock pessimism              0.095    11.594    
                         clock uncertainty           -0.161    11.434    
    SLICE_X4Y135         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.373    <hidden>
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.476ns  (clk_pl_0 rise@10.476ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.774ns (29.405%)  route 1.858ns (70.595%))
  Logic Levels:           8  (CARRY8=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.023ns = ( 11.499 - 10.476 ) 
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.198ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.177ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.994     1.193    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.273 f  <hidden>
                         net (fo=9, routed)           0.439     1.712    <hidden>
    SLICE_X3Y134         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     1.810 r  <hidden>
                         net (fo=2, routed)           0.343     2.153    <hidden>
    SLICE_X2Y131         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.188 r  <hidden>
                         net (fo=3, routed)           0.215     2.403    <hidden>
    SLICE_X2Y134         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.526 r  <hidden>
                         net (fo=1, routed)           0.008     2.534    <hidden>
    SLICE_X2Y134         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     2.587 r  <hidden>
                         net (fo=1, routed)           0.219     2.806    <hidden>
    SLICE_X4Y134         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.907 f  <hidden>
                         net (fo=1, routed)           0.098     3.005    <hidden>
    SLICE_X4Y135         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.128 f  <hidden>
                         net (fo=1, routed)           0.266     3.394    <hidden>
    SLICE_X2Y136         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.430 r  <hidden>
                         net (fo=12, routed)          0.212     3.643    <hidden>
    SLICE_X1Y135         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.768 r  <hidden>
                         net (fo=1, routed)           0.058     3.826    <hidden>
    SLICE_X1Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.476    10.476 r  
    PS8_X0Y0             PS8                          0.000    10.476 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.611    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.636 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.863    11.499    <hidden>
    SLICE_X1Y135         FDRE                                         r  <hidden>
                         clock pessimism              0.094    11.593    
                         clock uncertainty           -0.161    11.433    
    SLICE_X1Y135         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.458    <hidden>
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.868ns (routing 0.177ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.198ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.868     1.028    <hidden>
    SLICE_X2Y132         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.089 r  <hidden>
                         net (fo=2, routed)           0.069     1.158    <hidden>
    SLICE_X2Y130         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.023     1.222    <hidden>
    SLICE_X2Y130         FDRE                                         r  <hidden>
                         clock pessimism             -0.143     1.079    
    SLICE_X2Y130         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.141    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.552ns (routing 0.110ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.123ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.552     0.663    <hidden>
    SLICE_X7Y138         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.702 r  <hidden>
                         net (fo=1, routed)           0.033     0.735    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_araddr[0]
    SLICE_X7Y138         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.635     0.773    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X7Y138         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/axi_araddr_reg[2]/C
                         clock pessimism             -0.104     0.669    
    SLICE_X7Y138         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.716    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.059ns (43.665%)  route 0.076ns (56.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.868ns (routing 0.177ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.198ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.868     1.028    <hidden>
    SLICE_X2Y132         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.087 r  <hidden>
                         net (fo=2, routed)           0.076     1.163    <hidden>
    SLICE_X2Y130         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.023     1.222    <hidden>
    SLICE_X2Y130         FDRE                                         r  <hidden>
                         clock pessimism             -0.143     1.079    
    SLICE_X2Y130         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.141    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.059ns (43.253%)  route 0.077ns (56.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.871ns (routing 0.177ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.198ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.871     1.031    <hidden>
    SLICE_X6Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.090 r  <hidden>
                         net (fo=2, routed)           0.077     1.168    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_wdata[22]
    SLICE_X6Y133         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.026     1.225    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y133         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[22]/C
                         clock pessimism             -0.144     1.081    
    SLICE_X6Y133         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.143    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.057ns (41.007%)  route 0.082ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.875ns (routing 0.177ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.198ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.875     1.035    <hidden>
    SLICE_X5Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.092 r  <hidden>
                         net (fo=2, routed)           0.082     1.174    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_wdata[26]
    SLICE_X5Y133         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.031     1.230    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y133         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[26]/C
                         clock pessimism             -0.144     1.086    
    SLICE_X5Y133         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.146    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.857ns (routing 0.177ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.198ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.857     1.017    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.075 r  <hidden>
                         net (fo=2, routed)           0.071     1.146    <hidden>
    SLICE_X0Y133         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.000     1.199    <hidden>
    SLICE_X0Y133         FDRE                                         r  <hidden>
                         clock pessimism             -0.145     1.055    
    SLICE_X0Y133         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.117    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.058ns (40.767%)  route 0.084ns (59.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.875ns (routing 0.177ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.198ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.875     1.035    <hidden>
    SLICE_X5Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.093 r  <hidden>
                         net (fo=2, routed)           0.084     1.178    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_wdata[31]
    SLICE_X5Y133         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.031     1.230    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y133         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[31]/C
                         clock pessimism             -0.144     1.086    
    SLICE_X5Y133         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.148    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.058ns (40.978%)  route 0.084ns (59.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.876ns (routing 0.177ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.198ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.876     1.036    <hidden>
    SLICE_X5Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.094 r  <hidden>
                         net (fo=2, routed)           0.084     1.178    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_wdata[25]
    SLICE_X5Y134         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.031     1.230    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y134         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[25]/C
                         clock pessimism             -0.144     1.086    
    SLICE_X5Y134         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.148    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.553ns (routing 0.110ns, distribution 0.443ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.123ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.553     0.664    <hidden>
    SLICE_X0Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.703 r  <hidden>
                         net (fo=1, routed)           0.023     0.726    <hidden>
    SLICE_X0Y137         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     0.746 r  <hidden>
                         net (fo=1, routed)           0.006     0.752    <hidden>
    SLICE_X0Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.633     0.771    <hidden>
    SLICE_X0Y137         FDRE                                         r  <hidden>
                         clock pessimism             -0.099     0.672    
    SLICE_X0Y137         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.719    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.965%)  route 0.046ns (54.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.551ns (routing 0.110ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.123ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.551     0.662    <hidden>
    SLICE_X0Y142         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.701 r  <hidden>
                         net (fo=4, routed)           0.046     0.746    <hidden>
    SLICE_X0Y142         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.634     0.772    <hidden>
    SLICE_X0Y142         FDRE                                         r  <hidden>
                         clock pessimism             -0.105     0.668    
    SLICE_X0Y142         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.714    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.238 }
Period(ns):         10.476
Sources:            { codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.476      7.476      PS8_X0Y0      codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.476      9.412      SLICE_X9Y144  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.476      9.412      SLICE_X5Y129  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X6Y141  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X6Y141  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X5Y143  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_write_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X5Y143  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_write_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X5Y130  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X7Y130  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[10]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.476      9.926      SLICE_X8Y130  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[11]/C
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.238       3.738      PS8_X0Y0      codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.238       3.738      PS8_X0Y0      codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y144  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y144  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X5Y129  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X5Y129  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X6Y141  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[0]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X6Y141  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[0]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X6Y141  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[1]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X6Y141  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[1]/C
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.238       3.738      PS8_X0Y0      codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.238       3.738      PS8_X0Y0      codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y144  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X9Y144  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X5Y129  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.238       4.706      SLICE_X5Y129  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X6Y141  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[0]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X6Y141  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[0]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X6Y141  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[1]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.238       4.963      SLICE_X6Y141  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.152ns (13.463%)  route 0.977ns (86.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.877ns (routing 0.177ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.820     0.820    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ext_reset_in
    SLICE_X5Y133         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.972 r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.157     1.129    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X5Y132         FDRE                                         r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.877     1.037    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X5Y132         FDRE                                         r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.061ns (11.172%)  route 0.485ns (88.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.653ns (routing 0.123ns, distribution 0.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.425     0.425    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ext_reset_in
    SLICE_X5Y133         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.486 r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.060     0.546    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X5Y132         FDRE                                         r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.653     0.791    codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X5Y132         FDRE                                         r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.130ns (16.779%)  route 0.645ns (83.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.029ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.011ns (routing 0.198ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.177ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.011     1.210    codesign_vivado_bd_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X5Y127         FDRE                                         r  codesign_vivado_bd_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.289 f  codesign_vivado_bd_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          0.469     1.758    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X5Y142         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     1.809 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.176     1.985    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X5Y142         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.869     1.029    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X5Y142         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.079ns (10.846%)  route 0.649ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.198ns, distribution 0.792ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.177ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.990     1.189    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.268 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.649     1.918    <hidden>
    SLICE_X7Y147         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.843     1.003    <hidden>
    SLICE_X7Y147         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.079ns (10.846%)  route 0.649ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.198ns, distribution 0.792ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.177ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.990     1.189    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.268 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.649     1.918    <hidden>
    SLICE_X7Y147         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.843     1.003    <hidden>
    SLICE_X7Y147         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.079ns (10.846%)  route 0.649ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.198ns, distribution 0.792ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.177ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.990     1.189    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.268 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.649     1.918    <hidden>
    SLICE_X7Y147         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.843     1.003    <hidden>
    SLICE_X7Y147         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.686ns  (logic 0.079ns (11.517%)  route 0.607ns (88.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.198ns, distribution 0.792ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.177ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.990     1.189    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.268 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.607     1.875    <hidden>
    SLICE_X6Y147         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.855     1.015    <hidden>
    SLICE_X6Y147         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.686ns  (logic 0.079ns (11.517%)  route 0.607ns (88.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.198ns, distribution 0.792ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.177ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.990     1.189    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.268 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.607     1.875    <hidden>
    SLICE_X6Y147         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.855     1.015    <hidden>
    SLICE_X6Y147         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.686ns  (logic 0.079ns (11.517%)  route 0.607ns (88.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.198ns, distribution 0.792ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.177ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.990     1.189    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.268 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.607     1.875    <hidden>
    SLICE_X6Y147         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.855     1.015    <hidden>
    SLICE_X6Y147         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.079ns (11.533%)  route 0.606ns (88.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.198ns, distribution 0.792ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.177ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.990     1.189    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.268 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.606     1.874    <hidden>
    SLICE_X6Y147         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.857     1.017    <hidden>
    SLICE_X6Y147         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.079ns (11.533%)  route 0.606ns (88.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.198ns, distribution 0.792ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.177ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.990     1.189    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.268 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.606     1.874    <hidden>
    SLICE_X6Y147         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.857     1.017    <hidden>
    SLICE_X6Y147         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.079ns (11.533%)  route 0.606ns (88.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.198ns, distribution 0.792ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.177ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.990     1.189    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.268 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.606     1.874    <hidden>
    SLICE_X6Y147         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.857     1.017    <hidden>
    SLICE_X6Y147         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.577%)  route 0.120ns (75.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.110ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.123ns, distribution 0.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.550     0.661    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.700 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.120     0.819    <hidden>
    SLICE_X6Y142         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.645     0.783    <hidden>
    SLICE_X6Y142         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.577%)  route 0.120ns (75.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.110ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.123ns, distribution 0.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.550     0.661    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.700 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.120     0.819    <hidden>
    SLICE_X6Y142         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.645     0.783    <hidden>
    SLICE_X6Y142         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.577%)  route 0.120ns (75.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.110ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.123ns, distribution 0.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.550     0.661    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.700 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.120     0.819    <hidden>
    SLICE_X6Y142         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.645     0.783    <hidden>
    SLICE_X6Y142         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.039ns (21.164%)  route 0.145ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.110ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.123ns, distribution 0.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.550     0.661    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.700 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.145     0.845    <hidden>
    SLICE_X4Y143         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.637     0.775    <hidden>
    SLICE_X4Y143         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.039ns (21.164%)  route 0.145ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.110ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.123ns, distribution 0.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.550     0.661    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.700 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.145     0.845    <hidden>
    SLICE_X4Y143         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.637     0.775    <hidden>
    SLICE_X4Y143         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.039ns (21.164%)  route 0.145ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.110ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.123ns, distribution 0.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.550     0.661    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.700 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.145     0.845    <hidden>
    SLICE_X4Y143         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.637     0.775    <hidden>
    SLICE_X4Y143         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.815%)  route 0.168ns (81.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.110ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.123ns, distribution 0.512ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.550     0.661    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.700 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.168     0.868    <hidden>
    SLICE_X4Y144         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.635     0.773    <hidden>
    SLICE_X4Y144         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.815%)  route 0.168ns (81.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.110ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.123ns, distribution 0.512ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.550     0.661    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.700 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.168     0.868    <hidden>
    SLICE_X4Y144         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.635     0.773    <hidden>
    SLICE_X4Y144         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.815%)  route 0.168ns (81.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.110ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.123ns, distribution 0.512ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.550     0.661    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.700 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.168     0.868    <hidden>
    SLICE_X4Y144         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.635     0.773    <hidden>
    SLICE_X4Y144         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.039ns (18.699%)  route 0.170ns (81.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.110ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.123ns, distribution 0.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.550     0.661    codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y143         FDRE                                         r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.700 r  codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.170     0.869    <hidden>
    SLICE_X3Y143         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.632     0.770    <hidden>
    SLICE_X3Y143         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.589ns  (logic 1.323ns (28.834%)  route 3.266ns (71.166%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.020ns (routing 0.198ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.020     1.219    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y134         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.299 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/Q
                         net (fo=3, routed)           0.439     1.738    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[21]
    SLICE_X7Y133         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.835 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__1_i_3/O
                         net (fo=1, routed)           0.011     1.846    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[42][5]
    SLICE_X7Y133         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.001 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.027    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.130 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[6]
                         net (fo=2, routed)           2.790     4.920    sum_leds_OBUF[30]
    AG6                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.888     5.808 r  sum_leds_OBUF[30]_inst/O
                         net (fo=0)                   0.000     5.808    sum_leds[30]
    AG6                                                               r  sum_leds[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.494ns  (logic 1.337ns (29.743%)  route 3.157ns (70.257%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.020ns (routing 0.198ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.020     1.219    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y134         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.299 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/Q
                         net (fo=3, routed)           0.439     1.738    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[21]
    SLICE_X7Y133         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.835 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__1_i_3/O
                         net (fo=1, routed)           0.011     1.846    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[42][5]
    SLICE_X7Y133         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.001 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.027    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.143 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[7]
                         net (fo=2, routed)           2.681     4.824    sum_leds_OBUF[31]
    AG5                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.889     5.713 r  sum_leds_OBUF[31]_inst/O
                         net (fo=0)                   0.000     5.713    sum_leds[31]
    AG5                                                               r  sum_leds[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.438ns  (logic 1.336ns (30.097%)  route 3.102ns (69.903%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.020ns (routing 0.198ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.020     1.219    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y134         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.299 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/Q
                         net (fo=3, routed)           0.439     1.738    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[21]
    SLICE_X7Y133         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.835 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__1_i_3/O
                         net (fo=1, routed)           0.011     1.846    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[42][5]
    SLICE_X7Y133         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.001 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.027    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.143 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[5]
                         net (fo=2, routed)           2.626     4.769    sum_leds_OBUF[29]
    AF6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     5.657 r  sum_leds_OBUF[29]_inst/O
                         net (fo=0)                   0.000     5.657    sum_leds[29]
    AF6                                                               r  sum_leds[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.435ns  (logic 1.306ns (29.444%)  route 3.129ns (70.556%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.020ns (routing 0.198ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.020     1.219    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y134         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.299 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/Q
                         net (fo=3, routed)           0.439     1.738    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[21]
    SLICE_X7Y133         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.835 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__1_i_3/O
                         net (fo=1, routed)           0.011     1.846    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[42][5]
    SLICE_X7Y133         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.001 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.027    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.113 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[4]
                         net (fo=2, routed)           2.653     4.766    sum_leds_OBUF[28]
    AF7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.888     5.654 r  sum_leds_OBUF[28]_inst/O
                         net (fo=0)                   0.000     5.654    sum_leds[28]
    AF7                                                               r  sum_leds[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.417ns  (logic 1.431ns (32.404%)  route 2.986ns (67.596%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.032ns (routing 0.198ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.032     1.231    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y130         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.310 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[0]/Q
                         net (fo=2, routed)           0.234     1.544    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[0]
    SLICE_X7Y131         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     1.693 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_8/O
                         net (fo=1, routed)           0.009     1.702    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[0]
    SLICE_X7Y131         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.892 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     1.918    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.933 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.959    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0_n_0
    SLICE_X7Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.075 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/O[5]
                         net (fo=2, routed)           2.691     4.766    sum_leds_OBUF[21]
    AD1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.882     5.648 r  sum_leds_OBUF[21]_inst/O
                         net (fo=0)                   0.000     5.648    sum_leds[21]
    AD1                                                               r  sum_leds[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.412ns  (logic 1.190ns (26.965%)  route 3.222ns (73.035%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.032ns (routing 0.198ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.032     1.231    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y130         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.310 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[0]/Q
                         net (fo=2, routed)           0.234     1.544    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[0]
    SLICE_X7Y131         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     1.693 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_8/O
                         net (fo=1, routed)           0.009     1.702    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[0]
    SLICE_X7Y131         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     1.796 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/O[1]
                         net (fo=2, routed)           2.979     4.775    sum_leds_OBUF[1]
    AE7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.868     5.643 r  sum_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.643    sum_leds[1]
    AE7                                                               r  sum_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.422ns  (logic 1.275ns (28.841%)  route 3.147ns (71.159%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.020ns (routing 0.198ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.020     1.219    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y134         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.299 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/Q
                         net (fo=3, routed)           0.439     1.738    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[21]
    SLICE_X7Y133         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.835 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__1_i_3/O
                         net (fo=1, routed)           0.011     1.846    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[42][5]
    SLICE_X7Y133         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.001 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.027    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.103 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[1]
                         net (fo=2, routed)           2.670     4.773    sum_leds_OBUF[25]
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.867     5.641 r  sum_leds_OBUF[25]_inst/O
                         net (fo=0)                   0.000     5.641    sum_leds[25]
    AC3                                                               r  sum_leds[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.418ns  (logic 1.272ns (28.794%)  route 3.146ns (71.206%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.020ns (routing 0.198ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.020     1.219    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y134         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.299 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/Q
                         net (fo=3, routed)           0.439     1.738    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[21]
    SLICE_X7Y133         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.835 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__1_i_3/O
                         net (fo=1, routed)           0.011     1.846    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[42][5]
    SLICE_X7Y133         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.001 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.027    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.094 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[2]
                         net (fo=2, routed)           2.670     4.764    sum_leds_OBUF[26]
    AD5                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.873     5.637 r  sum_leds_OBUF[26]_inst/O
                         net (fo=0)                   0.000     5.637    sum_leds[26]
    AD5                                                               r  sum_leds[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.385ns  (logic 1.287ns (29.344%)  route 3.098ns (70.656%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.020ns (routing 0.198ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.020     1.219    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y134         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.299 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[21]/Q
                         net (fo=3, routed)           0.439     1.738    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[21]
    SLICE_X7Y133         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.835 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__1_i_3/O
                         net (fo=1, routed)           0.011     1.846    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[42][5]
    SLICE_X7Y133         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.001 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.027    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1_n_0
    SLICE_X7Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.109 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__2/O[3]
                         net (fo=2, routed)           2.622     4.731    sum_leds_OBUF[27]
    AD4                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.873     5.604 r  sum_leds_OBUF[27]_inst/O
                         net (fo=0)                   0.000     5.604    sum_leds[27]
    AD4                                                               r  sum_leds[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.329ns  (logic 1.372ns (31.687%)  route 2.957ns (68.313%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.032ns (routing 0.198ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         1.032     1.231    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y130         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.310 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[0]/Q
                         net (fo=2, routed)           0.234     1.544    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[0]
    SLICE_X7Y131         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     1.693 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_8/O
                         net (fo=1, routed)           0.009     1.702    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[0]
    SLICE_X7Y131         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.892 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/CO[7]
                         net (fo=1, routed)           0.026     1.918    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry_n_0
    SLICE_X7Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.933 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.959    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0_n_0
    SLICE_X7Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.015 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/O[0]
                         net (fo=2, routed)           2.662     4.677    sum_leds_OBUF[16]
    AB1                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.883     5.560 r  sum_leds_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.560    sum_leds[16]
    AB1                                                               r  sum_leds[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 0.468ns (27.669%)  route 1.223ns (72.331%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.567ns (routing 0.110ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.567     0.678    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y131         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.717 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[5]/Q
                         net (fo=3, routed)           0.069     0.785    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[5]
    SLICE_X7Y131         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.031     0.816 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/O[6]
                         net (fo=2, routed)           1.155     1.971    sum_leds_OBUF[6]
    AG1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.398     2.369 r  sum_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.369    sum_leds[6]
    AG1                                                               r  sum_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 0.466ns (27.465%)  route 1.231ns (72.535%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.110ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.562     0.673    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X7Y130         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.713 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[12]/Q
                         net (fo=3, routed)           0.055     0.768    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[12]
    SLICE_X7Y132         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     0.782 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__0_i_4/O
                         net (fo=1, routed)           0.007     0.789    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[34][4]
    SLICE_X7Y132         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     0.806 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[4]
                         net (fo=2, routed)           1.169     1.975    sum_leds_OBUF[12]
    AG3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.395     2.370 r  sum_leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.370    sum_leds[12]
    AG3                                                               r  sum_leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 0.434ns (25.402%)  route 1.275ns (74.598%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.564ns (routing 0.110ns, distribution 0.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.564     0.675    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y133         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.714 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[22]/Q
                         net (fo=3, routed)           0.059     0.773    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[22]
    SLICE_X7Y133         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.034     0.807 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__1/O[7]
                         net (fo=2, routed)           1.216     2.023    sum_leds_OBUF[23]
    AB3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.361     2.384 r  sum_leds_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.384    sum_leds[23]
    AB3                                                               r  sum_leds[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 0.462ns (26.939%)  route 1.254ns (73.061%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.110ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.562     0.673    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X7Y130         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.713 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[9]/Q
                         net (fo=3, routed)           0.055     0.768    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[9]
    SLICE_X7Y132         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.783 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__0_i_7/O
                         net (fo=1, routed)           0.007     0.790    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[34][1]
    SLICE_X7Y132         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.807 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[1]
                         net (fo=2, routed)           1.192     1.999    sum_leds_OBUF[9]
    AE2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.390     2.389 r  sum_leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.389    sum_leds[9]
    AE2                                                               r  sum_leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 0.472ns (27.552%)  route 1.242ns (72.448%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.567ns (routing 0.110ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.567     0.678    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X5Y131         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.717 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[5]/Q
                         net (fo=3, routed)           0.057     0.773    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/Q[5]
    SLICE_X7Y131         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     0.787 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry_i_3/O
                         net (fo=1, routed)           0.009     0.796    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/S[5]
    SLICE_X7Y131         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     0.813 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/O[5]
                         net (fo=2, routed)           1.177     1.990    sum_leds_OBUF[5]
    AE4                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.402     2.392 r  sum_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.392    sum_leds[5]
    AE4                                                               r  sum_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 0.496ns (28.794%)  route 1.227ns (71.206%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.110ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.562     0.673    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y131         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.713 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[3]/Q
                         net (fo=3, routed)           0.089     0.802    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[3]
    SLICE_X7Y131         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     0.852 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/O[4]
                         net (fo=2, routed)           1.138     1.989    sum_leds_OBUF[4]
    AH1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.406     2.396 r  sum_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.396    sum_leds[4]
    AH1                                                               r  sum_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.466ns (26.965%)  route 1.261ns (73.035%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.110ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.562     0.673    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X7Y130         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.713 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[12]/Q
                         net (fo=3, routed)           0.067     0.780    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[12]
    SLICE_X7Y132         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.031     0.811 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[5]
                         net (fo=2, routed)           1.194     2.005    sum_leds_OBUF[13]
    AH3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.395     2.400 r  sum_leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.400    sum_leds[13]
    AH3                                                               r  sum_leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 0.463ns (26.765%)  route 1.267ns (73.235%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.110ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.562     0.673    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X7Y130         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.713 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[9]/Q
                         net (fo=3, routed)           0.066     0.779    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[9]
    SLICE_X7Y132         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.030     0.809 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[2]
                         net (fo=2, routed)           1.201     2.010    sum_leds_OBUF[10]
    AE3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.393     2.403 r  sum_leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.403    sum_leds[10]
    AE3                                                               r  sum_leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 0.483ns (27.758%)  route 1.256ns (72.242%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.559ns (routing 0.110ns, distribution 0.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.559     0.670    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X8Y131         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.709 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b_reg[15]/Q
                         net (fo=2, routed)           0.071     0.780    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[15]
    SLICE_X7Y132         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.803 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/sum_carry__0_i_1/O
                         net (fo=1, routed)           0.008     0.811    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/gen_single_rank.data_reg[34][7]
    SLICE_X7Y132         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.828 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry__0/O[7]
                         net (fo=2, routed)           1.177     2.004    sum_leds_OBUF[15]
    AH4                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.404     2.408 r  sum_leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.408    sum_leds[15]
    AH4                                                               r  sum_leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.238ns period=10.476ns})
  Destination:            sum_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 0.463ns (26.672%)  route 1.274ns (73.328%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.110ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=771, routed)         0.562     0.673    codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/s00_axi_half_adder_aclk
    SLICE_X6Y131         FDRE                                         r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.713 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/a_reg[6]/Q
                         net (fo=3, routed)           0.058     0.771    codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/Q[6]
    SLICE_X7Y131         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.034     0.805 r  codesign_vivado_bd_i/axi4_half_adder_1/inst/half_adder_instance/sum_carry/O[7]
                         net (fo=2, routed)           1.216     2.020    sum_leds_OBUF[7]
    AF2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.389     2.410 r  sum_leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.410    sum_leds[7]
    AF2                                                               r  sum_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------





