#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun  3 11:11:57 2020
# Process ID: 12376
# Current directory: C:/eFPGA/23_AXI_MATH_BLOCK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13308 C:\eFPGA\23_AXI_MATH_BLOCK\23_AXI_MATH_BLOCK.xpr
# Log file: C:/eFPGA/23_AXI_MATH_BLOCK/vivado.log
# Journal file: C:/eFPGA/23_AXI_MATH_BLOCK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/23_AXI_MATH_BLOCK/23_AXI_MATH_BLOCK.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
