// Seed: 3208657451
module module_0;
  assign id_1 = 1;
  logic [7:0] id_2;
  module_3 modCall_1 ();
  assign id_1 = id_1;
  id_3(
      .id_0(id_1), .id_1(1 - 1), .id_2("")
  );
  assign id_2[1] = id_2;
  id_4(
      id_3
  );
  wire id_5;
  wire id_6;
endmodule
module module_1;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1[1'd0] = id_1;
  module_0 modCall_1 ();
endmodule
module module_3;
  tri  id_1 = (1'h0), id_2;
  wire id_3;
  specify
    (posedge id_4[1] => (id_5 +: 1)) = (1'b0, id_1, id_5(1'b0, id_2, 1), 1'd0, 1'b0);
  endspecify
endmodule
