Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4_sdx (lin64) Build 1806307 Thu Mar  9 15:24:27 MST 2017
| Date             : Thu Oct 26 12:03:54 2017
| Host             : spl103 running 64-bit CentOS release 6.9 (Final)
| Command          : report_power -file pe_cu_power_routed.rpt -pb pe_cu_power_summary_routed.pb -rpx pe_cu_power_routed.rpx
| Design           : pe_cu
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 13.810 (Junction temp exceeded!) |
| Dynamic (W)              | 12.761                           |
| Device Static (W)        | 1.049                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     4.363 |      895 |       --- |             --- |
|   LUT as Logic |     4.357 |      698 |     53200 |            1.31 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       16 |       --- |             --- |
| Signals        |     5.395 |     1173 |       --- |             --- |
| Block RAM      |     1.227 |        4 |       140 |            2.86 |
| I/O            |     1.776 |       46 |       200 |           23.00 |
| Static Power   |     1.049 |          |           |                 |
| Total          |    13.810 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    11.365 |      11.062 |      0.303 |
| Vccaux    |       1.800 |     0.233 |       0.133 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.772 |       0.771 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.102 |       0.071 |      0.031 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| pe_cu                                        |    12.761 |
|   y1                                         |     0.552 |
|     U0                                       |     0.552 |
|       inst_blk_mem_gen                       |     0.552 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.552 |
|           valid.cstr                         |     0.552 |
|             ramloop[0].ram.r                 |     0.552 |
|               prim_init.ram                  |     0.552 |
|   y2                                         |     0.637 |
|     U0                                       |     0.637 |
|       inst_blk_mem_gen                       |     0.637 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.637 |
|           valid.cstr                         |     0.637 |
|             ramloop[0].ram.r                 |     0.637 |
|               prim_init.ram                  |     0.637 |
|   y3                                         |     0.541 |
|     U0                                       |     0.541 |
|       inst_blk_mem_gen                       |     0.541 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.541 |
|           valid.cstr                         |     0.541 |
|             ramloop[0].ram.r                 |     0.541 |
|               prim_init.ram                  |     0.541 |
|   y4                                         |     0.660 |
|     U0                                       |     0.660 |
|       inst_blk_mem_gen                       |     0.660 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.660 |
|           valid.cstr                         |     0.660 |
|             ramloop[0].ram.r                 |     0.660 |
|               prim_init.ram                  |     0.660 |
|   y5                                         |     0.683 |
|     U0                                       |     0.683 |
|       inst_blk_mem_gen                       |     0.683 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.683 |
|           valid.cstr                         |     0.683 |
|             ramloop[0].ram.r                 |     0.683 |
|               prim_init.ram                  |     0.683 |
|   y6                                         |     0.633 |
|     U0                                       |     0.633 |
|       inst_blk_mem_gen                       |     0.633 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.633 |
|           valid.cstr                         |     0.633 |
|             ramloop[0].ram.r                 |     0.633 |
|               prim_init.ram                  |     0.633 |
|   y7                                         |     0.643 |
|     U0                                       |     0.643 |
|       inst_blk_mem_gen                       |     0.643 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.643 |
|           valid.cstr                         |     0.643 |
|             ramloop[0].ram.r                 |     0.643 |
|               prim_init.ram                  |     0.643 |
|   y8                                         |     0.695 |
|     U0                                       |     0.695 |
|       inst_blk_mem_gen                       |     0.695 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.695 |
|           valid.cstr                         |     0.695 |
|             ramloop[0].ram.r                 |     0.695 |
|               prim_init.ram                  |     0.695 |
+----------------------------------------------+-----------+


