
---------- Begin Simulation Statistics ----------
simSeconds                                          2                       # Number of seconds simulated (Second)
simTicks                                 2000000000000                       # Number of ticks simulated (Tick)
finalTick                                7408562716000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  18688.23                       # Real time elapsed on the host (Second)
hostTickRate                                107019241                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8665120                       # Number of bytes of host memory used (Byte)
simInsts                                   2768874298                       # Number of instructions simulated (Count)
simOps                                     2774356976                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   148161                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     148455                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker      1563459                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total      1563459                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker      1563459                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total      1563459                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker        22223                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total        22223                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker        22223                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total        22223                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker    421842000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total    421842000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker    421842000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total    421842000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker      1585682                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total      1585682                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker      1585682                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total      1585682                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.014015                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.014015                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.014015                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.014015                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 18982.225622                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 18982.225622                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 18982.225622                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 18982.225622                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks          383                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total          383                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker        22223                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total        22223                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker        22223                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total        22223                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker    399619000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total    399619000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker    399619000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total    399619000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.014015                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.014015                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.014015                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.014015                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 17982.225622                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 17982.225622                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 17982.225622                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 17982.225622                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements         7533                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker      1563145                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total      1563145                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker        22071                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total        22071                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker    420904000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total    420904000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker      1585216                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total      1585216                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.013923                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.013923                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 19070.454442                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 19070.454442                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker        22071                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total        22071                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker    398833000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total    398833000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.013923                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.013923                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 18070.454442                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 18070.454442                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.WriteReq.hits::processor.cores.core.mmu.dtb.walker          314                       # number of WriteReq hits (Count)
board.cache_hierarchy.dptw_caches.WriteReq.hits::total          314                       # number of WriteReq hits (Count)
board.cache_hierarchy.dptw_caches.WriteReq.misses::processor.cores.core.mmu.dtb.walker          152                       # number of WriteReq misses (Count)
board.cache_hierarchy.dptw_caches.WriteReq.misses::total          152                       # number of WriteReq misses (Count)
board.cache_hierarchy.dptw_caches.WriteReq.missLatency::processor.cores.core.mmu.dtb.walker       938000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.WriteReq.missLatency::total       938000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.WriteReq.accesses::processor.cores.core.mmu.dtb.walker          466                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.WriteReq.accesses::total          466                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.WriteReq.missRate::processor.cores.core.mmu.dtb.walker     0.326180                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.WriteReq.missRate::total     0.326180                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::processor.cores.core.mmu.dtb.walker  6171.052632                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::total  6171.052632                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::processor.cores.core.mmu.dtb.walker          152                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::total          152                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker       786000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::total       786000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.326180                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::total     0.326180                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker  5171.052632                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::total  5171.052632                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse    87.690101                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs      1585682                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs        22071                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    71.844592                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick 5408566014000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker    87.690101                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.685079                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.685079                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           19                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4          109                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses      6364799                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses      6364799                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker        26643                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total        26643                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker        26643                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total        26643                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker         2893                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches.demandMisses::total         2893                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker         2893                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches.overallMisses::total         2893                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker    146499000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMissLatency::total    146499000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker    146499000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMissLatency::total    146499000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker        29536                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total        29536                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker        29536                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total        29536                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.097948                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandMissRate::total     0.097948                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.097948                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMissRate::total     0.097948                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 50639.128932                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 50639.128932                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 50639.128932                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 50639.128932                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.writebacks::writebacks           28                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches.writebacks::total           28                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker         2893                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches.demandMshrMisses::total         2893                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker         2893                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches.overallMshrMisses::total         2893                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker    143606000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMshrMissLatency::total    143606000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker    143606000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMshrMissLatency::total    143606000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.097948                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.097948                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.097948                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.097948                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 49639.128932                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 49639.128932                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 49639.128932                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 49639.128932                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.replacements         1537                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker        26643                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total        26643                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker         2893                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.misses::total         2893                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker    146499000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.missLatency::total    146499000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker        29536                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total        29536                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.097948                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.097948                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 50639.128932                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 50639.128932                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker         2893                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total         2893                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker    143606000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total    143606000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.097948                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.097948                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 49639.128932                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 49639.128932                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse    51.082080                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs        29536                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs         2893                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs    10.209471                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick 5408563034000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker    51.082080                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.399079                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.399079                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.570312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses       121037                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses       121037                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data    771070024                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total    771070024                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data    771070024                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total    771070024                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data      4506962                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total      4506962                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data      4506962                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total      4506962                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data 291243103476                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 291243103476                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data 291243103476                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 291243103476                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data    775576986                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total    775576986                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data    775576986                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total    775576986                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.005811                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.005811                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.005811                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.005811                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 64620.714236                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 64620.714236                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 64620.714236                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 64620.714236                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs         8673                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets         8270                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs         1809                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets          185                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs     4.794362                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets    44.702703                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks      1418333                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total      1418333                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data      2974116                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      2974116                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data      2974116                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      2974116                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data      1532846                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total      1532846                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher       579146                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data      1532846                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total      2111992                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data        14001                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total        14001                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data  81297718962                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total  81297718962                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  58466147806                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data  81297718962                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total 139763866768                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data   1365580000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total   1365580000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.001976                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.001976                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.001976                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.002723                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 53037.108073                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 53037.108073                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 100952.346742                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 53037.108073                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 66176.323948                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 97534.461824                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 97534.461824                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements      2094337                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.missLatency::processor.cores.core.data    662654000                       # number of CleanInvalidReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.missLatency::total    662654000                       # number of CleanInvalidReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.avgMissLatency::processor.cores.core.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMisses::processor.cores.core.data     14690049                       # number of CleanInvalidReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMisses::total     14690049                       # number of CleanInvalidReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMissLatency::processor.cores.core.data 323181944000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMissLatency::total 323181944000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMissRate::processor.cores.core.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.avgMshrMissLatency::processor.cores.core.data 22000.058951                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.CleanInvalidReq.avgMshrMissLatency::total 22000.058951                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher       579146                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total       579146                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  58466147806                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total  58466147806                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 100952.346742                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 100952.346742                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LoadLockedReq.hits::processor.cores.core.data      5257880                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.hits::total      5257880                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.misses::processor.cores.core.data        10037                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.misses::total        10037                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.missLatency::processor.cores.core.data    375305000                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LoadLockedReq.missLatency::total    375305000                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LoadLockedReq.accesses::processor.cores.core.data      5267917                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.accesses::total      5267917                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.missRate::processor.cores.core.data     0.001905                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LoadLockedReq.missRate::total     0.001905                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LoadLockedReq.avgMissLatency::processor.cores.core.data 37392.149049                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LoadLockedReq.avgMissLatency::total 37392.149049                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrHits::processor.cores.core.data         1879                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrHits::total         1879                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMisses::processor.cores.core.data         8158                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMisses::total         8158                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMissLatency::processor.cores.core.data    300461000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMissLatency::total    300461000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMissRate::processor.cores.core.data     0.001549                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMissRate::total     0.001549                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LoadLockedReq.avgMshrMissLatency::processor.cores.core.data 36830.227997                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LoadLockedReq.avgMshrMissLatency::total 36830.227997                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data    384272997                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total    384272997                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data      1612002                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total      1612002                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data  77263034000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total  77263034000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data    385884999                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total    385884999                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.004177                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.004177                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 47929.862370                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 47929.862370                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data       453314                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total       453314                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data      1158688                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total      1158688                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data         9457                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total         9457                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data  55154037000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total  55154037000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data   1365580000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total   1365580000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.003003                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.003003                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 47600.421339                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 47600.421339                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data 144398.857989                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total 144398.857989                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.StoreCondReq.hits::processor.cores.core.data      2644977                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches.StoreCondReq.hits::total      2644977                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches.StoreCondReq.accesses::processor.cores.core.data      2644977                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.StoreCondReq.accesses::total      2644977                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data      2845440                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches.SwapReq.hits::total      2845440                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data        19040                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches.SwapReq.misses::total        19040                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data    376533000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SwapReq.missLatency::total    376533000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data      2864480                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SwapReq.accesses::total      2864480                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.006647                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.006647                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data 19775.892857                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total 19775.892857                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SwapReq.mshrHits::processor.cores.core.data           17                       # number of SwapReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrHits::total           17                       # number of SwapReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data        19023                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total        19023                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrUncacheable::processor.cores.core.data          659                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrUncacheable::total          659                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data    356701000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total    356701000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.006641                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.006641                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data 18751.038217                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total 18751.038217                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data    386797027                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total    386797027                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data      2894960                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total      2894960                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data 213980069476                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total 213980069476                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data    389691987                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total    389691987                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.007429                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.007429                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 73914.689487                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 73914.689487                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data      2520802                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total      2520802                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data       374158                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total       374158                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data         4544                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total         4544                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data  26143681962                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total  26143681962                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000960                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000960                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 69873.374248                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 69873.374248                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses      1532846                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued      1188594                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused        29138                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful       501687                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss          813                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.422084                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.246586                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache       268839                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR       340609                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate       609448                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified      2888237                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit      1229917                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand         5284                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage      1064599                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage          354                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse   511.445156                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs    783986788                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      2123761                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs   369.150195                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick 5408562964000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   127.753936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   383.691220                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.249519                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.749397                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.998916                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          126                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          386                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3          126                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          386                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.246094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.753906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses   6410479033                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses   6410479033                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst    453943702                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total    453943702                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst    453943702                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total    453943702                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst       356475                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total       356475                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst       356475                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total       356475                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst  12816837000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total  12816837000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst  12816837000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total  12816837000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst    454300177                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total    454300177                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst    454300177                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total    454300177                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.000785                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000785                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.000785                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000785                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 35954.378287                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 35954.378287                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 35954.378287                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 35954.378287                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst        49888                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total        49888                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst        49888                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total        49888                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst       306587                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total       306587                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst       306587                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total       306587                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst  10677593000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total  10677593000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst  10677593000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total  10677593000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.000675                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000675                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.000675                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000675                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 34827.285567                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 34827.285567                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 34827.285567                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 34827.285567                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements       306075                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst    453943702                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total    453943702                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst       356475                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total       356475                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst  12816837000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total  12816837000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst    454300177                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total    454300177                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.000785                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000785                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 35954.378287                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 35954.378287                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst        49888                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total        49888                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst       306587                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total       306587                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst  10677593000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total  10677593000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.000675                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000675                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 34827.285567                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 34827.285567                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses       306587                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   511.986934                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs    454250289                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs       306587                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  1481.635846                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick 5408562795000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.986934                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999974                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999974                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          221                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          291                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses   3634708003                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses   3634708003                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadReq         9457                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadResp      2085615                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteReq         4544                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteResp         4544                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WritebackDirty      2258896                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteClean          578                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict      1215391                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::HardPFReq       264011                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeReq        15368                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeResp        15368                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq       338553                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp       338553                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq      2076349                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::SwapReq          659                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::SwapResp          659                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanInvalidReq     14690049                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanInvalidResp     14690049                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::BadAddressError          191                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::InvalidateReq        40611                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::InvalidateResp        40611                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       919249                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     35780065                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.iptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         6590                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        37808                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total     36743712                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     19621568                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port    224061596                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.iptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       140032                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       538944                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total    244362140                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops            1346344                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic     54818688                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples     18505431                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.004487                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     0.074011                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0     18431755     99.60%     99.60% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1        64334      0.35%     99.95% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2         9335      0.05%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::3            7      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            3                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total     18505431                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.reqLayer0.occupancy  22503563104                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer0.occupancy    921158601                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer1.occupancy  21020743598                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer2.occupancy      8724954                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer3.occupancy     66657707                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoop_filter.totRequests     19572832                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests      2438394                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests        46207                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops        29401                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops        27430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops         1971                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches.prefetcher       100203                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores.core.mmu.dtb.walker         4947                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores.core.mmu.itb.walker          683                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores.core.inst       205455                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores.core.data       731188                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::total      1042476                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches.prefetcher       100203                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores.core.mmu.dtb.walker         4947                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores.core.mmu.itb.walker          683                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores.core.inst       205455                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores.core.data       731188                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::total      1042476                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches.prefetcher       478758                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores.core.mmu.dtb.walker         3091                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores.core.mmu.itb.walker         1477                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores.core.inst       101132                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores.core.data       771774                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::total      1356232                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches.prefetcher       478758                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores.core.mmu.dtb.walker         3091                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores.core.mmu.itb.walker         1477                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores.core.inst       101132                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores.core.data       771774                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::total      1356232                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher  55782428845                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores.core.mmu.dtb.walker    266658000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores.core.mmu.itb.walker    128263000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores.core.inst   7785014999                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores.core.data  69445824849                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::total 133408189693                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher  55782428845                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores.core.mmu.dtb.walker    266658000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores.core.mmu.itb.walker    128263000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores.core.inst   7785014999                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores.core.data  69445824849                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::total 133408189693                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher       578961                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores.core.mmu.dtb.walker         8038                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores.core.mmu.itb.walker         2160                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores.core.inst       306587                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores.core.data      1502962                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::total      2398708                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher       578961                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores.core.mmu.dtb.walker         8038                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores.core.mmu.itb.walker         2160                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores.core.inst       306587                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores.core.data      1502962                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::total      2398708                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.826926                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores.core.mmu.dtb.walker     0.384548                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores.core.mmu.itb.walker     0.683796                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores.core.inst     0.329864                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores.core.data     0.513502                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::total     0.565401                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.826926                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores.core.mmu.dtb.walker     0.384548                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores.core.mmu.itb.walker     0.683796                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores.core.inst     0.329864                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores.core.data     0.513502                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::total     0.565401                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 116514.875668                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 86269.168554                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 86840.216655                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores.core.inst 76978.750534                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores.core.data 89982.073572                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::total 98366.791001                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 116514.875668                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 86269.168554                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 86840.216655                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores.core.inst 76978.750534                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores.core.data 89982.073572                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::total 98366.791001                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.blockedCycles::no_mshrs        49058                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCauses::no_mshrs         3522                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.avgBlocked::no_mshrs    13.929018                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.writebacks::writebacks       840152                       # number of writebacks (Count)
board.cache_hierarchy.l2cache.writebacks::total       840152                       # number of writebacks (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches.prefetcher        31854                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores.core.mmu.dtb.walker          253                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores.core.mmu.itb.walker           38                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores.core.data          298                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::total        32443                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches.prefetcher        31854                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores.core.mmu.dtb.walker          253                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores.core.mmu.itb.walker           38                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores.core.data          298                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::total        32443                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher       446904                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores.core.mmu.dtb.walker         2838                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores.core.mmu.itb.walker         1439                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores.core.inst       101132                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores.core.data       771476                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::total      1323789                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher       446904                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher       150864                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores.core.mmu.dtb.walker         2838                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores.core.mmu.itb.walker         1439                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores.core.inst       101132                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores.core.data       771476                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::total      1474653                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrUncacheable::processor.cores.core.data        14001                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2cache.overallMshrUncacheable::total        14001                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  52966471808                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker    242100000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores.core.mmu.itb.walker    123982000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores.core.inst   7683873009                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores.core.data  68679985868                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::total 129696412685                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  52966471808                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher  14827138882                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker    242100000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores.core.mmu.itb.walker    123982000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores.core.inst   7683873009                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores.core.data  68679985868                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::total 144523551567                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrUncacheableLatency::processor.cores.core.data   1327751000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrUncacheableLatency::total   1327751000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.771907                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.353073                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.666204                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores.core.inst     0.329864                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores.core.data     0.513304                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::total     0.551876                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.771907                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.353073                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.666204                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores.core.inst     0.329864                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores.core.data     0.513304                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::total     0.614770                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 118518.679197                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 85306.553911                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 86158.443363                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores.core.inst 75978.651752                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores.core.data 89024.137974                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::total 97973.629245                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 118518.679197                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 98281.491158                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 85306.553911                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 86158.443363                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores.core.inst 75978.651752                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores.core.data 89024.137974                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::total 98005.124980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrUncacheableLatency::processor.cores.core.data 94832.583387                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrUncacheableLatency::total 94832.583387                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.replacements      1064805                       # number of replacements (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMisses::writebacks        18314                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMisses::total        18314                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2cache.CleanInvalidReq.missLatency::processor.cores.core.data   8799006000                       # number of CleanInvalidReq miss ticks (Tick)
board.cache_hierarchy.l2cache.CleanInvalidReq.missLatency::total   8799006000                       # number of CleanInvalidReq miss ticks (Tick)
board.cache_hierarchy.l2cache.CleanInvalidReq.avgMissLatency::processor.cores.core.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMisses::processor.cores.core.data     14690049                       # number of CleanInvalidReq MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMisses::total     14690049                       # number of CleanInvalidReq MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMissLatency::processor.cores.core.data 279111701000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMissLatency::total 279111701000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMissRate::processor.cores.core.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
board.cache_hierarchy.l2cache.CleanInvalidReq.avgMshrMissLatency::processor.cores.core.data 19000.052416                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.CleanInvalidReq.avgMshrMissLatency::total 19000.052416                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::cache_hierarchy.l2cache.prefetcher       150864                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::total       150864                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher  14827138882                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::total  14827138882                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 98281.491158                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::total 98281.491158                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.hits::cache_hierarchy.l1dcaches.prefetcher            7                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.hits::processor.cores.core.data         3414                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.hits::total         3421                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.misses::cache_hierarchy.l1dcaches.prefetcher            3                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.misses::processor.cores.core.data        37184                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.misses::total        37187                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.missLatency::cache_hierarchy.l1dcaches.prefetcher       122000                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.missLatency::processor.cores.core.data       761996                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.missLatency::total       883996                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.accesses::cache_hierarchy.l1dcaches.prefetcher           10                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.InvalidateReq.accesses::processor.cores.core.data        40598                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.InvalidateReq.accesses::total        40608                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.InvalidateReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.300000                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.missRate::processor.cores.core.data     0.915907                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.missRate::total     0.915756                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 40666.666667                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMissLatency::processor.cores.core.data    20.492577                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMissLatency::total    23.771641                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.mshrHits::cache_hierarchy.l1dcaches.prefetcher            1                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrHits::processor.cores.core.data           26                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrHits::total           27                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher            2                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMisses::processor.cores.core.data        37158                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMisses::total        37160                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher        38000                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissLatency::processor.cores.core.data    714898997                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissLatency::total    714936997                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.200000                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissRate::processor.cores.core.data     0.915267                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissRate::total     0.915091                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMshrMissLatency::processor.cores.core.data 19239.436918                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMshrMissLatency::total 19239.424031                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches.prefetcher           18                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores.core.data       113596                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::total       113614                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches.prefetcher           17                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores.core.data       224903                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::total       224920                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches.prefetcher      1926000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores.core.data  23387847868                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::total  23389773868                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches.prefetcher           35                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores.core.data       338499                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::total       338534                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.485714                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores.core.data     0.664413                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::total     0.664394                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 113294.117647                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores.core.data 103990.822123                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::total 103991.525289                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores.core.data          228                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::total          228                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher           17                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores.core.data       224675                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::total       224692                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      1909000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores.core.data  23149460879                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::total  23151369879                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.485714                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.663739                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::total     0.663721                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 112294.117647                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 103035.321593                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::total 103036.022106                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheable::processor.cores.core.data         9457                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheable::total         9457                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheableLatency::processor.cores.core.data   1327751000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheableLatency::total   1327751000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data 140398.752247                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadReq.avgMshrUncacheableLatency::total 140398.752247                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher       100185                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker         4947                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker          683                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores.core.inst       205455                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores.core.data       617592                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::total       928862                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher       478741                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores.core.mmu.dtb.walker         3091                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores.core.mmu.itb.walker         1477                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores.core.inst       101132                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores.core.data       546871                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::total      1131312                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher  55780502845                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores.core.mmu.dtb.walker    266658000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores.core.mmu.itb.walker    128263000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores.core.inst   7785014999                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores.core.data  46057976981                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::total 110018415825                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher       578926                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker         8038                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker         2160                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores.core.inst       306587                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores.core.data      1164463                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::total      2060174                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.826947                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores.core.mmu.dtb.walker     0.384548                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores.core.mmu.itb.walker     0.683796                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores.core.inst     0.329864                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores.core.data     0.469634                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::total     0.549134                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 116514.990036                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 86269.168554                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.itb.walker 86840.216655                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 76978.750534                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 84220.916781                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::total 97248.518380                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches.prefetcher        31854                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores.core.mmu.dtb.walker          253                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores.core.mmu.itb.walker           38                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores.core.data           70                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::total        32215                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher       446887                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores.core.mmu.dtb.walker         2838                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores.core.mmu.itb.walker         1439                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores.core.inst       101132                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores.core.data       546801                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::total      1099097                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  52964562808                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker    242100000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.itb.walker    123982000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst   7683873009                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data  45530524989                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::total 106545042806                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.771924                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.353073                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.666204                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.329864                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.469574                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::total     0.533497                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 118518.915985                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 85306.553911                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 86158.443363                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 75978.651752                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 83267.084349                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::total 96938.707690                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.SwapReq.mshrUncacheable::processor.cores.core.data          659                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.SwapReq.mshrUncacheable::total          659                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores.core.mmu.dtb.walker           14                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores.core.data        13880                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::total        13894                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.misses::processor.cores.core.data          339                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.misses::total          339                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.missLatency::processor.cores.core.data      6973000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.missLatency::total      6973000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores.core.mmu.dtb.walker           14                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores.core.data        14219                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::total        14233                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.missRate::processor.cores.core.data     0.023841                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.missRate::total     0.023818                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.avgMissLatency::processor.cores.core.data 20569.321534                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.avgMissLatency::total 20569.321534                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.mshrMisses::processor.cores.core.data          339                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMisses::total          339                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissLatency::processor.cores.core.data      6781000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissLatency::total      6781000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissRate::processor.cores.core.data     0.023841                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissRate::total     0.023818                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.avgMshrMissLatency::processor.cores.core.data 20002.949853                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.avgMshrMissLatency::total 20002.949853                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.WriteClean.hits::writebacks          363                       # number of WriteClean hits (Count)
board.cache_hierarchy.l2cache.WriteClean.hits::total          363                       # number of WriteClean hits (Count)
board.cache_hierarchy.l2cache.WriteClean.accesses::writebacks          363                       # number of WriteClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WriteClean.accesses::total          363                       # number of WriteClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WriteReq.mshrUncacheable::processor.cores.core.data         4544                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.WriteReq.mshrUncacheable::total         4544                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::writebacks      1418744                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::total      1418744                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::writebacks      1418744                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::total      1418744                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.prefetcher.demandMshrMisses      1323789                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIssued       190108                       # number of hwpf issued (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUnused         5438                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUseful       112932                       # number of useful prefetch (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2cache.prefetcher.accuracy     0.594041                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.coverage     0.078604                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInCache        18929                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInMSHR        20315                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2cache.prefetcher.pfLate        39244                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIdentified       275951                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2cache.prefetcher.pfBufferHit        44389                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedDemand        23708                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2cache.prefetcher.pfSpanPage       159329                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.tags.tagsInUse  7013.004686                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2cache.tags.totalRefs      5359879                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.sampledRefs      1516364                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.avgRefs     3.534692                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2cache.tags.warmupTick 5408562793000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2cache.tags.occupancies::writebacks   211.459077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  2189.535044                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher   744.684940                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores.core.mmu.dtb.walker    31.438256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores.core.mmu.itb.walker    19.471475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores.core.inst  1636.198300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores.core.data  2180.217593                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::writebacks     0.025813                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.267277                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.090904                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.003838                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.002377                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores.core.inst     0.199731                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores.core.data     0.266140                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::total     0.856080                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1022         4477                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1024         3715                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::3         2691                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::4         1786                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::3         1632                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::4         2083                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1022     0.546509                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1024     0.453491                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.tagAccesses    314278092                       # Number of tag accesses (Count)
board.cache_hierarchy.l2cache.tags.dataAccesses    314278092                       # Number of data accesses (Count)
board.cache_hierarchy.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq         9457                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp      1258925                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq         4544                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp         4544                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       840152                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteClean          578                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict       223624                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq         1475                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq       224695                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp       224692                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      1249659                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::SwapReq          659                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::SwapResp          659                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanInvalidReq     14690049                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::BadAddressError          191                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq        37161                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.platform.clint.pio         6272                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.platform.plic.pio         2430                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.bridge.cpu_side_port        20618                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.memory.mem_ctrl.port     18741362                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.membus.badaddr_responder.pio          382                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::total     18771064                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total     18771064                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.platform.clint.pio        17180                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.platform.plic.pio         4860                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.bridge.cpu_side_port        10948                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.memory.mem_ctrl.port    148152960                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::total    148185948                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    148185948                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops              1139                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples     16217699                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0     16217699    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total     16217699                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy      4954000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy      1620000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy     13289000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy  18122427675                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.occupancy       191000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy   3637251731                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests     17266816                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      1506004                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                           1000                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.disk.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.ethernet.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
board.ethernet.EtherDevice.descDmaReads             0                       # Number of descriptors the device read w/ DMA (Count)
board.ethernet.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
board.ethernet.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
board.ethernet.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
board.ethernet.EtherDevice.postedSwi                0                       # Number of software interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalSwi                 0                       # Total number of Swi written to ISR (Count)
board.ethernet.EtherDevice.coalescedSwi           nan                       # Average number of Swi's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxIdle             0                       # Number of rxIdle interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxIdle              0                       # Total number of RxIdle written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxOk               0                       # Number of RxOk interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxOk                0                       # Total number of RxOk written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxDesc             0                       # Number of RxDesc interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxDesc              0                       # Total number of RxDesc written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxOk               0                       # Number of TxOk interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxOk                0                       # Total number of TxOk written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxIdle             0                       # Number of TxIdle interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxIdle              0                       # Total number of TxIdle written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxDesc             0                       # Number of TxDesc interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxDesc              0                       # Total number of TxDesc written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxOrn              0                       # Number of RxOrn posted to CPU (Count)
board.ethernet.EtherDevice.totalRxOrn               0                       # Total number of RxOrn written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
board.ethernet.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.transDist::ReadReq                   7329                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                  7329                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  2980                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 2980                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.platform.uart.pio        20192                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.disk.pio          426                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total        20618                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                     20618                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.platform.uart.pio        10096                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::board.disk.pio          852                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total        10948                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                      10948                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer2.occupancy              12934000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer3.occupancy                355000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer3.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy             17638000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_writebacks::samples    839024.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples    449670.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2cache.prefetcher::samples    147716.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.dtb.walker::samples      2834.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.itb.walker::samples      1436.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples    101132.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples    769193.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 1.642653048500                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        49729                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        49729                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        3457539                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState        792324                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                1474160                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                840730                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts              1474160                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts              840730                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ              2179                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts             1706                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.49                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 20.03                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    1                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6          1474160                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6          840730                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             705633                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1             148063                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2             106357                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              86855                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4              76021                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              58095                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6              50910                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7              44696                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8              38052                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9              31406                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10             30344                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11             31163                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12             17405                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13             14292                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14             12179                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15              9611                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16              6365                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17              3693                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18               667                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19               174                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              5581                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              6245                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17             13377                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18             19146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19             24075                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20             29290                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21             33006                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22             36157                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23             40437                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24             42188                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25             45216                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26             59160                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27             54629                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28             57813                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29             80919                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30             57464                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31             55311                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32             54356                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33             14458                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34             13175                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35             11628                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36             10607                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37              9630                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38              8580                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39              8116                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40              6985                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41              6274                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42              5425                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43              4799                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44              4303                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45              3670                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46              3274                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47              2576                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48              2169                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49              1854                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50              1784                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51              1153                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52               845                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53               749                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54               672                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55               685                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56               744                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57               272                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58               104                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                50                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                32                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        49729                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    29.600012                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    16.243067                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   289.129784                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-511        49665     99.87%     99.87% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-1023            3      0.01%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1535            4      0.01%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1536-2047            2      0.00%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-2559            3      0.01%     99.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2560-3071            3      0.01%     99.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::3072-3583            2      0.00%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4096-4607            3      0.01%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4608-5119            1      0.00%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::5120-5631            3      0.01%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::5632-6143            2      0.00%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::6144-6655            2      0.00%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::6656-7167            2      0.00%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::7168-7679            1      0.00%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::7680-8191            2      0.00%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::8192-8703            2      0.00%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::8704-9215            2      0.00%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::9216-9727            4      0.01%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::9728-10239            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::10240-10751            5      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::10752-11263            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::11264-11775           16      0.03%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        49729                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        49729                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.871604                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.775560                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     3.101735                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-31        49717     99.98%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-47           11      0.02%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::560-575            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        49729                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ             139456                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           94346240                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys        53806720                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         47173120.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         26903360.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             1997358269000                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                862830.75                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher     28778880                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2cache.prefetcher      9453824                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.dtb.walker       181376                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.itb.walker        91904                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst      6472448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data     49228352                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks     53696512                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 14389440.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2cache.prefetcher 4726912.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.dtb.walker 90688.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.itb.walker 45952.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 3236224.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 24614176.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 26848256.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher       449737                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2cache.prefetcher       147728                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.dtb.walker         2838                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.itb.walker         1439                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst       101132                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data       771286                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks       840730                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher  34199423390                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2cache.prefetcher  10197868234                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.dtb.walker    124151750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.itb.walker     64151000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst   3498845764                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data  36647845131                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 38315811141090                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     76043.16                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2cache.prefetcher     69031.38                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.dtb.walker     43746.21                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.itb.walker     44580.26                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     34596.82                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     47515.25                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks  45574454.51                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher     28783168                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2cache.prefetcher      9454592                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.dtb.walker       181632                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.itb.walker        92096                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst      6472448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data     49362304                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     94346240                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst      6472448                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total      6472448                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks     53806720                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total     53806720                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches.prefetcher       449737                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2cache.prefetcher       147728                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.dtb.walker         2838                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.itb.walker         1439                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst       101132                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data       771286                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total      1474160                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks       840730                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total       840730                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     14391584                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2cache.prefetcher      4727296                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.dtb.walker        90816                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.itb.walker        46048                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst      3236224                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data     24681152                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     47173120                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst      3236224                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      3236224                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks     26903360                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total     26903360                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks     26903360                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     14391584                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2cache.prefetcher      4727296                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.dtb.walker        90816                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.itb.walker        46048                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst      3236224                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data     24681152                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     74076480                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts         1471981                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts         839008                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0       109841                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        96701                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        98794                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        99520                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4       102228                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        93970                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        94920                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        82563                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        83641                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        80781                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        77614                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        78425                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        80814                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        85995                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        96544                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15       109630                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0        54375                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1        54474                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2        53068                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3        52298                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4        51677                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5        51461                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6        54128                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7        51827                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8        53592                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9        52150                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10        51338                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11        53079                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12        50577                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13        52359                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14        51227                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15        51378                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat        57132641519                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat       7359905000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat   84732285269                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           38813.44                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      57563.44                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         926895                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits        652837                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        62.97                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        77.81                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples       731257                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   202.258981                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   116.843531                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   272.402039                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127       450191     61.56%     61.56% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255       128527     17.58%     79.14% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383        34594      4.73%     83.87% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511        22143      3.03%     86.90% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639        16679      2.28%     89.18% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767        13651      1.87%     91.05% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895        11862      1.62%     92.67% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023        10101      1.38%     94.05% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151        43509      5.95%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total       731257                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     94206784                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten     53696512                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          47.103392                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW          26.848256                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.58                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.37                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.21                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          68.36                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy   2927906940                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy   1556219445                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy   5558754180                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy   2209667760                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 157878274320.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 101382983310                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 682624856160                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 954138662115                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   477.069331                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1773588426184                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF  66784380000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 159627193816                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy   2293268040                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy   1218900870                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy   4951190160                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy   2169954000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 157878274320.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 101470855650                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 682550858400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 952533301440                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   476.266651                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1773389761161                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF  66784380000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 159825858839                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.clint.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.plic.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.uart.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles       1179526860                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               0.425995                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               2.347445                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded      3294363147                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded     25699644                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued     3044459719                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued      1429102                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined    545705767                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined    357273160                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved     13170064                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples   1176269354                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     2.588233                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     2.282130                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0    304399674     25.88%     25.88% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1    188639876     16.04%     41.92% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2    138374766     11.76%     53.68% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3    123064599     10.46%     64.14% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4    140824238     11.97%     76.11% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::5    128554593     10.93%     87.04% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::6     83548761      7.10%     94.15% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::7     48388745      4.11%     98.26% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::8     20474102      1.74%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total   1176269354                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu      4899885      5.65%      5.65% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult         7395      0.01%      5.66% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv        25367      0.03%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMatMultAcc            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::Matrix            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixMov            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixOP            0      0.00%      5.69% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead     56441382     65.14%     70.83% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite     25269835     29.16%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead         2728      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite          767      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass      7010703      0.23%      0.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu   1752964817     57.58%     57.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult      4258885      0.14%     57.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv       751934      0.02%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp            1      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt            3      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc            2      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            1      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::Matrix            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixMov            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixOP            0      0.00%     57.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead    848486739     27.87%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite    430971013     14.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead        13318      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite         2303      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total   3044459719                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         2.581086                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy            86647359                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate        0.028461                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads   7353230472                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites   3871197152                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses   3023291381                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads        34773                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites        15787                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses        15605                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses   3124077252                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses        19123                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.numSquashedInsts     16834915                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.timesIdled           78450                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles         3257506                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.quiesceCycles    820473215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores.core.MemDepUnit__0.insertedLoads    929077172                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores    462125095                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads    486461800                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores    135081751                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::Return     82422118     20.50%     20.50% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::CallDirect     83046536     20.65%     41.15% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::CallIndirect       482982      0.12%     41.27% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::DirectCond    216064395     53.74%     95.01% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::DirectUncond     18889366      4.70%     99.71% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.71% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::IndirectUncond      1166378      0.29%    100.00% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::total    402071775                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::Return     17690646     11.38%     11.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::CallDirect     18592296     11.96%     23.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::CallIndirect       251109      0.16%     23.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::DirectCond    109030737     70.14%     93.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::DirectUncond      9634403      6.20%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::IndirectUncond       255281      0.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::total    155454472                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::Return        61678      0.31%      0.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::CallDirect        89753      0.45%      0.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::CallIndirect        36525      0.18%      0.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::DirectCond     19760950     98.70%     99.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::DirectUncond        57403      0.29%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::IndirectUncond        14079      0.07%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::total     20020388                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::Return     64731471     26.25%     26.25% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::CallDirect     64454238     26.14%     52.38% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::CallIndirect       231873      0.09%     52.48% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::DirectCond    107033657     43.40%     95.88% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::DirectUncond      9254962      3.75%     99.63% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::IndirectCond            0      0.00%     99.63% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::IndirectUncond       911097      0.37%    100.00% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::total    246617298                       # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::Return        58540      0.59%      0.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::CallDirect        68912      0.70%      1.29% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::CallIndirect        29665      0.30%      1.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::DirectCond      9676768     97.98%     99.57% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::DirectUncond        30408      0.31%     99.88% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.88% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::IndirectUncond        11712      0.12%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::total      9876005                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.targetProvider_0::NoTarget     89319339     22.21%     22.21% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::BTB    229069745     56.97%     79.19% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::RAS     82422113     20.50%     99.69% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::Indirect      1260578      0.31%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::total    402071775                       # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetWrong_0::NoBranch      3599220     17.98%     17.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::Return     16358423     81.71%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::CallDirect        61676      0.31%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::CallIndirect         1069      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::total     20020388                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.condPredicted    216094310                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condPredictedTaken    134344701                       # Number of conditional branches predicted as taken (Count)
board.processor.cores.core.branchPred.condIncorrect     20020388                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.predTakenBTBMiss       115272                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores.core.branchPred.NotTakenMispredicted     19102216                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores.core.branchPred.TakenMispredicted       918172                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores.core.branchPred.BTBLookups    402071775                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates     18989934                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits    277048083                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.689051                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.BTBMispredicted       147259                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores.core.branchPred.indirectLookups      1649360                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits      1260578                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses       388782                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::Return     82422118     20.50%     20.50% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::CallDirect     83046536     20.65%     41.15% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::CallIndirect       482982      0.12%     41.27% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::DirectCond    216064395     53.74%     95.01% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::DirectUncond     18889366      4.70%     99.71% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.71% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::IndirectUncond      1166378      0.29%    100.00% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::total    402071775                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::Return     79049308     63.23%     63.23% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::CallDirect      2020804      1.62%     64.84% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::CallIndirect       473910      0.38%     65.22% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::DirectCond     41878289     33.50%     98.72% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::DirectUncond      1053996      0.84%     99.56% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.56% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::IndirectUncond       547385      0.44%    100.00% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::total    125023692                       # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::CallDirect        89753      0.47%      0.47% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::CallIndirect            0      0.00%      0.47% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::DirectCond     18842778     99.23%     99.70% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::DirectUncond        57403      0.30%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::total     18989934                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::CallDirect        89753      0.47%      0.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::DirectCond     18842778     99.23%     99.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::DirectUncond        57403      0.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::total     18989934                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.branchPred.indirectBranchPred.lookups      1649360                       # Number of lookups (Count)
board.processor.cores.core.branchPred.indirectBranchPred.hits      1260578                       # Number of hits of a tag (Count)
board.processor.cores.core.branchPred.indirectBranchPred.misses       388782                       # Number of misses (Count)
board.processor.cores.core.branchPred.indirectBranchPred.targetRecords        50604                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores.core.branchPred.indirectBranchPred.indirectRecords      1699964                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores.core.branchPred.indirectBranchPred.speculativeOverflows            9                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores.core.branchPred.ras.pushes    101220164                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores.core.branchPred.ras.pops    101265523                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores.core.branchPred.ras.squashes     36534051                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores.core.branchPred.ras.used     64731471                       # Number of times the RAS is the provider (Count)
board.processor.cores.core.branchPred.ras.correct     64672931                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores.core.branchPred.ras.incorrect        58540                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores.core.commit.commitSquashedInsts    545496591                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls     12529580                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts     11818137                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples   1096224803                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     2.530829                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     2.966979                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0    346900708     31.65%     31.65% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1    282055686     25.73%     57.37% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2    112833850     10.29%     67.67% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3     61685632      5.63%     73.29% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4     25413188      2.32%     75.61% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::5     34110135      3.11%     78.72% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::6     21780347      1.99%     80.71% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::7     12870871      1.17%     81.89% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::8    198574386     18.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total   1096224803                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars      5705664                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.functionCalls     64686111                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass      6984450      0.25%      0.25% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu   1589972184     57.31%     57.56% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult      4241829      0.15%     57.71% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv       745343      0.03%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp            1      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt            3      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc            2      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            1      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::Matrix            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixMov            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixOP            0      0.00%     57.74% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead    765352730     27.59%     85.33% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite    407044897     14.67%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead        13296      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite         2240      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total   2774356976                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples    198574386                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.commitStats0.numInsts   2768874298                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps   2774356976                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP   2768874298                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP   2774356976                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     0.425995                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     2.347445                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs   1172413163                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts        15543                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts   2759461687                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts    762500887                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts    407047137                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass      6984450      0.25%      0.25% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu   1589972184     57.31%     57.56% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult      4241829      0.15%     57.71% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv       745343      0.03%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            1      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            3      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            2      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            1      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     57.74% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead    765352730     27.59%     85.33% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite    407044897     14.67%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead        13296      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite         2240      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total   2774356976                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl    246617298                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl    180742857                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl     65857256                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl    107033657                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl    139566456                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall     64686111                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn     64731471                       # Class of control type instructions committed (Count)
board.processor.cores.core.decode.idleCycles    109424226                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles    533729718                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles    378907777                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles    136954718                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles     17252914                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved    211040450                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred      8376148                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts   3505426457                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts     55497539                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.executeStats0.numInsts   3027060283                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches    290070866                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts    843288444                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts    428492654                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate     2.566334                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpRegReads         2311                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites        13308                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntRegReads   3557931577                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites   2358741305                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs   1271781098                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads  17968022769                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numMiscRegWrites       350068                       # Number of times the Misc registers were written (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetch.predictedBranches    312751660                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles    1124261451                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles     50942808                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.tlbCycles        87603                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores.core.fetch.miscStallCycles        47137                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores.core.fetch.pendingTrapStallCycles      1190728                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores.core.fetch.pendingQuiesceStallCycles         7786                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores.core.fetch.cacheLines    454300177                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes       135692                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.tlbSquashes         1009                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples   1176269354                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     3.245555                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     3.220353                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0    447738034     38.06%     38.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1     60395657      5.13%     43.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2     89131134      7.58%     50.78% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3     80254382      6.82%     57.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4     61011124      5.19%     62.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::5     78602417      6.68%     69.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::6     51374713      4.37%     73.84% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::7     69174166      5.88%     79.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::8    238587727     20.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total   1176269354                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetchStats0.numInsts   3801186351                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     3.222637                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches    402071775                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.340875                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.icacheStallCycles     25188938                       # ICache total stall cycles (Cycle)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles     17252914                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles     66823553                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles      2530226                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts   3320062791                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts      1387425                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts    929077172                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts    462125095                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts     12925198                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents       293334                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents      2021068                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents      5450688                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect      8592246                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect      3626408                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts     12218654                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit   3026716019                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount   3023306986                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst   2206690414                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst   2785277650                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        2.563152                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.792269                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.lsq0.forwLoads    452078928                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads    166576275                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses        15702                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation      5450688                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores     52212802                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads        14234                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache         1761                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples    762500887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean     2.306112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev     2.974839                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9    761008387     99.80%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19       732332      0.10%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29        22176      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39        10959      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49        11978      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59        24181      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::60-69       144842      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79       113671      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::80-89        95925      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99       278910      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::100-109         6827      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119         4108      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129         3822      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139         5560      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149         3021      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159         5495      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169         7782      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179         2120      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189         1747      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199         1436      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209          963      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219          982      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229          989      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239          640      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249         1283      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259         1168      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269          739      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279          905      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289          902      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299         1079      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows         5958      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value          656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total    762500887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.dtb.readHits    843225764                       # read hits (Count)
board.processor.cores.core.mmu.dtb.readMisses       319937                       # read misses (Count)
board.processor.cores.core.mmu.dtb.readAccesses    843545701                       # read accesses (Count)
board.processor.cores.core.mmu.dtb.writeHits    428433292                       # write hits (Count)
board.processor.cores.core.mmu.dtb.writeMisses       242565                       # write misses (Count)
board.processor.cores.core.mmu.dtb.writeAccesses    428675857                       # write accesses (Count)
board.processor.cores.core.mmu.dtb.hits    1271659056                       # Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.dtb.misses       562502                       # Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.dtb.accesses   1272221558                       # Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.readHits    454332578                       # read hits (Count)
board.processor.cores.core.mmu.itb.readMisses        12190                       # read misses (Count)
board.processor.cores.core.mmu.itb.readAccesses    454344768                       # read accesses (Count)
board.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores.core.mmu.itb.hits     454332578                       # Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.itb.misses        12190                       # Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.itb.accesses    454344768                       # Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.numTransitions          412                       # Number of power state transitions (Count)
board.processor.cores.core.power_state.ticksClkGated::samples          206                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::mean 3982880684.466020                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::stdev 210670907.531853                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::1000-5e+10          206    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::min_value    973979000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::max_value   3997906000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::total          206                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 1181783412000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::CLK_GATED 820473421000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles     17252914                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles    173932063                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles    102799407                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles    127244298                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles    451133004                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles    303907667                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts   3430609582                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents        37550                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents    154884436                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.LQFullEvents     91413099                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores.core.rename.SQFullEvents     33770759                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.renamedOperands   2687190531                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups   4142277687                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups   4059722969                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.fpLookups         2359                       # Number of floating rename lookups (Count)
board.processor.cores.core.rename.committedMaps   2182476145                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps    504714345                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing      5766101                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing      6033282                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts    664880213                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads       4217279994                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes      6723340624                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts   2768874298                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps   2774356976                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.rng.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                       206                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
