{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695944238420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695944238420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 19:37:18 2023 " "Processing started: Thu Sep 28 19:37:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695944238420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944238420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simple_ALU -c Simple_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simple_ALU -c Simple_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944238420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695944239267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695944239267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/ECE550/project_01/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/ECE550/project_01/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/ECE550/project_01/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/ECE550/project_01/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_16bits " "Found entity 1: RCA_16bits" {  } { { "RCA_16bits.v" "" { Text "C:/ECE550/project_01/RCA_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "C:/ECE550/project_01/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16 " "Found entity 1: mux_16" {  } { { "mux_16.v" "" { Text "C:/ECE550/project_01/mux_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_32 " "Found entity 2: mux_32" {  } { { "mux_16.v" "" { Text "C:/ECE550/project_01/mux_16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_32bits " "Found entity 1: CSA_32bits" {  } { { "CSA_32bits.v" "" { Text "C:/ECE550/project_01/CSA_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/ECE550/project_01/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/ECE550/project_01/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file and_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_logic " "Found entity 1: and_logic" {  } { { "and_logic.v" "" { Text "C:/ECE550/project_01/and_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file or_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_logic " "Found entity 1: or_logic" {  } { { "or_logic.v" "" { Text "C:/ECE550/project_01/or_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLL " "Found entity 1: SLL" {  } { { "SLL.v" "" { Text "C:/ECE550/project_01/SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRA " "Found entity 1: SRA" {  } { { "SRA.v" "" { Text "C:/ECE550/project_01/SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695944246397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944246397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_a_b full_adder.v(9) " "Verilog HDL Implicit Net warning at full_adder.v(9): created implicit net for \"x_a_b\"" {  } { { "full_adder.v" "" { Text "C:/ECE550/project_01/full_adder.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695944246428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:addition " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:addition\"" {  } { { "alu.v" "addition" { Text "C:/ECE550/project_01/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16 add_sub:addition\|mux_16:m16_1 " "Elaborating entity \"mux_16\" for hierarchy \"add_sub:addition\|mux_16:m16_1\"" {  } { { "add_sub.v" "m16_1" { Text "C:/ECE550/project_01/add_sub.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_32bits add_sub:addition\|CSA_32bits:csa1 " "Elaborating entity \"CSA_32bits\" for hierarchy \"add_sub:addition\|CSA_32bits:csa1\"" {  } { { "add_sub.v" "csa1" { Text "C:/ECE550/project_01/add_sub.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_16bits add_sub:addition\|CSA_32bits:csa1\|RCA_16bits:rca1 " "Elaborating entity \"RCA_16bits\" for hierarchy \"add_sub:addition\|CSA_32bits:csa1\|RCA_16bits:rca1\"" {  } { { "CSA_32bits.v" "rca1" { Text "C:/ECE550/project_01/CSA_32bits.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder add_sub:addition\|CSA_32bits:csa1\|RCA_16bits:rca1\|full_adder:fulladder_loop\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"add_sub:addition\|CSA_32bits:csa1\|RCA_16bits:rca1\|full_adder:fulladder_loop\[0\].f\"" {  } { { "RCA_16bits.v" "fulladder_loop\[0\].f" { Text "C:/ECE550/project_01/RCA_16bits.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:addition\|CSA_32bits:csa1\|mux:m1 " "Elaborating entity \"mux\" for hierarchy \"add_sub:addition\|CSA_32bits:csa1\|mux:m1\"" {  } { { "CSA_32bits.v" "m1" { Text "C:/ECE550/project_01/CSA_32bits.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_logic and_logic:and_op " "Elaborating entity \"and_logic\" for hierarchy \"and_logic:and_op\"" {  } { { "alu.v" "and_op" { Text "C:/ECE550/project_01/alu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_logic or_logic:or_op " "Elaborating entity \"or_logic\" for hierarchy \"or_logic:or_op\"" {  } { { "alu.v" "or_op" { Text "C:/ECE550/project_01/alu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL SLL:sll " "Elaborating entity \"SLL\" for hierarchy \"SLL:sll\"" {  } { { "alu.v" "sll" { Text "C:/ECE550/project_01/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA SRA:sra " "Elaborating entity \"SRA\" for hierarchy \"SRA:sra\"" {  } { { "alu.v" "sra" { Text "C:/ECE550/project_01/alu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32:m1_s1 " "Elaborating entity \"mux_32\" for hierarchy \"mux_32:m1_s1\"" {  } { { "alu.v" "m1_s1" { Text "C:/ECE550/project_01/alu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944246492 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 rca3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"rca3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA_32bits.v" "rca3" { Text "C:/ECE550/project_01/CSA_32bits.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1695944246539 "|alu|add_sub:addition|CSA_32bits:csa1|RCA_16bits:rca3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 rca2 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"rca2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA_32bits.v" "rca2" { Text "C:/ECE550/project_01/CSA_32bits.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1695944246539 "|alu|add_sub:addition|CSA_32bits:csa1|RCA_16bits:rca2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695944247087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695944247433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695944248500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695944248500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "C:/ECE550/project_01/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695944248925 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "C:/ECE550/project_01/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695944248925 "|alu|ctrl_ALUopcode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695944248925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "731 " "Implemented 731 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695944248925 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695944248925 ""} { "Info" "ICUT_CUT_TM_LCELLS" "622 " "Implemented 622 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695944248925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695944248925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695944248925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 19:37:28 2023 " "Processing ended: Thu Sep 28 19:37:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695944248925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695944248925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695944248925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695944248925 ""}
