char1_rom.v,verilog,xil_defaultlib,../../../../lab6_1.gen/sources_1/ip/char1_rom/sim/char1_rom.v,
mb_blink.c,c,xil_defaultlib,../../../../lab6_1_provided/mb_blink.c,
glbl.v,Verilog,xil_defaultlib,glbl.v
