/* Generated by Yosys 0.18+10 (git sha1 89ed6d12d, gcc 11.2.1 -fPIC -Os) */

module input_to_adder_and_mul_A_input_wrt_feedback_i(clk, reset, subtract_i, feedback_i, coef_0_i, coef_1_i, coef_2_i, coef_3_i, acc_fir, A, B, P);
  output [37:0] P;
  input clk;
  input [19:0] A;
  input [19:0] coef_0_i;
  input [19:0] coef_1_i;
  input [19:0] coef_2_i;
  input [19:0] coef_3_i;
  input [17:0] B;
  input [2:0] feedback_i;
  input [3:0] acc_fir;
  input reset;
  input subtract_i;
  wire [3:0] \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$acc_fir ;
  wire [19:0] \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:2.20-2.30" *)
  wire \$auto$rs_design_edit.cc:682:execute$23515.subtract_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:2.13-2.18" *)
  wire \$auto$rs_design_edit.cc:682:execute$23515.reset ;
  wire [19:0] \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i ;
  wire [19:0] \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i ;
  wire [2:0] \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$feedback_i ;
  wire [37:0] \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:3.14-3.24" *)
  wire [2:0] \$auto$rs_design_edit.cc:682:execute$23515.feedback_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.55-4.63" *)
  wire [19:0] \$auto$rs_design_edit.cc:682:execute$23515.coef_3_i ;
  wire [17:0] \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.45-4.53" *)
  wire [19:0] \$auto$rs_design_edit.cc:682:execute$23515.coef_2_i ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$23515.$auto$clkbufmap.cc:298:execute$22964 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.35-4.43" *)
  wire [19:0] \$auto$rs_design_edit.cc:682:execute$23515.coef_1_i ;
  wire [19:0] \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.25-4.33" *)
  wire [19:0] \$auto$rs_design_edit.cc:682:execute$23515.coef_0_i ;
  wire [19:0] \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:7.23-7.24" *)
  wire [37:0] \$auto$rs_design_edit.cc:682:execute$23515.P ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:6.22-6.23" *)
  wire [17:0] \$auto$rs_design_edit.cc:682:execute$23515.B ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:5.14-5.21" *)
  wire [3:0] \$auto$rs_design_edit.cc:682:execute$23515.acc_fir ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$subtract_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:2.8-2.11" *)
  wire \$auto$rs_design_edit.cc:682:execute$23515.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.22-4.23" *)
  wire [19:0] \$auto$rs_design_edit.cc:682:execute$23515.A ;
  wire \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$reset ;
  wire [37:0] \$iopadmap$P ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:7.23-7.24" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:7.23-7.24" *)
  wire [37:0] P;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:2.8-2.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:2.8-2.11" *)
  wire clk;
  wire \$auto$clkbufmap.cc:298:execute$22964 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.22-4.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.22-4.23" *)
  wire [19:0] A;
  wire [19:0] \$iopadmap$A ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.25-4.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.25-4.33" *)
  wire [19:0] coef_0_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.35-4.43" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.35-4.43" *)
  wire [19:0] coef_1_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.45-4.53" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.45-4.53" *)
  wire [19:0] coef_2_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.55-4.63" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:4.55-4.63" *)
  wire [19:0] coef_3_i;
  wire [3:0] \$iopadmap$acc_fir ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:6.22-6.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:6.22-6.23" *)
  wire [17:0] B;
  wire [19:0] \$iopadmap$coef_3_i ;
  wire [17:0] \$iopadmap$B ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:3.14-3.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:3.14-3.24" *)
  wire [2:0] feedback_i;
  wire [2:0] \$iopadmap$feedback_i ;
  wire [19:0] \$iopadmap$coef_2_i ;
  wire [19:0] \$iopadmap$coef_0_i ;
  wire \$iopadmap$reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:5.14-5.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:5.14-5.21" *)
  wire [3:0] acc_fir;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:2.13-2.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:2.13-2.18" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:2.20-2.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/input_to_adder_and_mul_A_input_wrt_feedback_i/EDA-2640/./rtl/input_to_adder_and_mul_A_input_wrt_feedback_i.v:2.20-2.30" *)
  wire subtract_i;
  wire \$iopadmap$subtract_i ;
  wire [19:0] \$iopadmap$coef_1_i ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_13  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [13]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_14  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [14]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_15  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [15]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_16  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [16]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_17  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [17]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_18  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [18]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_19  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [19]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [2]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [3]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_4  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [4]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_5  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [5]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_6  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [6]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_7  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [7]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_8  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [8]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_9  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [9]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [0]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [1]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_10  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [10]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_11  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [11]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_12  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [12]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_13  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [13]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_14  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [14]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_15  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [15]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_16  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [16]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_17  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [17]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_18  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [18]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_19  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [19]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [2]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [3]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_4  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [4]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_5  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [5]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_6  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [6]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_7  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [7]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_8  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [8]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_3_i_9  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_3_i [9]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.feedback_i  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.feedback_i [0]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$feedback_i [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.feedback_i_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.feedback_i [1]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$feedback_i [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.feedback_i_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.feedback_i [2]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$feedback_i [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.reset  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.subtract_i  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.subtract_i ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$subtract_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$auto$clkbufmap.cc:265:execute$22962  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$auto$clkbufmap.cc:298:execute$22964 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [0]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [1]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_10  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [10]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_11  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [11]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_12  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [12]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_13  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [13]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_14  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [14]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_15  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [15]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_16  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [16]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_17  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [17]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_18  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [18]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_19  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [19]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [2]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [3]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_4  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [4]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_5  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [5]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_6  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [6]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_7  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [7]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_8  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [8]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.A_9  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.A [9]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [0]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [1]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_10  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [10]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_11  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [11]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_12  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [12]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_13  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [13]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_14  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [14]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_15  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [15]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_16  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [16]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_17  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [17]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [2]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [3]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_4  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [4]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_5  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [5]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_6  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [6]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_7  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [7]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_8  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [8]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.B_9  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.B [9]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [0]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_1  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [1]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_10  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [10]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_11  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [11]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_12  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [12]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_13  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [13]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_14  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [14]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_15  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [15]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_16  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [16]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_17  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [17]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_18  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [18]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_19  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [19]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_2  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [2]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_20  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [20]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_21  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [21]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_22  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [22]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_23  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [23]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_24  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [24]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_25  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [25]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_26  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [26]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_27  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [27]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_28  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [28]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_29  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [29]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_3  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [3]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_30  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [30]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_31  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [31]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_32  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [32]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_33  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [33]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_34  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [34]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_35  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [35]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_36  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [36]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_37  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [37]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_4  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [4]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_5  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [5]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_6  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [6]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_7  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [7]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_8  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [8]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.P_9  (
    .I(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P [9]),
    .O(\$auto$rs_design_edit.cc:682:execute$23515.P [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.acc_fir  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.acc_fir [0]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$acc_fir [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.acc_fir_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.acc_fir [1]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$acc_fir [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.acc_fir_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.acc_fir [2]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$acc_fir [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.acc_fir_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.acc_fir [3]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$acc_fir [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.clk  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [0]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [1]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_10  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [10]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_11  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [11]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_12  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [12]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_13  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [13]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_14  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [14]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_15  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [15]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_16  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [16]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_17  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [17]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_18  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [18]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_19  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [19]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [2]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [3]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_4  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [4]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_5  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [5]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_6  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [6]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_7  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [7]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_8  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [8]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_0_i_9  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_0_i [9]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [0]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [1]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_10  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [10]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_11  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [11]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_12  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [12]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_13  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [13]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_14  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [14]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_15  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [15]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_16  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [16]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_17  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [17]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_18  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [18]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_19  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [19]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [2]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [3]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_4  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [4]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_5  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [5]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_6  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [6]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_7  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [7]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_8  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [8]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_1_i_9  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_1_i [9]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [0]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [1]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_10  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [10]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_11  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [11]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$input_to_adder_and_mul_A_input_wrt_feedback_i.coef_2_i_12  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:682:execute$23515.coef_2_i [12]),
    .O(\$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i [12])
  );
  fabric_input_to_adder_and_mul_A_input_wrt_feedback_i \$auto$rs_design_edit.cc:680:execute$23514  (
    .\$auto$clkbufmap.cc:298:execute$22964 (\$auto$clkbufmap.cc:298:execute$22964 ),
    .\$iopadmap$A (\$iopadmap$A ),
    .\$iopadmap$B (\$iopadmap$B ),
    .\$iopadmap$P (\$iopadmap$P ),
    .\$iopadmap$acc_fir (\$iopadmap$acc_fir ),
    .\$iopadmap$coef_0_i (\$iopadmap$coef_0_i ),
    .\$iopadmap$coef_1_i (\$iopadmap$coef_1_i ),
    .\$iopadmap$coef_2_i (\$iopadmap$coef_2_i ),
    .\$iopadmap$coef_3_i (\$iopadmap$coef_3_i ),
    .\$iopadmap$feedback_i (\$iopadmap$feedback_i ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .\$iopadmap$subtract_i (\$iopadmap$subtract_i )
  );
  assign \$auto$clkbufmap.cc:298:execute$22964  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$auto$clkbufmap.cc:298:execute$22964 ;
  assign \$iopadmap$A  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$A ;
  assign \$iopadmap$B  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$B ;
  assign \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$P  = \$iopadmap$P ;
  assign \$iopadmap$acc_fir  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$acc_fir ;
  assign \$iopadmap$coef_0_i  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_0_i ;
  assign \$iopadmap$coef_1_i  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_1_i ;
  assign \$iopadmap$coef_2_i  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_2_i ;
  assign \$iopadmap$coef_3_i  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$coef_3_i ;
  assign \$iopadmap$feedback_i  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$feedback_i ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$reset ;
  assign \$iopadmap$subtract_i  = \$flatten$auto$rs_design_edit.cc:682:execute$23515.$iopadmap$subtract_i ;
  assign \$auto$rs_design_edit.cc:682:execute$23515.A  = A;
  assign \$auto$rs_design_edit.cc:682:execute$23515.B  = B;
  assign P = \$auto$rs_design_edit.cc:682:execute$23515.P ;
  assign \$auto$rs_design_edit.cc:682:execute$23515.acc_fir  = acc_fir;
  assign \$auto$rs_design_edit.cc:682:execute$23515.clk  = clk;
  assign \$auto$rs_design_edit.cc:682:execute$23515.coef_0_i  = coef_0_i;
  assign \$auto$rs_design_edit.cc:682:execute$23515.coef_1_i  = coef_1_i;
  assign \$auto$rs_design_edit.cc:682:execute$23515.coef_2_i  = coef_2_i;
  assign \$auto$rs_design_edit.cc:682:execute$23515.coef_3_i  = coef_3_i;
  assign \$auto$rs_design_edit.cc:682:execute$23515.feedback_i  = feedback_i;
  assign \$auto$rs_design_edit.cc:682:execute$23515.reset  = reset;
  assign \$auto$rs_design_edit.cc:682:execute$23515.subtract_i  = subtract_i;
endmodule
