{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591181680409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591181680418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 11:54:40 2020 " "Processing started: Wed Jun 03 11:54:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591181680418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181680418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181680418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591181680892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591181680892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-shell " "Found design unit 1: DataPath-shell" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/DataPath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690853 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/DataPath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs-behavioral " "Found design unit 1: Regs-behavioral" {  } { { "Regs.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/Regs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690857 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs " "Found entity 1: Regs" {  } { { "Regs.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/Regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-behavioral " "Found design unit 1: Mux2_1-behavioral" {  } { { "Mux2_1.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/Mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690860 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690863 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory-behavioral " "Found design unit 1: DMemory-behavioral" {  } { { "DMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/DMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690866 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory " "Found entity 1: DMemory" {  } { { "DMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/DMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory-behavioral " "Found design unit 1: IMemory-behavioral" {  } { { "IMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/IMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690870 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Found entity 1: IMemory" {  } { { "IMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/IMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavioral " "Found design unit 1: SignExtend-behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690872 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690875 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behavioral " "Found design unit 1: Reg-behavioral" {  } { { "Reg.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/Reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690878 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec3_8-behavioral " "Found design unit 1: Dec3_8-behavioral" {  } { { "Dec3_8.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/Dec3_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690881 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec3_8 " "Found entity 1: Dec3_8" {  } { { "Dec3_8.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/Dec3_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8_1-behavioral " "Found design unit 1: Mux8_1-behavioral" {  } { { "Mux8_1.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/Mux8_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690884 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8_1 " "Found entity 1: Mux8_1" {  } { { "Mux8_1.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/Mux8_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591181690884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181690884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IMemory " "Elaborating entity \"IMemory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591181690947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[3\] GND " "Pin \"RD\[3\]\" is stuck at GND" {  } { { "IMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/IMemory.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591181691441 "|IMemory|RD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[5\] GND " "Pin \"RD\[5\]\" is stuck at GND" {  } { { "IMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/IMemory.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591181691441 "|IMemory|RD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[11\] GND " "Pin \"RD\[11\]\" is stuck at GND" {  } { { "IMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase1/IMemory.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591181691441 "|IMemory|RD[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591181691441 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591181691516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591181692036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591181692036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591181692110 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591181692110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591181692110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591181692110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591181692165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 11:54:52 2020 " "Processing ended: Wed Jun 03 11:54:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591181692165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591181692165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591181692165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591181692165 ""}
