Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 20 23:03:24 2023
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file mtf7_core_top_timing_summary_routed.rpt -pb mtf7_core_top_timing_summary_routed.pb -rpx mtf7_core_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mtf7_core_top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.178        0.000                      0                33538        0.065        0.000                      0                33538        0.192        0.000                       0                  9414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk40_in_p               {0.000 12.000}       24.000          41.667          
  CLK_OUT4_usrclk_mmcm   {0.000 4.200}        8.400           119.048         
  clkfbout_usrclk_mmcm   {0.000 12.000}       24.000          41.667          
ext_clk_in               {0.000 4.000}        8.000           125.000         
  clk_125M_ctoc_mmcm_in  {0.000 4.000}        8.000           125.000         
  clk_625M_ctoc_mmcm_in  {0.000 0.800}        1.600           625.000         
  clkfbout_ctoc_mmcm_in  {0.000 4.000}        8.000           125.000         
pcie_clk                 {0.000 4.000}        8.000           125.000         
  clk_125M_ctoc_mmcm     {0.000 4.000}        8.000           125.000         
  clk_625M_ctoc_mmcm     {0.000 0.800}        1.600           625.000         
  clkfbout_ctoc_mmcm     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk40_in_p                                                                                                                                                                 7.000        0.000                       0                     4  
  CLK_OUT4_usrclk_mmcm         0.178        0.000                      0                31121        0.065        0.000                      0                31121        3.558        0.000                       0                  8597  
  clkfbout_usrclk_mmcm                                                                                                                                                    22.591        0.000                       0                     3  
ext_clk_in                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_125M_ctoc_mmcm_in        2.037        0.000                      0                  228        0.115        0.000                      0                  228        3.000        0.000                       0                   111  
  clk_625M_ctoc_mmcm_in                                                                                                                                                    0.192        0.000                       0                    30  
  clkfbout_ctoc_mmcm_in                                                                                                                                                    6.591        0.000                       0                     3  
pcie_clk                       0.852        0.000                      0                 2104        0.075        0.000                      0                 2104        2.000        0.000                       0                   628  
  clk_125M_ctoc_mmcm           3.109        0.000                      0                   15        0.234        0.000                      0                   15        3.650        0.000                       0                    18  
  clk_625M_ctoc_mmcm                                                                                                                                                       0.192        0.000                       0                    16  
  clkfbout_ctoc_mmcm                                                                                                                                                       6.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pcie_clk            clk_125M_ctoc_mmcm        5.744        0.000                      0                   69        0.163        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_125M_ctoc_mmcm_in  clk_125M_ctoc_mmcm_in        7.121        0.000                      0                    1        0.335        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk40_in_p
  To Clock:  clk40_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40_in_p
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { clk40_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     MMCME2_ADV/PSCLK   n/a            1.999         24.000      22.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I             n/a            1.408         24.000      22.592     BUFGCTRL_X0Y3     clk40_bufg/I
Min Period        n/a     IBUFDS_GTE2/I      n/a            1.408         24.000      22.592     IBUFDS_GTE2_X1Y3  clk40_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       24.000      76.000     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.000     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_usrclk_mmcm
  To Clock:  CLK_OUT4_usrclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 0.348ns (4.484%)  route 7.413ns (95.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 13.673 - 8.400 ) 
    Source Clock Delay      (SCD):    6.475ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.325     6.475    my_test_algo/my_hls_label/ap_clk
    DSP48_X10Y110        DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X10Y110        DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.348     6.823 r  my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/P[23]
                         net (fo=134, routed)         7.413    14.235    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_418_fu_1779_p2_0[23]
    DSP48_X11Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.223    13.673    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X11Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2/CLK
                         clock pessimism              1.100    14.773    
                         clock uncertainty           -0.098    14.675    
    DSP48_X11Y81         DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.261    14.414    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 0.348ns (4.484%)  route 7.413ns (95.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 13.673 - 8.400 ) 
    Source Clock Delay      (SCD):    6.475ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.325     6.475    my_test_algo/my_hls_label/ap_clk
    DSP48_X10Y110        DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X10Y110        DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.348     6.823 r  my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/P[23]
                         net (fo=134, routed)         7.413    14.235    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_418_fu_1779_p2_0[23]
    DSP48_X11Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.223    13.673    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X11Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2/CLK
                         clock pessimism              1.100    14.773    
                         clock uncertainty           -0.098    14.675    
    DSP48_X11Y81         DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.261    14.414    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_7_V_reg_992_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_150_fu_1522_p2/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 0.348ns (4.443%)  route 7.485ns (95.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.869 - 8.400 ) 
    Source Clock Delay      (SCD):    6.595ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.445     6.595    my_test_algo/my_hls_label/ap_clk
    DSP48_X6Y120         DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_7_V_reg_992_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.348     6.943 r  my_test_algo/my_hls_label/layer2_out_7_V_reg_992_reg/P[23]
                         net (fo=134, routed)         7.485    14.428    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_156_fu_1962_p2_0[23]
    DSP48_X3Y75          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_150_fu_1522_p2/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.419    13.869    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X3Y75          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_150_fu_1522_p2/CLK
                         clock pessimism              1.100    14.969    
                         clock uncertainty           -0.098    14.871    
    DSP48_X3Y75          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.261    14.610    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_150_fu_1522_p2
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 0.348ns (4.489%)  route 7.405ns (95.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 13.673 - 8.400 ) 
    Source Clock Delay      (SCD):    6.475ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.325     6.475    my_test_algo/my_hls_label/ap_clk
    DSP48_X10Y110        DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X10Y110        DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.348     6.823 r  my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/P[23]
                         net (fo=134, routed)         7.405    14.227    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_418_fu_1779_p2_0[23]
    DSP48_X11Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.223    13.673    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X11Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2/CLK
                         clock pessimism              1.100    14.773    
                         clock uncertainty           -0.098    14.675    
    DSP48_X11Y81         DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.261    14.414    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_420_fu_1560_p2
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_7_V_reg_992_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_150_fu_1522_p2/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.348ns (4.449%)  route 7.473ns (95.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.869 - 8.400 ) 
    Source Clock Delay      (SCD):    6.595ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.445     6.595    my_test_algo/my_hls_label/ap_clk
    DSP48_X6Y120         DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_7_V_reg_992_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.348     6.943 r  my_test_algo/my_hls_label/layer2_out_7_V_reg_992_reg/P[23]
                         net (fo=134, routed)         7.473    14.416    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_156_fu_1962_p2_0[23]
    DSP48_X3Y75          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_150_fu_1522_p2/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.419    13.869    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X3Y75          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_150_fu_1522_p2/CLK
                         clock pessimism              1.100    14.969    
                         clock uncertainty           -0.098    14.871    
    DSP48_X3Y75          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.261    14.610    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_150_fu_1522_p2
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_19_V_reg_1052_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 0.348ns (4.475%)  route 7.428ns (95.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 13.666 - 8.400 ) 
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.272     6.422    my_test_algo/my_hls_label/ap_clk
    DSP48_X9Y112         DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_19_V_reg_1052_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y112         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.348     6.770 r  my_test_algo/my_hls_label/layer2_out_19_V_reg_1052_reg/P[23]
                         net (fo=140, routed)         7.428    14.198    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_379_fu_1877_p2_0[23]
    DSP48_X10Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.216    13.666    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X10Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2/CLK
                         clock pessimism              1.100    14.766    
                         clock uncertainty           -0.098    14.668    
    DSP48_X10Y81         DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.261    14.407    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_19_V_reg_1052_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 0.348ns (4.475%)  route 7.428ns (95.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 13.666 - 8.400 ) 
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.272     6.422    my_test_algo/my_hls_label/ap_clk
    DSP48_X9Y112         DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_19_V_reg_1052_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y112         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.348     6.770 r  my_test_algo/my_hls_label/layer2_out_19_V_reg_1052_reg/P[23]
                         net (fo=140, routed)         7.428    14.198    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_379_fu_1877_p2_0[23]
    DSP48_X10Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.216    13.666    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X10Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2/CLK
                         clock pessimism              1.100    14.766    
                         clock uncertainty           -0.098    14.668    
    DSP48_X10Y81         DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.261    14.407    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_19_V_reg_1052_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 0.348ns (4.475%)  route 7.428ns (95.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 13.666 - 8.400 ) 
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.272     6.422    my_test_algo/my_hls_label/ap_clk
    DSP48_X9Y112         DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_19_V_reg_1052_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y112         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.348     6.770 r  my_test_algo/my_hls_label/layer2_out_19_V_reg_1052_reg/P[23]
                         net (fo=140, routed)         7.428    14.198    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_379_fu_1877_p2_0[23]
    DSP48_X10Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.216    13.666    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X10Y81         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2/CLK
                         clock pessimism              1.100    14.766    
                         clock uncertainty           -0.098    14.668    
    DSP48_X10Y81         DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.261    14.407    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_381_fu_2031_p2
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/trunc_ln708_130_reg_1091427_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 0.348ns (4.451%)  route 7.470ns (95.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.765 - 8.400 ) 
    Source Clock Delay      (SCD):    6.475ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.325     6.475    my_test_algo/my_hls_label/ap_clk
    DSP48_X10Y110        DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X10Y110        DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.348     6.823 r  my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/P[23]
                         net (fo=134, routed)         7.470    14.293    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_418_fu_1779_p2_0[23]
    DSP48_X8Y71          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/trunc_ln708_130_reg_1091427_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.315    13.765    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X8Y71          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/trunc_ln708_130_reg_1091427_reg/CLK
                         clock pessimism              1.100    14.865    
                         clock uncertainty           -0.098    14.767    
    DSP48_X8Y71          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.261    14.506    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/trunc_ln708_130_reg_1091427_reg
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -14.293    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/trunc_ln708_130_reg_1091427_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 0.348ns (4.452%)  route 7.469ns (95.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.765 - 8.400 ) 
    Source Clock Delay      (SCD):    6.475ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.325     6.475    my_test_algo/my_hls_label/ap_clk
    DSP48_X10Y110        DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X10Y110        DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.348     6.823 r  my_test_algo/my_hls_label/layer2_out_21_V_reg_1062_reg/P[23]
                         net (fo=134, routed)         7.469    14.292    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_418_fu_1779_p2_0[23]
    DSP48_X8Y71          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/trunc_ln708_130_reg_1091427_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        1.315    13.765    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X8Y71          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/trunc_ln708_130_reg_1091427_reg/CLK
                         clock pessimism              1.100    14.865    
                         clock uncertainty           -0.098    14.767    
    DSP48_X8Y71          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.261    14.506    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/trunc_ln708_130_reg_1091427_reg
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_15_V_read_int_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_299_fu_1949_p2/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.609%)  route 0.152ns (60.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.545     2.287    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X127Y233       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_15_V_read_int_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y233       FDRE (Prop_fdre_C_Q)         0.100     2.387 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_15_V_read_int_reg_reg[11]/Q
                         net (fo=2, routed)           0.152     2.540    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/C[10]
    DSP48_X9Y93          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_299_fu_1949_p2/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.801     2.929    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X9Y93          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_299_fu_1949_p2/CLK
                         clock pessimism             -0.554     2.375    
    DSP48_X9Y93          DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                      0.100     2.475    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_299_fu_1949_p2
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.208ns (57.323%)  route 0.155ns (42.676%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.536     2.278    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X122Y250       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y250       FDRE (Prop_fdre_C_Q)         0.118     2.396 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619_reg[0]/Q
                         net (fo=2, routed)           0.155     2.551    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619[0]
    SLICE_X123Y246       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.641 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.641    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_fu_1087494_p2[1]
    SLICE_X123Y246       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.750     2.878    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X123Y246       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[1]/C
                         clock pessimism             -0.386     2.492    
    SLICE_X123Y246       FDRE (Hold_fdre_C_D)         0.071     2.563    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_0_V_read_int_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_fu_1661_p2/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.020%)  route 0.170ns (62.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.579     2.321    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X139Y216       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_0_V_read_int_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y216       FDRE (Prop_fdre_C_Q)         0.100     2.421 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_0_V_read_int_reg_reg[23]/Q
                         net (fo=57, routed)          0.170     2.591    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_0_V_read_int_reg[23]
    DSP48_X11Y86         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_fu_1661_p2/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.839     2.967    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X11Y86         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_fu_1661_p2/CLK
                         clock pessimism             -0.554     2.413    
    DSP48_X11Y86         DSP48E1 (Hold_dsp48e1_CLK_C[25])
                                                      0.100     2.513    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_fu_1661_p2
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_26_V_read_int_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_518_fu_1712_p2/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.491%)  route 0.147ns (59.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.657     2.399    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X177Y229       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_26_V_read_int_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y229       FDRE (Prop_fdre_C_Q)         0.100     2.499 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_26_V_read_int_reg_reg[23]/Q
                         net (fo=26, routed)          0.147     2.646    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/C__0[22]
    DSP48_X15Y91         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_518_fu_1712_p2/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.915     3.043    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X15Y91         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_518_fu_1712_p2/CLK
                         clock pessimism             -0.576     2.467    
    DSP48_X15Y91         DSP48E1 (Hold_dsp48e1_CLK_C[38])
                                                      0.100     2.567    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_518_fu_1712_p2
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.216ns (58.244%)  route 0.155ns (41.756%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.536     2.278    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X122Y251       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y251       FDRE (Prop_fdre_C_Q)         0.118     2.396 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619_reg[6]/Q
                         net (fo=2, routed)           0.155     2.551    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619[6]
    SLICE_X123Y247       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.649 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.649    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_fu_1087494_p2[7]
    SLICE_X123Y247       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.751     2.879    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X123Y247       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[7]/C
                         clock pessimism             -0.386     2.493    
    SLICE_X123Y247       FDRE (Hold_fdre_C_D)         0.071     2.564    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.216ns (58.244%)  route 0.155ns (41.756%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.536     2.278    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X122Y250       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y250       FDRE (Prop_fdre_C_Q)         0.118     2.396 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619_reg[2]/Q
                         net (fo=2, routed)           0.155     2.551    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_189_reg_1091619[2]
    SLICE_X123Y246       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.649 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.649    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_fu_1087494_p2[3]
    SLICE_X123Y246       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.750     2.878    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X123Y246       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[3]/C
                         clock pessimism             -0.386     2.492    
    SLICE_X123Y246       FDRE (Hold_fdre_C_D)         0.071     2.563    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_190_reg_1092409_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/select_ln476_13_reg_2854_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q12_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.091ns (32.791%)  route 0.187ns (67.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.670     2.412    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/ap_clk
    SLICE_X59Y304        FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/select_ln476_13_reg_2854_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y304        FDSE (Prop_fdse_C_Q)         0.091     2.503 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/select_ln476_13_reg_2854_reg[3]/Q
                         net (fo=1, routed)           0.187     2.690    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q12_reg_7[3]
    RAMB18_X4Y123        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q12_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.928     3.056    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/ap_clk
    RAMB18_X4Y123        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q12_reg/CLKBWRCLK
                         clock pessimism             -0.600     2.456    
    RAMB18_X4Y123        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.145     2.601    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q12_reg
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/select_ln476_7_reg_3504_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q6_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.091ns (32.787%)  route 0.187ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.588     2.330    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/ap_clk
    SLICE_X145Y244       FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/select_ln476_7_reg_3504_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y244       FDSE (Prop_fdse_C_Q)         0.091     2.421 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/select_ln476_7_reg_3504_reg[3]/Q
                         net (fo=1, routed)           0.187     2.608    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q6_reg_1[3]
    RAMB18_X9Y98         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q6_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.820     2.948    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X9Y98         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q6_reg/CLKBWRCLK
                         clock pessimism             -0.574     2.374    
    RAMB18_X9Y98         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.145     2.519    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q6_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_26_V_read_int_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_518_fu_1712_p2/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.709%)  route 0.144ns (57.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.654     2.396    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X178Y225       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_26_V_read_int_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y225       FDRE (Prop_fdre_C_Q)         0.107     2.503 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/data_26_V_read_int_reg_reg[3]/Q
                         net (fo=1, routed)           0.144     2.647    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/C__0[2]
    DSP48_X15Y91         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_518_fu_1712_p2/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.915     3.043    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    DSP48_X15Y91         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_518_fu_1712_p2/CLK
                         clock pessimism             -0.554     2.489    
    DSP48_X15Y91         DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.064     2.553    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_518_fu_1712_p2
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_422_reg_1091724_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_424_reg_1092819_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.175ns (38.275%)  route 0.282ns (61.725%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.670     2.412    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X189Y200       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_422_reg_1091724_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y200       FDRE (Prop_fdre_C_Q)         0.100     2.512 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_422_reg_1091724_reg[13]/Q
                         net (fo=3, routed)           0.282     2.794    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_422_reg_1091724[13]
    SLICE_X188Y199       LUT4 (Prop_lut4_I2_O)        0.028     2.822 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_424_reg_1092819[15]_i_8/O
                         net (fo=1, routed)           0.000     2.822    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_424_reg_1092819[15]_i_8_n_0
    SLICE_X188Y199       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.869 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_424_reg_1092819_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.869    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_424_fu_1088206_p2[13]
    SLICE_X188Y199       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_424_reg_1092819_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=8837, routed)        0.946     3.074    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/ap_clk
    SLICE_X188Y199       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_424_reg_1092819_reg[13]/C
                         clock pessimism             -0.394     2.680    
    SLICE_X188Y199       FDRE (Hold_fdre_C_D)         0.092     2.772    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/add_ln731_424_reg_1092819_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT4_usrclk_mmcm
Waveform(ns):       { 0.000 4.200 }
Period(ns):         8.400
Sources:            { usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X5Y70      my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_310_fu_1851_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X11Y93     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/tmp_420_reg_1091519_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X16Y73     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_552_fu_1563_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X13Y86     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/tmp_421_reg_1091524_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X4Y94      my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_313_fu_1885_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X12Y74     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/tmp_422_reg_1091529_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X15Y74     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_555_fu_1722_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X11Y86     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/mul_ln1118_fu_1661_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X7Y103     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/tmp_154_reg_1091844_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X10Y67     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324/trunc_ln708_128_reg_1092024_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.400       204.960    MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X120Y279   my_test_algo/data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X120Y279   my_test_algo/data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X124Y277   my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X124Y277   my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X128Y305   my_test_algo/doutDbg3_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X128Y305   my_test_algo/doutDbg3_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X128Y305   my_test_algo/doutDbg3_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X128Y305   my_test_algo/doutDbg3_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X132Y305   my_test_algo/doutDbg3_reg[24]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X132Y305   my_test_algo/doutDbg3_reg[24]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X120Y279   my_test_algo/data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X124Y277   my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X124Y277   my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X128Y305   my_test_algo/doutDbg3_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X128Y305   my_test_algo/doutDbg3_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y307    my_test_algo/doutDbg3_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y307    my_test_algo/doutDbg3_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y307    my_test_algo/doutDbg3_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y307    my_test_algo/doutDbg3_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X92Y307    my_test_algo/doutDbg3_reg[12]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_usrclk_mmcm
  To Clock:  clkfbout_usrclk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_usrclk_mmcm
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         24.000      22.592     BUFGCTRL_X0Y5    usrclk_mmcm_/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       24.000      76.000     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       24.000      189.360    MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ext_clk_in
  To Clock:  ext_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ext_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_ctoc_mmcm_in
  To Clock:  clk_125M_ctoc_mmcm_in

Setup :            0  Failing Endpoints,  Worst Slack        2.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.275ns (4.880%)  route 5.360ns (95.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 6.210 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.348    -2.347    ctoc/clk_125M_in
    SLICE_X167Y267       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y267       FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.359    -1.765    ctoc/phase_done
    SLICE_X167Y267       LUT1 (Prop_lut1_I0_O)        0.052    -1.713 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          5.001     3.288    ctoc/phase_done_n
    SLICE_X51Y267        FDRE                                         r  ctoc/phase_done_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.186     6.210    ctoc/clk_125M_in
    SLICE_X51Y267        FDRE                                         r  ctoc/phase_done_r_reg[11]/C
                         clock pessimism             -0.706     5.504    
                         clock uncertainty           -0.063     5.441    
    SLICE_X51Y267        FDRE (Setup_fdre_C_D)       -0.115     5.326    ctoc/phase_done_r_reg[11]
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.275ns (5.021%)  route 5.202ns (94.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.797ns = ( 6.203 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.348    -2.347    ctoc/clk_125M_in
    SLICE_X167Y267       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y267       FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.359    -1.765    ctoc/phase_done
    SLICE_X167Y267       LUT1 (Prop_lut1_I0_O)        0.052    -1.713 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.843     3.130    ctoc/phase_done_n
    SLICE_X51Y274        FDRE                                         r  ctoc/phase_done_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.179     6.203    ctoc/clk_125M_in
    SLICE_X51Y274        FDRE                                         r  ctoc/phase_done_r_reg[8]/C
                         clock pessimism             -0.706     5.497    
                         clock uncertainty           -0.063     5.434    
    SLICE_X51Y274        FDRE (Setup_fdre_C_D)       -0.124     5.310    ctoc/phase_done_r_reg[8]
  -------------------------------------------------------------------
                         required time                          5.310    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.275ns (5.036%)  route 5.185ns (94.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 6.208 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.348    -2.347    ctoc/clk_125M_in
    SLICE_X167Y267       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y267       FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.359    -1.765    ctoc/phase_done
    SLICE_X167Y267       LUT1 (Prop_lut1_I0_O)        0.052    -1.713 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.826     3.113    ctoc/phase_done_n
    SLICE_X51Y270        FDRE                                         r  ctoc/phase_done_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.184     6.208    ctoc/clk_125M_in
    SLICE_X51Y270        FDRE                                         r  ctoc/phase_done_r_reg[12]/C
                         clock pessimism             -0.706     5.502    
                         clock uncertainty           -0.063     5.439    
    SLICE_X51Y270        FDRE (Setup_fdre_C_D)       -0.115     5.324    ctoc/phase_done_r_reg[12]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 0.275ns (5.124%)  route 5.092ns (94.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.797ns = ( 6.203 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.348    -2.347    ctoc/clk_125M_in
    SLICE_X167Y267       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y267       FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.359    -1.765    ctoc/phase_done
    SLICE_X167Y267       LUT1 (Prop_lut1_I0_O)        0.052    -1.713 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.733     3.020    ctoc/phase_done_n
    SLICE_X51Y274        FDRE                                         r  ctoc/phase_done_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.179     6.203    ctoc/clk_125M_in
    SLICE_X51Y274        FDRE                                         r  ctoc/phase_done_r_reg[10]/C
                         clock pessimism             -0.706     5.497    
                         clock uncertainty           -0.063     5.434    
    SLICE_X51Y274        FDRE (Setup_fdre_C_D)       -0.115     5.319    ctoc/phase_done_r_reg[10]
  -------------------------------------------------------------------
                         required time                          5.319    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 0.275ns (5.207%)  route 5.006ns (94.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.348    -2.347    ctoc/clk_125M_in
    SLICE_X167Y267       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y267       FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.359    -1.765    ctoc/phase_done
    SLICE_X167Y267       LUT1 (Prop_lut1_I0_O)        0.052    -1.713 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.647     2.934    ctoc/phase_done_n
    SLICE_X51Y273        FDRE                                         r  ctoc/phase_done_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.180     6.204    ctoc/clk_125M_in
    SLICE_X51Y273        FDRE                                         r  ctoc/phase_done_r_reg[2]/C
                         clock pessimism             -0.706     5.498    
                         clock uncertainty           -0.063     5.435    
    SLICE_X51Y273        FDRE (Setup_fdre_C_D)       -0.115     5.320    ctoc/phase_done_r_reg[2]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -2.934    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 0.275ns (5.362%)  route 4.854ns (94.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 6.208 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.348    -2.347    ctoc/clk_125M_in
    SLICE_X167Y267       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y267       FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.359    -1.765    ctoc/phase_done
    SLICE_X167Y267       LUT1 (Prop_lut1_I0_O)        0.052    -1.713 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.495     2.782    ctoc/phase_done_n
    SLICE_X50Y279        FDRE                                         r  ctoc/phase_done_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.184     6.208    ctoc/clk_125M_in
    SLICE_X50Y279        FDRE                                         r  ctoc/phase_done_r_reg[1]/C
                         clock pessimism             -0.706     5.502    
                         clock uncertainty           -0.063     5.439    
    SLICE_X50Y279        FDRE (Setup_fdre_C_D)       -0.095     5.344    ctoc/phase_done_r_reg[1]
  -------------------------------------------------------------------
                         required time                          5.344    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.275ns (5.426%)  route 4.793ns (94.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 6.218 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.348    -2.347    ctoc/clk_125M_in
    SLICE_X167Y267       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y267       FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.359    -1.765    ctoc/phase_done
    SLICE_X167Y267       LUT1 (Prop_lut1_I0_O)        0.052    -1.713 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.434     2.721    ctoc/phase_done_n
    SLICE_X51Y294        FDRE                                         r  ctoc/phase_done_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.194     6.218    ctoc/clk_125M_in
    SLICE_X51Y294        FDRE                                         r  ctoc/phase_done_r_reg[13]/C
                         clock pessimism             -0.706     5.512    
                         clock uncertainty           -0.063     5.449    
    SLICE_X51Y294        FDRE (Setup_fdre_C_D)       -0.115     5.334    ctoc/phase_done_r_reg[13]
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 0.275ns (5.456%)  route 4.765ns (94.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 6.218 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.348    -2.347    ctoc/clk_125M_in
    SLICE_X167Y267       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y267       FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.359    -1.765    ctoc/phase_done
    SLICE_X167Y267       LUT1 (Prop_lut1_I0_O)        0.052    -1.713 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.406     2.693    ctoc/phase_done_n
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.194     6.218    ctoc/clk_125M_in
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[6]/C
                         clock pessimism             -0.706     5.512    
                         clock uncertainty           -0.063     5.449    
    SLICE_X50Y295        FDRE (Setup_fdre_C_D)       -0.095     5.354    ctoc/phase_done_r_reg[6]
  -------------------------------------------------------------------
                         required time                          5.354    
                         arrival time                          -2.693    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.275ns (5.547%)  route 4.683ns (94.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 6.218 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.348    -2.347    ctoc/clk_125M_in
    SLICE_X167Y267       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y267       FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.359    -1.765    ctoc/phase_done
    SLICE_X167Y267       LUT1 (Prop_lut1_I0_O)        0.052    -1.713 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.324     2.611    ctoc/phase_done_n
    SLICE_X51Y294        FDRE                                         r  ctoc/phase_done_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.194     6.218    ctoc/clk_125M_in
    SLICE_X51Y294        FDRE                                         r  ctoc/phase_done_r_reg[7]/C
                         clock pessimism             -0.706     5.512    
                         clock uncertainty           -0.063     5.449    
    SLICE_X51Y294        FDRE (Setup_fdre_C_D)       -0.124     5.325    ctoc/phase_done_r_reg[7]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.275ns (5.566%)  route 4.666ns (94.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 6.209 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.348    -2.347    ctoc/clk_125M_in
    SLICE_X167Y267       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y267       FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.359    -1.765    ctoc/phase_done
    SLICE_X167Y267       LUT1 (Prop_lut1_I0_O)        0.052    -1.713 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.307     2.593    ctoc/phase_done_n
    SLICE_X50Y281        FDRE                                         r  ctoc/phase_done_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.185     6.209    ctoc/clk_125M_in
    SLICE_X50Y281        FDRE                                         r  ctoc/phase_done_r_reg[4]/C
                         clock pessimism             -0.706     5.503    
                         clock uncertainty           -0.063     5.440    
    SLICE_X50Y281        FDRE (Setup_fdre_C_D)       -0.095     5.345    ctoc/phase_done_r_reg[4]
  -------------------------------------------------------------------
                         required time                          5.345    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  2.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ctoc/bs_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bs_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.132ns (59.424%)  route 0.090ns (40.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X169Y265       FDRE                                         r  ctoc/bs_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.619 r  ctoc/bs_bits_reg[0]/Q
                         net (fo=5, routed)           0.090    -0.529    ctoc/bs_bits_reg_n_0_[0]
    SLICE_X168Y265       LUT5 (Prop_lut5_I3_O)        0.032    -0.497 r  ctoc/bs_bits[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.497    ctoc/bs_bits[2]_i_1_n_0
    SLICE_X168Y265       FDRE                                         r  ctoc/bs_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.813    -0.585    ctoc/clk_125M_in
    SLICE_X168Y265       FDRE                                         r  ctoc/bs_bits_reg[2]/C
                         clock pessimism             -0.123    -0.708    
    SLICE_X168Y265       FDRE (Hold_fdre_C_D)         0.096    -0.612    ctoc/bs_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ctoc/core_phase_inc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/psen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.609    -0.718    ctoc/clk_125M_in
    SLICE_X169Y262       FDRE                                         r  ctoc/core_phase_inc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y262       FDRE (Prop_fdre_C_Q)         0.100    -0.618 r  ctoc/core_phase_inc_r_reg/Q
                         net (fo=2, routed)           0.088    -0.530    ctoc/core_phase_inc_r
    SLICE_X168Y262       LUT5 (Prop_lut5_I2_O)        0.028    -0.502 r  ctoc/psen_i_1/O
                         net (fo=1, routed)           0.000    -0.502    ctoc/psen_i_1_n_0
    SLICE_X168Y262       FDRE                                         r  ctoc/psen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.815    -0.583    ctoc/clk_125M_in
    SLICE_X168Y262       FDRE                                         r  ctoc/psen_reg/C
                         clock pessimism             -0.124    -0.707    
    SLICE_X168Y262       FDRE (Hold_fdre_C_D)         0.087    -0.620    ctoc/psen_reg
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ctoc/bs_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bs_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X169Y265       FDRE                                         r  ctoc/bs_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.619 r  ctoc/bs_bits_reg[0]/Q
                         net (fo=5, routed)           0.090    -0.529    ctoc/bs_bits_reg_n_0_[0]
    SLICE_X168Y265       LUT4 (Prop_lut4_I2_O)        0.028    -0.501 r  ctoc/bs_bits[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.501    ctoc/bs_bits[1]_i_1_n_0
    SLICE_X168Y265       FDRE                                         r  ctoc/bs_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.813    -0.585    ctoc/clk_125M_in
    SLICE_X168Y265       FDRE                                         r  ctoc/bs_bits_reg[1]/C
                         clock pessimism             -0.123    -0.708    
    SLICE_X168Y265       FDRE (Hold_fdre_C_D)         0.087    -0.621    ctoc/bs_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.529    -0.798    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X98Y287        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y287        FDPE (Prop_fdpe_C_Q)         0.118    -0.680 r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.625    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X98Y287        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.734    -0.664    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X98Y287        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.134    -0.798    
    SLICE_X98Y287        FDPE (Hold_fdpe_C_D)         0.042    -0.756    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ctoc/rx_ph_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rx_ph_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.935%)  route 0.118ns (48.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.610    -0.717    ctoc/clk_125M_in
    SLICE_X167Y261       FDRE                                         r  ctoc/rx_ph_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y261       FDRE (Prop_fdre_C_Q)         0.100    -0.617 r  ctoc/rx_ph_cnt_reg[0]/Q
                         net (fo=8, routed)           0.118    -0.499    ctoc/rx_ph_cnt_reg[0]
    SLICE_X168Y261       LUT6 (Prop_lut6_I2_O)        0.028    -0.471 r  ctoc/rx_ph_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.471    ctoc/p_0_in__0[5]
    SLICE_X168Y261       FDRE                                         r  ctoc/rx_ph_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.817    -0.581    ctoc/clk_125M_in
    SLICE_X168Y261       FDRE                                         r  ctoc/rx_ph_cnt_reg[5]/C
                         clock pessimism             -0.122    -0.703    
    SLICE_X168Y261       FDRE (Hold_fdre_C_D)         0.087    -0.616    ctoc/rx_ph_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ctoc/locked_in_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rst_isd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.296%)  route 0.122ns (48.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.562    -0.765    ctoc/clk_125M_in
    SLICE_X149Y274       FDRE                                         r  ctoc/locked_in_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y274       FDRE (Prop_fdre_C_Q)         0.100    -0.665 f  ctoc/locked_in_rr_reg/Q
                         net (fo=1, routed)           0.122    -0.544    ctoc/locked_in_rr
    SLICE_X148Y274       LUT2 (Prop_lut2_I0_O)        0.028    -0.516 r  ctoc/rst_isd_i_1/O
                         net (fo=1, routed)           0.000    -0.516    ctoc/rst_isd_i_1_n_0
    SLICE_X148Y274       FDRE                                         r  ctoc/rst_isd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.767    -0.631    ctoc/clk_125M_in
    SLICE_X148Y274       FDRE                                         r  ctoc/rst_isd_reg/C
                         clock pessimism             -0.123    -0.754    
    SLICE_X148Y274       FDRE (Hold_fdre_C_D)         0.087    -0.667    ctoc/rst_isd_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ctoc/phase_done_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_rr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.602    -0.725    ctoc/clk_125M_in
    SLICE_X51Y287        FDRE                                         r  ctoc/phase_done_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y287        FDRE (Prop_fdre_C_Q)         0.100    -0.625 r  ctoc/phase_done_r_reg[5]/Q
                         net (fo=1, routed)           0.095    -0.530    ctoc/phase_done_r[5]
    SLICE_X51Y287        FDRE                                         r  ctoc/phase_done_rr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.809    -0.589    ctoc/clk_125M_in
    SLICE_X51Y287        FDRE                                         r  ctoc/phase_done_rr_reg[5]/C
                         clock pessimism             -0.136    -0.725    
    SLICE_X51Y287        FDRE (Hold_fdre_C_D)         0.043    -0.682    ctoc/phase_done_rr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ctoc/phase_done_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_rr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.605    -0.722    ctoc/clk_125M_in
    SLICE_X51Y294        FDRE                                         r  ctoc/phase_done_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.622 r  ctoc/phase_done_r_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.527    ctoc/phase_done_r[7]
    SLICE_X51Y294        FDRE                                         r  ctoc/phase_done_rr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.813    -0.585    ctoc/clk_125M_in
    SLICE_X51Y294        FDRE                                         r  ctoc/phase_done_rr_reg[7]/C
                         clock pessimism             -0.137    -0.722    
    SLICE_X51Y294        FDRE (Hold_fdre_C_D)         0.043    -0.679    ctoc/phase_done_rr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ctoc/bitslip_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].isd/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.170%)  route 0.149ns (55.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X168Y286       FDRE                                         r  ctoc/bitslip_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y286       FDRE (Prop_fdre_C_Q)         0.118    -0.601 r  ctoc/bitslip_reg[9]/Q
                         net (fo=1, routed)           0.149    -0.452    ctoc/bitslip_reg_n_0_[9]
    ILOGIC_X1Y286        ISERDESE2                                    r  ctoc/serdes_loop[9].isd/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.819    -0.579    ctoc/clk_125M_in
    ILOGIC_X1Y286        ISERDESE2                                    r  ctoc/serdes_loop[9].isd/CLKDIV
                         clock pessimism             -0.102    -0.681    
    ILOGIC_X1Y286        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067    -0.614    ctoc/serdes_loop[9].isd
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ctoc/phase_done_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_rr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.605    -0.722    ctoc/clk_125M_in
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y295        FDRE (Prop_fdre_C_Q)         0.118    -0.604 r  ctoc/phase_done_r_reg[6]/Q
                         net (fo=1, routed)           0.096    -0.508    ctoc/phase_done_r[6]
    SLICE_X50Y296        FDRE                                         r  ctoc/phase_done_rr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.813    -0.585    ctoc/clk_125M_in
    SLICE_X50Y296        FDRE                                         r  ctoc/phase_done_rr_reg[6]/C
                         clock pessimism             -0.123    -0.708    
    SLICE_X50Y296        FDRE (Hold_fdre_C_D)         0.037    -0.671    ctoc/phase_done_rr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_ctoc_mmcm_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.999         8.000       6.001      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         8.000       6.161      RAMB36_X6Y57     ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            1.408         8.000       6.591      BUFGCTRL_X0Y16   ctoc/ctoc_mmcm_in_/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y295    ctoc/serdes_loop[13].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y279    ctoc/serdes_loop[1].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y273    ctoc/serdes_loop[2].isd/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.001      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X100Y287   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X100Y287   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X168Y265   ctoc/bs_bits_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X168Y265   ctoc/bs_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X168Y262   ctoc/core_phase_inc_rr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X169Y263   ctoc/phdone_to_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X169Y263   ctoc/phdone_to_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X167Y261   ctoc/rx_ph_cnt_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X100Y287   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X100Y287   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X52Y295    ctoc/bitslip_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X168Y278   ctoc/bitslip_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X52Y295    ctoc/bitslip_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X168Y286   ctoc/bitslip_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X169Y265   ctoc/bs_bits_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X168Y265   ctoc/bs_bits_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_625M_ctoc_mmcm_in
  To Clock:  clk_625M_ctoc_mmcm_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_625M_ctoc_mmcm_in
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         1.600       0.192      BUFGCTRL_X0Y17   ctoc/ctoc_mmcm_in_/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.600       0.529      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ctoc_mmcm_in
  To Clock:  clkfbout_ctoc_mmcm_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ctoc_mmcm_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         8.000       6.591      BUFGCTRL_X0Y19   ctoc/ctoc_mmcm_in_/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pcie_clk
  To Clock:  pcie_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 0.223ns (3.387%)  route 6.362ns (96.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 11.411 - 8.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.232     3.763    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.223     3.986 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          6.362    10.348    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X7Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.108    11.411    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.652    
                         clock uncertainty           -0.035    11.617    
    RAMB36_X7Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.201    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.223ns (3.529%)  route 6.097ns (96.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 11.409 - 8.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.232     3.763    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.223     3.986 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          6.097    10.083    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X7Y51         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.106    11.409    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y51         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.650    
                         clock uncertainty           -0.035    11.615    
    RAMB36_X7Y51         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.199    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.199    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 0.223ns (3.683%)  route 5.832ns (96.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 11.407 - 8.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.232     3.763    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.223     3.986 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          5.832     9.818    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X7Y52         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.104    11.407    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y52         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.648    
                         clock uncertainty           -0.035    11.613    
    RAMB36_X7Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.197    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.197    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 0.223ns (3.852%)  route 5.567ns (96.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 11.402 - 8.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.232     3.763    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.223     3.986 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          5.567     9.553    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X7Y53         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.099    11.402    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y53         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.643    
                         clock uncertainty           -0.035    11.608    
    RAMB36_X7Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.192    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 0.223ns (3.928%)  route 5.454ns (96.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 11.472 - 8.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.232     3.763    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.223     3.986 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          5.454     9.440    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X8Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.169    11.472    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.713    
                         clock uncertainty           -0.035    11.678    
    RAMB36_X8Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.262    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 0.223ns (4.036%)  route 5.302ns (95.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 11.397 - 8.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.232     3.763    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.223     3.986 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          5.302     9.288    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X7Y54         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.094    11.397    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y54         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.638    
                         clock uncertainty           -0.035    11.603    
    RAMB36_X7Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.187    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.223ns (4.053%)  route 5.278ns (95.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 11.472 - 8.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.232     3.763    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.223     3.986 r  imem/addr_cnt_reg[8]/Q
                         net (fo=65, routed)          5.278     9.265    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X8Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.169    11.472    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.713    
                         clock uncertainty           -0.035    11.678    
    RAMB36_X8Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    11.262    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 0.223ns (4.121%)  route 5.189ns (95.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 11.470 - 8.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.232     3.763    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.223     3.986 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          5.189     9.175    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X8Y51         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.167    11.470    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y51         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.711    
                         clock uncertainty           -0.035    11.676    
    RAMB36_X8Y51         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.260    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.223ns (4.240%)  route 5.037ns (95.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 11.399 - 8.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.232     3.763    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.223     3.986 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          5.037     9.023    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X7Y55         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.096    11.399    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y55         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.640    
                         clock uncertainty           -0.035    11.605    
    RAMB36_X7Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.189    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 0.223ns (4.259%)  route 5.013ns (95.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 11.470 - 8.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.232     3.763    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.223     3.986 r  imem/addr_cnt_reg[8]/Q
                         net (fo=65, routed)          5.013     9.000    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X8Y51         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.167    11.470    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y51         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.711    
                         clock uncertainty           -0.035    11.676    
    RAMB36_X8Y51         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    11.260    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  2.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 imem/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.419%)  route 0.229ns (69.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.535     1.444    imem/CLK
    SLICE_X95Y283        FDRE                                         r  imem/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y283        FDRE (Prop_fdre_C_Q)         0.100     1.544 r  imem/addr_cnt_reg[6]/Q
                         net (fo=65, routed)          0.229     1.772    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X5Y56         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.779     2.003    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y56         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.489     1.514    
    RAMB36_X5Y56         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.697    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.416%)  route 0.054ns (29.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.531     1.440    crb/CLK
    SLICE_X90Y277        FDRE                                         r  crb/control_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y277        FDRE (Prop_fdre_C_Q)         0.100     1.540 r  crb/control_reg_reg[7]/Q
                         net (fo=1, routed)           0.054     1.593    crb/control_reg_reg_n_0_[7]
    SLICE_X91Y277        LUT4 (Prop_lut4_I2_O)        0.028     1.621 r  crb/r_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.621    crb/p_1_in[7]
    SLICE_X91Y277        FDRE                                         r  crb/r_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.736     1.960    crb/CLK
    SLICE_X91Y277        FDRE                                         r  crb/r_out_reg[7]/C
                         clock pessimism             -0.510     1.451    
    SLICE_X91Y277        FDRE (Hold_fdre_C_D)         0.061     1.512    crb/r_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.512     1.421    crb/CLK
    SLICE_X109Y276       FDRE                                         r  crb/control_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y276       FDRE (Prop_fdre_C_Q)         0.100     1.521 r  crb/control_reg_reg[17]/Q
                         net (fo=1, routed)           0.081     1.601    crb/control_reg_reg_n_0_[17]
    SLICE_X108Y276       LUT4 (Prop_lut4_I2_O)        0.028     1.629 r  crb/r_out[17]_i_1/O
                         net (fo=1, routed)           0.000     1.629    crb/p_1_in[17]
    SLICE_X108Y276       FDRE                                         r  crb/r_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.716     1.940    crb/CLK
    SLICE_X108Y276       FDRE                                         r  crb/r_out_reg[17]/C
                         clock pessimism             -0.509     1.432    
    SLICE_X108Y276       FDRE (Hold_fdre_C_D)         0.087     1.519    crb/r_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.555     1.464    crb/CLK
    SLICE_X137Y276       FDRE                                         r  crb/control_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y276       FDRE (Prop_fdre_C_Q)         0.100     1.564 r  crb/control_reg_reg[22]/Q
                         net (fo=1, routed)           0.081     1.644    crb/control_reg_reg_n_0_[22]
    SLICE_X136Y276       LUT4 (Prop_lut4_I2_O)        0.028     1.672 r  crb/r_out[22]_i_1/O
                         net (fo=1, routed)           0.000     1.672    crb/p_1_in[22]
    SLICE_X136Y276       FDRE                                         r  crb/r_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.759     1.983    crb/CLK
    SLICE_X136Y276       FDRE                                         r  crb/r_out_reg[22]/C
                         clock pessimism             -0.509     1.475    
    SLICE_X136Y276       FDRE (Hold_fdre_C_D)         0.087     1.562    crb/r_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.557     1.466    crb/CLK
    SLICE_X135Y278       FDRE                                         r  crb/control_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y278       FDRE (Prop_fdre_C_Q)         0.100     1.566 r  crb/control_reg_reg[27]/Q
                         net (fo=1, routed)           0.081     1.646    crb/control_reg_reg_n_0_[27]
    SLICE_X134Y278       LUT4 (Prop_lut4_I2_O)        0.028     1.674 r  crb/r_out[27]_i_1/O
                         net (fo=1, routed)           0.000     1.674    crb/p_1_in[27]
    SLICE_X134Y278       FDRE                                         r  crb/r_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.762     1.986    crb/CLK
    SLICE_X134Y278       FDRE                                         r  crb/r_out_reg[27]/C
                         clock pessimism             -0.510     1.477    
    SLICE_X134Y278       FDRE (Hold_fdre_C_D)         0.087     1.564    crb/r_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.528     1.437    crb/CLK
    SLICE_X97Y277        FDRE                                         r  crb/control_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y277        FDRE (Prop_fdre_C_Q)         0.100     1.537 r  crb/control_reg_reg[6]/Q
                         net (fo=1, routed)           0.081     1.617    crb/control_reg_reg_n_0_[6]
    SLICE_X96Y277        LUT4 (Prop_lut4_I2_O)        0.028     1.645 r  crb/r_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.645    crb/p_1_in[6]
    SLICE_X96Y277        FDRE                                         r  crb/r_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.732     1.956    crb/CLK
    SLICE_X96Y277        FDRE                                         r  crb/r_out_reg[6]/C
                         clock pessimism             -0.509     1.448    
    SLICE_X96Y277        FDRE (Hold_fdre_C_D)         0.087     1.535    crb/r_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ctoc/m_axi\\.wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/control_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.796%)  route 0.236ns (70.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.525     1.434    ctoc/CLK
    SLICE_X101Y281       FDRE                                         r  ctoc/m_axi\\.wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y281       FDRE (Prop_fdre_C_Q)         0.100     1.534 r  ctoc/m_axi\\.wdata_reg[16]/Q
                         net (fo=2, routed)           0.236     1.769    crb/control_reg_reg[63]_0[16]
    SLICE_X108Y278       FDRE                                         r  crb/control_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.719     1.943    crb/CLK
    SLICE_X108Y278       FDRE                                         r  crb/control_reg_reg[16]/C
                         clock pessimism             -0.324     1.620    
    SLICE_X108Y278       FDRE (Hold_fdre_C_D)         0.037     1.657    crb/control_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ctoc/m_axi\\.wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/control_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.693%)  route 0.237ns (70.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.525     1.434    ctoc/CLK
    SLICE_X99Y281        FDRE                                         r  ctoc/m_axi\\.wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y281        FDRE (Prop_fdre_C_Q)         0.100     1.534 r  ctoc/m_axi\\.wdata_reg[17]/Q
                         net (fo=2, routed)           0.237     1.770    crb/control_reg_reg[63]_0[17]
    SLICE_X109Y276       FDRE                                         r  crb/control_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.716     1.940    crb/CLK
    SLICE_X109Y276       FDRE                                         r  crb/control_reg_reg[17]/C
                         clock pessimism             -0.324     1.617    
    SLICE_X109Y276       FDRE (Hold_fdre_C_D)         0.040     1.657    crb/control_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 imem/addr_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.100ns (26.283%)  route 0.280ns (73.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.536     1.445    imem/CLK
    SLICE_X95Y285        FDRE                                         r  imem/addr_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y285        FDRE (Prop_fdre_C_Q)         0.100     1.545 r  imem/addr_cnt_reg[12]/Q
                         net (fo=65, routed)          0.280     1.825    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X5Y57         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.784     2.008    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y57         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.489     1.519    
    RAMB36_X5Y57         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.702    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 imem/addr_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.100ns (27.240%)  route 0.267ns (72.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.536     1.445    imem/CLK
    SLICE_X95Y286        FDRE                                         r  imem/addr_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y286        FDRE (Prop_fdre_C_Q)         0.100     1.545 r  imem/addr_cnt_reg[14]/Q
                         net (fo=65, routed)          0.267     1.812    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X6Y56         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.768     1.992    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y56         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.489     1.503    
    RAMB36_X6Y56         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.686    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            1.839         8.000       6.161      RAMB36_X6Y57     ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y61     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y60     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y55     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y56     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y56     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y62     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y56     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X7Y51     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X7Y50     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X94Y288    crb/r_out_reg[39]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X140Y279   crb/r_out_reg[49]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X120Y289   crb/r_out_reg[33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X120Y289   crb/r_out_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X92Y280    crb/r_out_reg[41]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X92Y280    crb/r_out_reg[41]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X92Y279    crb/r_out_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X105Y284   crb/r_out_reg[45]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X94Y283    cp/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X94Y283    cp/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X92Y285    cp/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X100Y283   cp/addr_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X99Y284    cp/addr_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X99Y284    cp/addr_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X99Y284    cp/addr_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X99Y286    cp/addr_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_ctoc_mmcm
  To Clock:  clk_125M_ctoc_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.259ns (5.954%)  route 4.091ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278     3.811    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.259     4.070 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          4.091     8.162    ctoc/rst_osd
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.241    11.786    
                         clock uncertainty           -0.063    11.723    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.270    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.259ns (6.590%)  route 3.671ns (93.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278     3.811    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.259     4.070 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          3.671     7.741    ctoc/rst_osd
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.246    11.552    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism              0.241    11.792    
                         clock uncertainty           -0.063    11.729    
    OLOGIC_X0Y284        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.276    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.259ns (7.066%)  route 3.407ns (92.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278     3.811    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.259     4.070 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          3.407     7.477    ctoc/rst_osd
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.241    11.787    
                         clock uncertainty           -0.063    11.724    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.271    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.259ns (8.606%)  route 2.751ns (91.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278     3.811    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.259     4.070 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.751     6.821    ctoc/rst_osd
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.063    11.767    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.314    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.259ns (8.976%)  route 2.626ns (91.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 11.591 - 8.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278     3.811    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.259     4.070 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.626     6.697    ctoc/rst_osd
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.285    11.591    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism              0.321    11.911    
                         clock uncertainty           -0.063    11.848    
    OLOGIC_X1Y298        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.395    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[7].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.259ns (9.764%)  route 2.394ns (90.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 11.589 - 8.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278     3.811    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.259     4.070 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.394     6.464    ctoc/rst_osd
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.283    11.589    ctoc/clk_125M
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/CLKDIV
                         clock pessimism              0.321    11.909    
                         clock uncertainty           -0.063    11.846    
    OLOGIC_X1Y290        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.393    ctoc/serdes_loop[7].osd
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.259ns (10.450%)  route 2.219ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 11.589 - 8.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278     3.811    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.259     4.070 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.219     6.290    ctoc/rst_osd
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.283    11.589    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism              0.321    11.909    
                         clock uncertainty           -0.063    11.846    
    OLOGIC_X1Y288        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.393    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.259ns (10.710%)  route 2.159ns (89.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278     3.811    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.259     4.070 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.159     6.230    ctoc/rst_osd
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism              0.321    11.904    
                         clock uncertainty           -0.063    11.841    
    OLOGIC_X1Y281        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.388    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.259ns (10.705%)  route 2.160ns (89.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 11.587 - 8.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278     3.811    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.259     4.070 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.160     6.231    ctoc/rst_osd
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.281    11.587    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism              0.321    11.907    
                         clock uncertainty           -0.063    11.844    
    OLOGIC_X1Y283        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.391    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.259ns (11.605%)  route 1.973ns (88.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 11.582 - 8.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278     3.811    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.259     4.070 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.973     6.043    ctoc/rst_osd
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.276    11.582    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism              0.321    11.902    
                         clock uncertainty           -0.063    11.839    
    OLOGIC_X1Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.386    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  5.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ctoc/rst_isd_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rst_osd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564     1.475    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_isd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  ctoc/rst_isd_r_reg/Q
                         net (fo=1, routed)           0.148     1.741    ctoc/rst_isd_r
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.769     1.995    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
                         clock pessimism             -0.521     1.475    
    SLICE_X146Y274       FDRE (Hold_fdre_C_D)         0.032     1.507    ctoc/rst_osd_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.118ns (10.244%)  route 1.034ns (89.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564     1.475    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.034     2.626    ctoc/rst_osd
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.843     2.069    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism             -0.489     1.581    
    OLOGIC_X1Y277        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.188    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.118ns (9.646%)  route 1.105ns (90.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564     1.475    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.105     2.698    ctoc/rst_osd
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism             -0.489     1.584    
    OLOGIC_X1Y268        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.191    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[10].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.118ns (9.498%)  route 1.124ns (90.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564     1.475    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.124     2.717    ctoc/rst_osd
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/CLKDIV
                         clock pessimism             -0.489     1.582    
    OLOGIC_X1Y279        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.189    ctoc/serdes_loop[10].osd
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.118ns (9.348%)  route 1.144ns (90.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564     1.475    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.144     2.737    ctoc/rst_osd
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.842     2.068    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism             -0.489     1.580    
    OLOGIC_X1Y273        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.187    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.118ns (9.149%)  route 1.172ns (90.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564     1.475    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.172     2.764    ctoc/rst_osd
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism             -0.489     1.582    
    OLOGIC_X1Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.189    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.118ns (8.493%)  route 1.271ns (91.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564     1.475    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.271     2.864    ctoc/rst_osd
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.848     2.074    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism             -0.489     1.586    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.193    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.118ns (8.499%)  route 1.270ns (91.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564     1.475    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.270     2.863    ctoc/rst_osd
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism             -0.489     1.584    
    OLOGIC_X1Y281        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.191    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.118ns (8.279%)  route 1.307ns (91.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564     1.475    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.307     2.900    ctoc/rst_osd
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism             -0.489     1.589    
    OLOGIC_X1Y288        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.196    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.118ns (6.996%)  route 1.569ns (93.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564     1.475    ctoc/clk_125M
    SLICE_X146Y274       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y274       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.569     3.161    ctoc/rst_osd
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.857     2.083    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism             -0.316     1.768    
    OLOGIC_X1Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.375    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.787    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_ctoc_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         8.000       6.591      BUFGCTRL_X0Y0    ctoc/ctoc_mmcm_out/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X0Y280    ctoc/serdes_loop[0].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y279    ctoc/serdes_loop[10].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y281    ctoc/serdes_loop[11].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y283    ctoc/serdes_loop[12].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y273    ctoc/serdes_loop[13].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y268    ctoc/serdes_loop[1].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X0Y278    ctoc/serdes_loop[2].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y288    ctoc/serdes_loop[3].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y298    ctoc/serdes_loop[4].osd/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y274   ctoc/rst_isd_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y274   ctoc/rst_osd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y274   ctoc/rst_isd_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y274   ctoc/rst_osd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y274   ctoc/rst_isd_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y274   ctoc/rst_osd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y274   ctoc/rst_isd_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y274   ctoc/rst_osd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_625M_ctoc_mmcm
  To Clock:  clk_625M_ctoc_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_625M_ctoc_mmcm
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         1.600       0.192      BUFGCTRL_X0Y1    ctoc/ctoc_mmcm_out/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.600       0.529      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X0Y280    ctoc/serdes_loop[0].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y279    ctoc/serdes_loop[10].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y281    ctoc/serdes_loop[11].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y283    ctoc/serdes_loop[12].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y273    ctoc/serdes_loop[13].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y268    ctoc/serdes_loop[1].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X0Y278    ctoc/serdes_loop[2].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y288    ctoc/serdes_loop[3].osd/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ctoc_mmcm
  To Clock:  clkfbout_ctoc_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ctoc_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         8.000       6.591      BUFGCTRL_X0Y4    ctoc/ctoc_mmcm_out/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pcie_clk
  To Clock:  clk_125M_ctoc_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.259ns (15.181%)  route 1.447ns (84.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.289     3.820    ctoc/CLK
    SLICE_X158Y283       FDRE                                         r  ctoc/data_out_r_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y283       FDRE (Prop_fdre_C_Q)         0.259     4.079 r  ctoc/data_out_r_reg[57]/Q
                         net (fo=1, routed)           1.447     5.526    ctoc/data_out_r[57]
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism              0.228    11.811    
                         clock uncertainty           -0.147    11.665    
    OLOGIC_X1Y281        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.271    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.259ns (15.593%)  route 1.402ns (84.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.245     3.776    ctoc/CLK
    SLICE_X70Y283        FDRE                                         r  ctoc/data_out_r_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y283        FDRE (Prop_fdre_C_Q)         0.259     4.035 r  ctoc/data_out_r_reg[43]/Q
                         net (fo=1, routed)           1.402     5.437    ctoc/data_out_r[43]
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.246    11.552    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism              0.228    11.779    
                         clock uncertainty           -0.147    11.633    
    OLOGIC_X0Y284        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    11.239    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         11.239    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.223ns (13.683%)  route 1.407ns (86.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.770ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.239     3.770    ctoc/CLK
    SLICE_X76Y281        FDRE                                         r  ctoc/data_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y281        FDRE (Prop_fdre_C_Q)         0.223     3.993 r  ctoc/data_out_r_reg[1]/Q
                         net (fo=1, routed)           1.407     5.400    ctoc/data_out_r[1]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.228    11.774    
                         clock uncertainty           -0.147    11.628    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    11.234    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.259ns (16.484%)  route 1.312ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.245     3.776    ctoc/CLK
    SLICE_X74Y284        FDRE                                         r  ctoc/data_out_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y284        FDRE (Prop_fdre_C_Q)         0.259     4.035 r  ctoc/data_out_r_reg[40]/Q
                         net (fo=1, routed)           1.312     5.348    ctoc/data_out_r[40]
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.246    11.552    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism              0.228    11.779    
                         clock uncertainty           -0.147    11.633    
    OLOGIC_X0Y284        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.239    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         11.239    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.223ns (14.364%)  route 1.329ns (85.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.289     3.820    ctoc/CLK
    SLICE_X159Y283       FDRE                                         r  ctoc/data_out_r_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y283       FDRE (Prop_fdre_C_Q)         0.223     4.043 r  ctoc/data_out_r_reg[58]/Q
                         net (fo=1, routed)           1.329     5.373    ctoc/data_out_r[58]
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism              0.228    11.811    
                         clock uncertainty           -0.147    11.665    
    OLOGIC_X1Y281        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    11.271    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.259ns (17.811%)  route 1.195ns (82.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 11.579 - 8.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.267     3.798    ctoc/CLK
    SLICE_X134Y275       FDRE                                         r  ctoc/data_out_r_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y275       FDRE (Prop_fdre_C_Q)         0.259     4.057 r  ctoc/data_out_r_reg[67]/Q
                         net (fo=1, routed)           1.195     5.252    ctoc/data_out_r[67]
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.273    11.579    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism              0.228    11.806    
                         clock uncertainty           -0.147    11.660    
    OLOGIC_X1Y273        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.266    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.259ns (17.989%)  route 1.181ns (82.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.278     3.809    ctoc/CLK
    SLICE_X144Y270       FDRE                                         r  ctoc/data_out_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y270       FDRE (Prop_fdre_C_Q)         0.259     4.068 r  ctoc/data_out_r_reg[7]/Q
                         net (fo=1, routed)           1.181     5.249    ctoc/data_out_r[7]
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism              0.228    11.811    
                         clock uncertainty           -0.147    11.665    
    OLOGIC_X1Y268        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.271    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.223ns (15.557%)  route 1.210ns (84.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.244     3.775    ctoc/CLK
    SLICE_X73Y283        FDRE                                         r  ctoc/data_out_r_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y283        FDRE (Prop_fdre_C_Q)         0.223     3.998 r  ctoc/data_out_r_reg[44]/Q
                         net (fo=1, routed)           1.210     5.209    ctoc/data_out_r[44]
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.246    11.552    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism              0.228    11.779    
                         clock uncertainty           -0.147    11.633    
    OLOGIC_X0Y284        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    11.239    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         11.239    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.259ns (18.306%)  route 1.156ns (81.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.297     3.828    ctoc/CLK
    SLICE_X154Y255       FDRE                                         r  ctoc/data_out_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y255       FDRE (Prop_fdre_C_Q)         0.259     4.087 r  ctoc/data_out_r_reg[25]/Q
                         net (fo=1, routed)           1.156     5.243    ctoc/data_out_r[25]
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.147    11.684    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.290    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.290    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.259ns (18.693%)  route 1.127ns (81.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 11.591 - 8.000 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.294     3.825    ctoc/CLK
    SLICE_X154Y289       FDRE                                         r  ctoc/data_out_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y289       FDRE (Prop_fdre_C_Q)         0.259     4.084 r  ctoc/data_out_r_reg[20]/Q
                         net (fo=1, routed)           1.127     5.211    ctoc/data_out_r[20]
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.285    11.591    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism              0.228    11.818    
                         clock uncertainty           -0.147    11.672    
    OLOGIC_X1Y298        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.278    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  6.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.118ns (19.435%)  route 0.489ns (80.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.570     1.479    ctoc/CLK
    SLICE_X154Y281       FDRE                                         r  ctoc/data_out_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y281       FDRE (Prop_fdre_C_Q)         0.118     1.597 r  ctoc/data_out_r_reg[31]/Q
                         net (fo=1, routed)           0.489     2.086    ctoc/data_out_r[31]
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism             -0.316     1.755    
                         clock uncertainty            0.147     1.901    
    OLOGIC_X1Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.922    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.118ns (19.121%)  route 0.499ns (80.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.564     1.473    ctoc/CLK
    SLICE_X154Y275       FDRE                                         r  ctoc/data_out_r_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y275       FDRE (Prop_fdre_C_Q)         0.118     1.591 r  ctoc/data_out_r_reg[66]/Q
                         net (fo=1, routed)           0.499     2.090    ctoc/data_out_r[66]
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.842     2.068    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism             -0.316     1.753    
                         clock uncertainty            0.147     1.899    
    OLOGIC_X1Y273        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.920    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.118ns (19.269%)  route 0.494ns (80.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.574     1.483    ctoc/CLK
    SLICE_X156Y285       FDRE                                         r  ctoc/data_out_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y285       FDRE (Prop_fdre_C_Q)         0.118     1.601 r  ctoc/data_out_r_reg[59]/Q
                         net (fo=1, routed)           0.494     2.095    ctoc/data_out_r[59]
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism             -0.316     1.757    
                         clock uncertainty            0.147     1.903    
    OLOGIC_X1Y281        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.924    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.118ns (18.871%)  route 0.507ns (81.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.570     1.479    ctoc/CLK
    SLICE_X152Y281       FDRE                                         r  ctoc/data_out_r_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y281       FDRE (Prop_fdre_C_Q)         0.118     1.597 r  ctoc/data_out_r_reg[56]/Q
                         net (fo=1, routed)           0.507     2.104    ctoc/data_out_r[56]
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism             -0.316     1.757    
                         clock uncertainty            0.147     1.903    
    OLOGIC_X1Y281        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.924    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.118ns (18.800%)  route 0.510ns (81.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.573     1.482    ctoc/CLK
    SLICE_X152Y286       FDRE                                         r  ctoc/data_out_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y286       FDRE (Prop_fdre_C_Q)         0.118     1.600 r  ctoc/data_out_r_reg[16]/Q
                         net (fo=1, routed)           0.510     2.109    ctoc/data_out_r[16]
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism             -0.316     1.762    
                         clock uncertainty            0.147     1.908    
    OLOGIC_X1Y288        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.929    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.118ns (18.740%)  route 0.512ns (81.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.573     1.482    ctoc/CLK
    SLICE_X152Y286       FDRE                                         r  ctoc/data_out_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y286       FDRE (Prop_fdre_C_Q)         0.118     1.600 r  ctoc/data_out_r_reg[18]/Q
                         net (fo=1, routed)           0.512     2.111    ctoc/data_out_r[18]
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism             -0.316     1.762    
                         clock uncertainty            0.147     1.908    
    OLOGIC_X1Y288        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.929    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.118ns (18.710%)  route 0.513ns (81.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.573     1.482    ctoc/CLK
    SLICE_X152Y286       FDRE                                         r  ctoc/data_out_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y286       FDRE (Prop_fdre_C_Q)         0.118     1.600 r  ctoc/data_out_r_reg[19]/Q
                         net (fo=1, routed)           0.513     2.112    ctoc/data_out_r[19]
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism             -0.316     1.762    
                         clock uncertainty            0.147     1.908    
    OLOGIC_X1Y288        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.929    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.118ns (18.705%)  route 0.513ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.567     1.476    ctoc/CLK
    SLICE_X160Y277       FDRE                                         r  ctoc/data_out_r_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y277       FDRE (Prop_fdre_C_Q)         0.118     1.594 r  ctoc/data_out_r_reg[49]/Q
                         net (fo=1, routed)           0.513     2.106    ctoc/data_out_r[49]
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.843     2.069    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism             -0.316     1.754    
                         clock uncertainty            0.147     1.900    
    OLOGIC_X1Y277        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.921    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.118ns (18.803%)  route 0.510ns (81.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.572     1.481    ctoc/CLK
    SLICE_X152Y283       FDRE                                         r  ctoc/data_out_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y283       FDRE (Prop_fdre_C_Q)         0.118     1.599 r  ctoc/data_out_r_reg[33]/Q
                         net (fo=1, routed)           0.510     2.108    ctoc/data_out_r[33]
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism             -0.316     1.755    
                         clock uncertainty            0.147     1.901    
    OLOGIC_X1Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.922    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.118ns (18.621%)  route 0.516ns (81.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.573     1.482    ctoc/CLK
    SLICE_X152Y286       FDRE                                         r  ctoc/data_out_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y286       FDRE (Prop_fdre_C_Q)         0.118     1.600 r  ctoc/data_out_r_reg[17]/Q
                         net (fo=1, routed)           0.516     2.115    ctoc/data_out_r[17]
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism             -0.316     1.762    
                         clock uncertainty            0.147     1.908    
    OLOGIC_X1Y288        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     1.929    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125M_ctoc_mmcm_in
  To Clock:  clk_125M_ctoc_mmcm_in

Setup :            0  Failing Endpoints,  Worst Slack        7.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.236ns (44.246%)  route 0.297ns (55.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.890ns = ( 6.110 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.226    -2.469    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X98Y287        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y287        FDPE (Prop_fdpe_C_Q)         0.236    -2.233 f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.297    -1.936    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X101Y287       FDPE                                         f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.086     6.110    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X101Y287       FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.604     5.506    
                         clock uncertainty           -0.063     5.443    
    SLICE_X101Y287       FDPE (Recov_fdpe_C_PRE)     -0.258     5.185    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          5.185    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  7.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.107ns (44.513%)  route 0.133ns (55.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.529    -0.798    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X98Y287        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y287        FDPE (Prop_fdpe_C_Q)         0.107    -0.691 f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.133    -0.558    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X101Y287       FDPE                                         f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.734    -0.664    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X101Y287       FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.121    -0.785    
    SLICE_X101Y287       FDPE (Remov_fdpe_C_PRE)     -0.108    -0.893    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.893    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.335    





