# Reading pref.tcl
# do Lab1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/msimard104/Documents/GitHub/CSD/Examen 2/Q1/seq_add_sub.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:46 on Apr 28,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/msimard104/Documents/GitHub/CSD/Examen 2/Q1/seq_add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package seq_add_sub_constants
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seq_add_sub
# -- Compiling architecture behavior of seq_add_sub
# End time: 14:49:46 on Apr 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/msimard104/Documents/GitHub/CSD/Examen 2/Q1/seq_add_sub_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:46 on Apr 28,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/msimard104/Documents/GitHub/CSD/Examen 2/Q1/seq_add_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package seq_add_sub_constants
# -- Compiling entity seq_add_sub_tb
# -- Compiling architecture test of seq_add_sub_tb
# End time: 14:49:46 on Apr 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  seq_add_sub_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" seq_add_sub_tb 
# Start time: 14:49:46 on Apr 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.seq_add_sub_constants
# Loading work.seq_add_sub_tb(test)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.seq_add_sub(behavior)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'DUT'.
# Entity has no generics at all; the component has generic:
#           n
#    Time: 0 ps  Iteration: 0  Instance: /seq_add_sub_tb/DUT File: C:/Users/msimard104/Documents/GitHub/CSD/Examen 2/Q1/seq_add_sub_tb.vhd Line: 17
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: Testbench starting...
#    Time: 0 ps  Iteration: 0  Instance: /seq_add_sub_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /seq_add_sub_tb/DUT
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /seq_add_sub_tb/DUT
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /seq_add_sub_tb/DUT
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /seq_add_sub_tb/DUT
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /seq_add_sub_tb/DUT
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /seq_add_sub_tb/DUT
# End time: 14:49:57 on Apr 28,2023, Elapsed time: 0:00:11
# Errors: 0, Warnings: 7
