{"vcs1":{"timestamp_begin":1682883529.756979519, "rt":0.54, "ut":0.26, "st":0.13}}
{"vcselab":{"timestamp_begin":1682883530.353697451, "rt":0.43, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1682883530.834060178, "rt":0.27, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682883529.412647837}
{"VCS_COMP_START_TIME": 1682883529.412647837}
{"VCS_COMP_END_TIME": 1682883531.165251087}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine.sv TuringMachine_test.sv library.sv"}
{"vcs1": {"peak_mem": 341128}}
{"stitch_vcselab": {"peak_mem": 238996}}
