INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'FIFO_LOG'...
WARNING:sim - A core named 'FIFO_LOG' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'FIFO_LOG'...
Delivering associated files for 'FIFO_LOG'...
Delivering EJava files for 'FIFO_LOG'...
Generating implementation netlist for 'FIFO_LOG'...
INFO:sim - Pre-processing HDL files for 'FIFO_LOG'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'FIFO_LOG'
Running ngcbuild...
Writing VHO instantiation template for 'FIFO_LOG'...
Writing VHDL behavioral simulation model for 'FIFO_LOG'...
WARNING:sim - Overwriting existing file
   D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/F
   IFO_LOG/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/FIFO
_LOG
Delivered 1 file into directory
D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/FIFO
_LOG
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'FIFO_LOG'...
Generating ISE project...
XCO file found: FIFO_LOG.xco
XMDF file found: FIFO_LOG_xmdf.tcl
Adding
D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/FIFO
_LOG.asy -view all -origin_type imported
Adding
D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/FIFO
_LOG.ngc -view all -origin_type created
Checking file
"D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/FIF
O_LOG.ngc" for project device match ...
File
"D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/FIF
O_LOG.ngc" device information matches project device.
Adding
D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/FIFO
_LOG.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/
   FIFO_LOG.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/fifo_generator_v9_3_1/tmp/_cg/FIFO
_LOG.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/FIFO_LOG"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
