\subsection{arch Architecture Reference}
\label{classpll__top_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=193pt]{d7/d91/classpll__top_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+278}{\bfseries  ( {\bfseries {\bfseries {\bf pllcfg\+\_\+busy}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+279}{\bfseries  ( {\bfseries {\bfseries {\bf pllcfg\+\_\+done}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+pll\+\_\+locked} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+smpl\+\_\+cmp\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+dynps\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+dynps\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+rcnfig\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+pll\+\_\+locked} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+smpl\+\_\+cmp\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+dynps\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+dynps\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+rcnfig\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+pllcfg\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+pllcfg\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+pll\+\_\+lock} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+phcfg\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+pllcfg\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+pllrst\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+auto\+\_\+phcfg\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+auto\+\_\+phcfg\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+phcfg\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+phcfg\+\_\+tst} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+phcfg\+\_\+updn} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+cnt\+\_\+ind} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+cnt\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+pllcfg\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+auto\+\_\+phcfg\+\_\+smpls} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+auto\+\_\+phcfg\+\_\+step} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf tx\+\_\+pll\+\_\+top\+\_\+inst0}  {\bfseries entity tx\+\_\+pll\+\_\+top}   
\item 
{\bf rx\+\_\+pll\+\_\+top\+\_\+inst0}  {\bfseries entity rx\+\_\+pll\+\_\+top}   
\item 
{\bf pll\+\_\+ctrl\+\_\+inst2}  {\bfseries entity pll\+\_\+ctrl}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 98} of file {\bf pll\+\_\+top.\+vhd}.



\subsubsection{Member Function Documentation}
\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+278@{P\+R\+O\+C\+E\+S\+S\+\_\+278}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+278@{P\+R\+O\+C\+E\+S\+S\+\_\+278}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+278pllcfg\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+278 (
\begin{DoxyParamCaption}
\item[{}]{pllcfg\+\_\+busy}
\end{DoxyParamCaption}
)}\label{classpll__top_1_1arch_a1d95f91a9c4688e5b1f1a35ba0b40d8c}


Definition at line {\bf 270} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+279@{P\+R\+O\+C\+E\+S\+S\+\_\+279}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+279@{P\+R\+O\+C\+E\+S\+S\+\_\+279}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+279pllcfg\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+279(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf pllcfg\+\_\+done}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__top_1_1arch_abe75e1f4f8b469a9935bb04a148f39c5}


Definition at line {\bf 276} of file {\bf pll\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst0\+\_\+busy@{inst0\+\_\+busy}}
\index{inst0\+\_\+busy@{inst0\+\_\+busy}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a5f847c3bd1a9ae0434b97f80e2a93c4f}


Definition at line {\bf 103} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst0\+\_\+dynps\+\_\+done@{inst0\+\_\+dynps\+\_\+done}}
\index{inst0\+\_\+dynps\+\_\+done@{inst0\+\_\+dynps\+\_\+done}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+dynps\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+dynps\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_af1b555f6ee03f1ff2a1a94642759f3b3}


Definition at line {\bf 104} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst0\+\_\+dynps\+\_\+status@{inst0\+\_\+dynps\+\_\+status}}
\index{inst0\+\_\+dynps\+\_\+status@{inst0\+\_\+dynps\+\_\+status}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+dynps\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+dynps\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a1e97a53c91176568db27d35522fa55b5}


Definition at line {\bf 105} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst0\+\_\+pll\+\_\+locked@{inst0\+\_\+pll\+\_\+locked}}
\index{inst0\+\_\+pll\+\_\+locked@{inst0\+\_\+pll\+\_\+locked}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+pll\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pll\+\_\+locked} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a087008ac27a1ff5e27377864c81357dc}


Definition at line {\bf 101} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst0\+\_\+rcnfig\+\_\+status@{inst0\+\_\+rcnfig\+\_\+status}}
\index{inst0\+\_\+rcnfig\+\_\+status@{inst0\+\_\+rcnfig\+\_\+status}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+rcnfig\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+rcnfig\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a3e92b155d25251c61fda7466775cdfe5}


Definition at line {\bf 106} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst0\+\_\+smpl\+\_\+cmp\+\_\+en@{inst0\+\_\+smpl\+\_\+cmp\+\_\+en}}
\index{inst0\+\_\+smpl\+\_\+cmp\+\_\+en@{inst0\+\_\+smpl\+\_\+cmp\+\_\+en}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+smpl\+\_\+cmp\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+smpl\+\_\+cmp\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_ac751cc7f735c1aefc01f3ab7fd9a5cc4}


Definition at line {\bf 102} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst1\+\_\+busy@{inst1\+\_\+busy}}
\index{inst1\+\_\+busy@{inst1\+\_\+busy}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_ae1cc1593d4ae88fc0efa2b764a2876f9}


Definition at line {\bf 111} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst1\+\_\+dynps\+\_\+done@{inst1\+\_\+dynps\+\_\+done}}
\index{inst1\+\_\+dynps\+\_\+done@{inst1\+\_\+dynps\+\_\+done}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+dynps\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+dynps\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_af7b183bd7c99ec7e28cf2ce681e76e3a}


Definition at line {\bf 112} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst1\+\_\+dynps\+\_\+status@{inst1\+\_\+dynps\+\_\+status}}
\index{inst1\+\_\+dynps\+\_\+status@{inst1\+\_\+dynps\+\_\+status}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+dynps\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+dynps\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a4e22ab2100b89aa3a4576cdb53002a77}


Definition at line {\bf 113} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst1\+\_\+pll\+\_\+locked@{inst1\+\_\+pll\+\_\+locked}}
\index{inst1\+\_\+pll\+\_\+locked@{inst1\+\_\+pll\+\_\+locked}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+pll\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+pll\+\_\+locked} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_ad22445e2674900d4080c8fef712ad107}


Definition at line {\bf 109} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst1\+\_\+rcnfig\+\_\+status@{inst1\+\_\+rcnfig\+\_\+status}}
\index{inst1\+\_\+rcnfig\+\_\+status@{inst1\+\_\+rcnfig\+\_\+status}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+rcnfig\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+rcnfig\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a82c289ba0e781f7711e1f3bc317a37b5}


Definition at line {\bf 114} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst1\+\_\+smpl\+\_\+cmp\+\_\+en@{inst1\+\_\+smpl\+\_\+cmp\+\_\+en}}
\index{inst1\+\_\+smpl\+\_\+cmp\+\_\+en@{inst1\+\_\+smpl\+\_\+cmp\+\_\+en}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+smpl\+\_\+cmp\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+smpl\+\_\+cmp\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a1fd5cf0dc2326175802780d9be4aa452}


Definition at line {\bf 110} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+auto\+\_\+phcfg\+\_\+done@{inst2\+\_\+auto\+\_\+phcfg\+\_\+done}}
\index{inst2\+\_\+auto\+\_\+phcfg\+\_\+done@{inst2\+\_\+auto\+\_\+phcfg\+\_\+done}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+auto\+\_\+phcfg\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+auto\+\_\+phcfg\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a37504168569be5335844d0d6cd57ec84}


Definition at line {\bf 123} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+auto\+\_\+phcfg\+\_\+err@{inst2\+\_\+auto\+\_\+phcfg\+\_\+err}}
\index{inst2\+\_\+auto\+\_\+phcfg\+\_\+err@{inst2\+\_\+auto\+\_\+phcfg\+\_\+err}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+auto\+\_\+phcfg\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+auto\+\_\+phcfg\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_aa8cb538206096f7bf2333e9a7e58a67c}


Definition at line {\bf 124} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+auto\+\_\+phcfg\+\_\+smpls@{inst2\+\_\+auto\+\_\+phcfg\+\_\+smpls}}
\index{inst2\+\_\+auto\+\_\+phcfg\+\_\+smpls@{inst2\+\_\+auto\+\_\+phcfg\+\_\+smpls}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+auto\+\_\+phcfg\+\_\+smpls}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+auto\+\_\+phcfg\+\_\+smpls} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a43ceca37e1d355d20d6d9e6d115ced86}


Definition at line {\bf 131} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+auto\+\_\+phcfg\+\_\+step@{inst2\+\_\+auto\+\_\+phcfg\+\_\+step}}
\index{inst2\+\_\+auto\+\_\+phcfg\+\_\+step@{inst2\+\_\+auto\+\_\+phcfg\+\_\+step}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+auto\+\_\+phcfg\+\_\+step}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+auto\+\_\+phcfg\+\_\+step} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a3f6ecf674a14de9a5d3f6a58262fc4cd}


Definition at line {\bf 132} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+cnt\+\_\+ind@{inst2\+\_\+cnt\+\_\+ind}}
\index{inst2\+\_\+cnt\+\_\+ind@{inst2\+\_\+cnt\+\_\+ind}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+cnt\+\_\+ind}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+cnt\+\_\+ind} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_afd5d9f7a9adb09ef3f0d8f20b48747d1}


Definition at line {\bf 128} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+cnt\+\_\+phase@{inst2\+\_\+cnt\+\_\+phase}}
\index{inst2\+\_\+cnt\+\_\+phase@{inst2\+\_\+cnt\+\_\+phase}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+cnt\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+cnt\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a23509e6a7ae6522bf4a0ddc23c64254e}


Definition at line {\bf 129} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+phcfg\+\_\+mode@{inst2\+\_\+phcfg\+\_\+mode}}
\index{inst2\+\_\+phcfg\+\_\+mode@{inst2\+\_\+phcfg\+\_\+mode}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+phcfg\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+phcfg\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a851e8c95ec13c46c41bf2329c735959a}


Definition at line {\bf 125} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+phcfg\+\_\+start@{inst2\+\_\+phcfg\+\_\+start}}
\index{inst2\+\_\+phcfg\+\_\+start@{inst2\+\_\+phcfg\+\_\+start}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+phcfg\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+phcfg\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_ae2a1de00ac2c3ad7dfd9e864fcd2e711}


Definition at line {\bf 120} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+phcfg\+\_\+tst@{inst2\+\_\+phcfg\+\_\+tst}}
\index{inst2\+\_\+phcfg\+\_\+tst@{inst2\+\_\+phcfg\+\_\+tst}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+phcfg\+\_\+tst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+phcfg\+\_\+tst} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a15f6e635373287994be4d565e57c2114}


Definition at line {\bf 126} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+phcfg\+\_\+updn@{inst2\+\_\+phcfg\+\_\+updn}}
\index{inst2\+\_\+phcfg\+\_\+updn@{inst2\+\_\+phcfg\+\_\+updn}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+phcfg\+\_\+updn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+phcfg\+\_\+updn} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a70afbd6c22dc6292f5a0e6f2277c3b52}


Definition at line {\bf 127} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+pll\+\_\+lock@{inst2\+\_\+pll\+\_\+lock}}
\index{inst2\+\_\+pll\+\_\+lock@{inst2\+\_\+pll\+\_\+lock}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+pll\+\_\+lock}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+pll\+\_\+lock} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a29eeabd62d0ed705e849b49bf580a559}


Definition at line {\bf 119} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+pllcfg\+\_\+busy@{inst2\+\_\+pllcfg\+\_\+busy}}
\index{inst2\+\_\+pllcfg\+\_\+busy@{inst2\+\_\+pllcfg\+\_\+busy}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+pllcfg\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+pllcfg\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a4f3d93043812a52b8fdad096ebc514a0}


Definition at line {\bf 117} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+pllcfg\+\_\+data@{inst2\+\_\+pllcfg\+\_\+data}}
\index{inst2\+\_\+pllcfg\+\_\+data@{inst2\+\_\+pllcfg\+\_\+data}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+pllcfg\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+pllcfg\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_af41f6b8da68b8bf213d1703b22df6020}


Definition at line {\bf 130} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+pllcfg\+\_\+done@{inst2\+\_\+pllcfg\+\_\+done}}
\index{inst2\+\_\+pllcfg\+\_\+done@{inst2\+\_\+pllcfg\+\_\+done}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+pllcfg\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+pllcfg\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_abb3c16b9b0c40fdc61979b3d211969e9}


Definition at line {\bf 118} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+pllcfg\+\_\+start@{inst2\+\_\+pllcfg\+\_\+start}}
\index{inst2\+\_\+pllcfg\+\_\+start@{inst2\+\_\+pllcfg\+\_\+start}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+pllcfg\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+pllcfg\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a73bb2fd5bf10ff98a76b66c89b7c6e3a}


Definition at line {\bf 121} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!inst2\+\_\+pllrst\+\_\+start@{inst2\+\_\+pllrst\+\_\+start}}
\index{inst2\+\_\+pllrst\+\_\+start@{inst2\+\_\+pllrst\+\_\+start}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+pllrst\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+pllrst\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+P\+LL}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a9d2d4a26d3fc675ddf520c4e57b3b60a}


Definition at line {\bf 122} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!pll\+\_\+ctrl\+\_\+inst2@{pll\+\_\+ctrl\+\_\+inst2}}
\index{pll\+\_\+ctrl\+\_\+inst2@{pll\+\_\+ctrl\+\_\+inst2}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{pll\+\_\+ctrl\+\_\+inst2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+ctrl\+\_\+inst2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pll\+\_\+ctrl}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__top_1_1arch_ac6d2aa225dfc0ab35a44b1fed9a7c142}


Definition at line {\bf 313} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!pllcfg\+\_\+busy@{pllcfg\+\_\+busy}}
\index{pllcfg\+\_\+busy@{pllcfg\+\_\+busy}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{pllcfg\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a85196189b09f61002ddbfeebd1350bdd}


Definition at line {\bf 134} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!pllcfg\+\_\+done@{pllcfg\+\_\+done}}
\index{pllcfg\+\_\+done@{pllcfg\+\_\+done}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{pllcfg\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__top_1_1arch_a6e5c7648d808c0b8cd0e1b2fdc8bc17a}


Definition at line {\bf 135} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!rx\+\_\+pll\+\_\+top\+\_\+inst0@{rx\+\_\+pll\+\_\+top\+\_\+inst0}}
\index{rx\+\_\+pll\+\_\+top\+\_\+inst0@{rx\+\_\+pll\+\_\+top\+\_\+inst0}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{rx\+\_\+pll\+\_\+top\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+pll\+\_\+top\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rx\+\_\+pll\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__top_1_1arch_acbc7c43991efdab863c916017b9ac325}


Definition at line {\bf 260} of file {\bf pll\+\_\+top.\+vhd}.

\index{pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}!tx\+\_\+pll\+\_\+top\+\_\+inst0@{tx\+\_\+pll\+\_\+top\+\_\+inst0}}
\index{tx\+\_\+pll\+\_\+top\+\_\+inst0@{tx\+\_\+pll\+\_\+top\+\_\+inst0}!pll\+\_\+top\+::arch@{pll\+\_\+top\+::arch}}
\paragraph[{tx\+\_\+pll\+\_\+top\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pll\+\_\+top\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{tx\+\_\+pll\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__top_1_1arch_a831c95f4be5cc02372372cdefc84b6d0}


Definition at line {\bf 199} of file {\bf pll\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/pll\+\_\+top/{\bf pll\+\_\+top.\+vhd}\end{DoxyCompactItemize}
