package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for LLBtorque4JH kernel
var LLBtorque4JH_code cu.Function

// Stores the arguments for LLBtorque4JH kernel invocation
type LLBtorque4JH_args_t struct {
	arg_tx         unsafe.Pointer
	arg_ty         unsafe.Pointer
	arg_tz         unsafe.Pointer
	arg_mx         unsafe.Pointer
	arg_my         unsafe.Pointer
	arg_mz         unsafe.Pointer
	arg_hx         unsafe.Pointer
	arg_hy         unsafe.Pointer
	arg_hz         unsafe.Pointer
	arg_alpha_     unsafe.Pointer
	arg_alpha_mul  float32
	arg_TCurie_    unsafe.Pointer
	arg_TCurie_mul float32
	arg_Msat_      unsafe.Pointer
	arg_Msat_mul   float32
	arg_hth1x      unsafe.Pointer
	arg_hth1y      unsafe.Pointer
	arg_hth1z      unsafe.Pointer
	arg_hth2x      unsafe.Pointer
	arg_hth2y      unsafe.Pointer
	arg_hth2z      unsafe.Pointer
	arg_tempJH     unsafe.Pointer
	arg_a1_        unsafe.Pointer
	arg_a1_mul     float32
	arg_N          int
	argptr         [25]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for LLBtorque4JH kernel invocation
var LLBtorque4JH_args LLBtorque4JH_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	LLBtorque4JH_args.argptr[0] = unsafe.Pointer(&LLBtorque4JH_args.arg_tx)
	LLBtorque4JH_args.argptr[1] = unsafe.Pointer(&LLBtorque4JH_args.arg_ty)
	LLBtorque4JH_args.argptr[2] = unsafe.Pointer(&LLBtorque4JH_args.arg_tz)
	LLBtorque4JH_args.argptr[3] = unsafe.Pointer(&LLBtorque4JH_args.arg_mx)
	LLBtorque4JH_args.argptr[4] = unsafe.Pointer(&LLBtorque4JH_args.arg_my)
	LLBtorque4JH_args.argptr[5] = unsafe.Pointer(&LLBtorque4JH_args.arg_mz)
	LLBtorque4JH_args.argptr[6] = unsafe.Pointer(&LLBtorque4JH_args.arg_hx)
	LLBtorque4JH_args.argptr[7] = unsafe.Pointer(&LLBtorque4JH_args.arg_hy)
	LLBtorque4JH_args.argptr[8] = unsafe.Pointer(&LLBtorque4JH_args.arg_hz)
	LLBtorque4JH_args.argptr[9] = unsafe.Pointer(&LLBtorque4JH_args.arg_alpha_)
	LLBtorque4JH_args.argptr[10] = unsafe.Pointer(&LLBtorque4JH_args.arg_alpha_mul)
	LLBtorque4JH_args.argptr[11] = unsafe.Pointer(&LLBtorque4JH_args.arg_TCurie_)
	LLBtorque4JH_args.argptr[12] = unsafe.Pointer(&LLBtorque4JH_args.arg_TCurie_mul)
	LLBtorque4JH_args.argptr[13] = unsafe.Pointer(&LLBtorque4JH_args.arg_Msat_)
	LLBtorque4JH_args.argptr[14] = unsafe.Pointer(&LLBtorque4JH_args.arg_Msat_mul)
	LLBtorque4JH_args.argptr[15] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth1x)
	LLBtorque4JH_args.argptr[16] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth1y)
	LLBtorque4JH_args.argptr[17] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth1z)
	LLBtorque4JH_args.argptr[18] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth2x)
	LLBtorque4JH_args.argptr[19] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth2y)
	LLBtorque4JH_args.argptr[20] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth2z)
	LLBtorque4JH_args.argptr[21] = unsafe.Pointer(&LLBtorque4JH_args.arg_tempJH)
	LLBtorque4JH_args.argptr[22] = unsafe.Pointer(&LLBtorque4JH_args.arg_a1_)
	LLBtorque4JH_args.argptr[23] = unsafe.Pointer(&LLBtorque4JH_args.arg_a1_mul)
	LLBtorque4JH_args.argptr[24] = unsafe.Pointer(&LLBtorque4JH_args.arg_N)
}

// Wrapper for LLBtorque4JH CUDA kernel, asynchronous.
func k_LLBtorque4JH_async(tx unsafe.Pointer, ty unsafe.Pointer, tz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, hx unsafe.Pointer, hy unsafe.Pointer, hz unsafe.Pointer, alpha_ unsafe.Pointer, alpha_mul float32, TCurie_ unsafe.Pointer, TCurie_mul float32, Msat_ unsafe.Pointer, Msat_mul float32, hth1x unsafe.Pointer, hth1y unsafe.Pointer, hth1z unsafe.Pointer, hth2x unsafe.Pointer, hth2y unsafe.Pointer, hth2z unsafe.Pointer, tempJH unsafe.Pointer, a1_ unsafe.Pointer, a1_mul float32, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("LLBtorque4JH")
	}

	LLBtorque4JH_args.Lock()
	defer LLBtorque4JH_args.Unlock()

	if LLBtorque4JH_code == 0 {
		LLBtorque4JH_code = fatbinLoad(LLBtorque4JH_map, "LLBtorque4JH")
	}

	LLBtorque4JH_args.arg_tx = tx
	LLBtorque4JH_args.arg_ty = ty
	LLBtorque4JH_args.arg_tz = tz
	LLBtorque4JH_args.arg_mx = mx
	LLBtorque4JH_args.arg_my = my
	LLBtorque4JH_args.arg_mz = mz
	LLBtorque4JH_args.arg_hx = hx
	LLBtorque4JH_args.arg_hy = hy
	LLBtorque4JH_args.arg_hz = hz
	LLBtorque4JH_args.arg_alpha_ = alpha_
	LLBtorque4JH_args.arg_alpha_mul = alpha_mul
	LLBtorque4JH_args.arg_TCurie_ = TCurie_
	LLBtorque4JH_args.arg_TCurie_mul = TCurie_mul
	LLBtorque4JH_args.arg_Msat_ = Msat_
	LLBtorque4JH_args.arg_Msat_mul = Msat_mul
	LLBtorque4JH_args.arg_hth1x = hth1x
	LLBtorque4JH_args.arg_hth1y = hth1y
	LLBtorque4JH_args.arg_hth1z = hth1z
	LLBtorque4JH_args.arg_hth2x = hth2x
	LLBtorque4JH_args.arg_hth2y = hth2y
	LLBtorque4JH_args.arg_hth2z = hth2z
	LLBtorque4JH_args.arg_tempJH = tempJH
	LLBtorque4JH_args.arg_a1_ = a1_
	LLBtorque4JH_args.arg_a1_mul = a1_mul
	LLBtorque4JH_args.arg_N = N

	args := LLBtorque4JH_args.argptr[:]
	cu.LaunchKernel(LLBtorque4JH_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("LLBtorque4JH")
	}
}

// maps compute capability on PTX code for LLBtorque4JH kernel.
var LLBtorque4JH_map = map[int]string{0: "",
	30: LLBtorque4JH_ptx_30}

// LLBtorque4JH PTX code for various compute capabilities.
const (
	LLBtorque4JH_ptx_30 = `
.version 6.5
.target sm_30
.address_size 64

	// .globl	LLBtorque4JH

.visible .entry LLBtorque4JH(
	.param .u64 LLBtorque4JH_param_0,
	.param .u64 LLBtorque4JH_param_1,
	.param .u64 LLBtorque4JH_param_2,
	.param .u64 LLBtorque4JH_param_3,
	.param .u64 LLBtorque4JH_param_4,
	.param .u64 LLBtorque4JH_param_5,
	.param .u64 LLBtorque4JH_param_6,
	.param .u64 LLBtorque4JH_param_7,
	.param .u64 LLBtorque4JH_param_8,
	.param .u64 LLBtorque4JH_param_9,
	.param .f32 LLBtorque4JH_param_10,
	.param .u64 LLBtorque4JH_param_11,
	.param .f32 LLBtorque4JH_param_12,
	.param .u64 LLBtorque4JH_param_13,
	.param .f32 LLBtorque4JH_param_14,
	.param .u64 LLBtorque4JH_param_15,
	.param .u64 LLBtorque4JH_param_16,
	.param .u64 LLBtorque4JH_param_17,
	.param .u64 LLBtorque4JH_param_18,
	.param .u64 LLBtorque4JH_param_19,
	.param .u64 LLBtorque4JH_param_20,
	.param .u64 LLBtorque4JH_param_21,
	.param .u64 LLBtorque4JH_param_22,
	.param .f32 LLBtorque4JH_param_23,
	.param .u32 LLBtorque4JH_param_24
)
{
	.reg .pred 	%p<80>;
	.reg .f32 	%f<532>;
	.reg .b32 	%r<65>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<69>;


	ld.param.u64 	%rd5, [LLBtorque4JH_param_3];
	ld.param.u64 	%rd6, [LLBtorque4JH_param_4];
	ld.param.u64 	%rd7, [LLBtorque4JH_param_5];
	ld.param.u64 	%rd8, [LLBtorque4JH_param_6];
	ld.param.u64 	%rd9, [LLBtorque4JH_param_7];
	ld.param.u64 	%rd10, [LLBtorque4JH_param_8];
	ld.param.u64 	%rd11, [LLBtorque4JH_param_9];
	ld.param.f32 	%f513, [LLBtorque4JH_param_10];
	ld.param.u64 	%rd12, [LLBtorque4JH_param_11];
	ld.param.f32 	%f514, [LLBtorque4JH_param_12];
	ld.param.u64 	%rd13, [LLBtorque4JH_param_15];
	ld.param.u64 	%rd14, [LLBtorque4JH_param_16];
	ld.param.u64 	%rd15, [LLBtorque4JH_param_17];
	ld.param.u64 	%rd16, [LLBtorque4JH_param_18];
	ld.param.u64 	%rd17, [LLBtorque4JH_param_19];
	ld.param.u64 	%rd18, [LLBtorque4JH_param_20];
	ld.param.u64 	%rd19, [LLBtorque4JH_param_21];
	ld.param.u64 	%rd20, [LLBtorque4JH_param_22];
	ld.param.f32 	%f515, [LLBtorque4JH_param_23];
	ld.param.u32 	%r2, [LLBtorque4JH_param_24];
	mov.u32 	%r3, %nctaid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32	%p4, %r1, %r2;
	@%p4 bra 	BB0_53;

	cvta.to.global.u64 	%rd21, %rd5;
	mul.wide.s32 	%rd22, %r1, 4;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.f32 	%f1, [%rd23];
	cvta.to.global.u64 	%rd24, %rd6;
	add.s64 	%rd25, %rd24, %rd22;
	ld.global.f32 	%f2, [%rd25];
	cvta.to.global.u64 	%rd26, %rd7;
	add.s64 	%rd27, %rd26, %rd22;
	ld.global.f32 	%f3, [%rd27];
	cvta.to.global.u64 	%rd28, %rd8;
	add.s64 	%rd29, %rd28, %rd22;
	ld.global.f32 	%f4, [%rd29];
	cvta.to.global.u64 	%rd30, %rd9;
	add.s64 	%rd31, %rd30, %rd22;
	ld.global.f32 	%f5, [%rd31];
	cvta.to.global.u64 	%rd32, %rd10;
	add.s64 	%rd33, %rd32, %rd22;
	ld.global.f32 	%f6, [%rd33];
	setp.eq.s64	%p5, %rd11, 0;
	@%p5 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd11;
	add.s64 	%rd36, %rd34, %rd22;
	ld.global.f32 	%f94, [%rd36];
	mul.f32 	%f513, %f94, %f513;

BB0_3:
	setp.eq.s64	%p6, %rd12, 0;
	@%p6 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd12;
	add.s64 	%rd39, %rd37, %rd22;
	ld.global.f32 	%f95, [%rd39];
	mul.f32 	%f514, %f95, %f514;

BB0_5:
	setp.eq.s64	%p7, %rd20, 0;
	@%p7 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd20;
	add.s64 	%rd42, %rd40, %rd22;
	ld.global.f32 	%f96, [%rd42];
	mul.f32 	%f515, %f96, %f515;

BB0_7:
	cvta.to.global.u64 	%rd43, %rd19;
	add.s64 	%rd45, %rd43, %rd22;
	ld.global.f32 	%f97, [%rd45];
	setp.eq.f32	%p8, %f97, 0f00000000;
	selp.f32	%f98, 0f38D1B717, %f97, %p8;
	cvt.f64.f32	%fd2, %f98;
	cvt.f64.f32	%fd1, %f514;
	add.f64 	%fd3, %fd1, %fd1;
	setp.gt.f64	%p9, %fd2, %fd3;
	add.f32 	%f99, %f514, %f514;
	selp.f32	%f516, %f99, %f98, %p9;
	setp.neu.f32	%p10, %f516, %f514;
	@%p10 bra 	BB0_9;

	add.f64 	%fd4, %fd1, 0dBFB999999999999A;
	cvt.rn.f32.f64	%f516, %fd4;

BB0_9:
	cvta.to.global.u64 	%rd46, %rd18;
	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd16;
	cvta.to.global.u64 	%rd49, %rd15;
	cvta.to.global.u64 	%rd50, %rd14;
	cvta.to.global.u64 	%rd51, %rd13;
	add.s64 	%rd53, %rd51, %rd22;
	ld.global.f32 	%f16, [%rd53];
	add.s64 	%rd54, %rd50, %rd22;
	ld.global.f32 	%f17, [%rd54];
	add.s64 	%rd55, %rd49, %rd22;
	ld.global.f32 	%f18, [%rd55];
	add.s64 	%rd56, %rd48, %rd22;
	ld.global.f32 	%f19, [%rd56];
	add.s64 	%rd57, %rd47, %rd22;
	ld.global.f32 	%f20, [%rd57];
	add.s64 	%rd1, %rd46, %rd22;
	mul.f32 	%f100, %f2, %f2;
	fma.rn.f32 	%f101, %f1, %f1, %f100;
	fma.rn.f32 	%f21, %f3, %f3, %f101;
	mul.f32 	%f529, %f1, 0f00000000;
	mul.f32 	%f530, %f2, 0f00000000;
	mul.f32 	%f531, %f3, 0f00000000;
	setp.eq.f32	%p11, %f21, 0f00000000;
	setp.eq.f32	%p12, %f514, 0f00000000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	BB0_52;

	ld.global.f32 	%f25, [%rd1];
	add.f32 	%f102, %f513, %f513;
	mul.f32 	%f103, %f102, %f516;
	mul.f32 	%f104, %f514, 0f40400000;
	div.rn.f32 	%f26, %f103, %f104;
	setp.gtu.f32	%p14, %f516, %f514;
	@%p14 bra 	BB0_50;
	bra.uni 	BB0_11;

BB0_50:
	sub.f32 	%f398, %f516, %f514;
	mov.f32 	%f399, 0f347DE56D;
	div.rn.f32 	%f400, %f399, %f398;
	cvt.f64.f32	%fd8, %f400;
	setp.gt.f64	%p78, %fd8, 0d3EB0C6F7A0B5ED8D;
	selp.f32	%f401, 0f358637BD, %f400, %p78;
	div.rn.f32 	%f402, %f514, %f398;
	mul.f32 	%f403, %f21, 0f3F19999A;
	fma.rn.f32 	%f404, %f403, %f402, 0f3F800000;
	cvt.f64.f32	%fd9, %f401;
	mov.f32 	%f405, 0fBF800000;
	div.rn.f32 	%f406, %f405, %f401;
	setp.lt.f64	%p79, %fd9, 0d3DD5FD7FE1796495;
	selp.f32	%f407, 0fD03A43B7, %f406, %p79;
	mul.f32 	%f527, %f404, %f407;
	mov.f32 	%f528, %f26;
	bra.uni 	BB0_51;

BB0_11:
	setp.eq.f32	%p15, %f515, 0f00000000;
	selp.f32	%f27, 0f3F800000, %f515, %p15;
	mul.f32 	%f107, %f27, 0f3F000000;
	cvt.rzi.f32.f32	%f108, %f107;
	fma.rn.f32 	%f109, %f108, 0fC0000000, %f27;
	abs.f32 	%f28, %f109;
	div.rn.f32 	%f29, %f516, %f514;
	abs.f32 	%f30, %f29;
	setp.lt.f32	%p16, %f30, 0f00800000;
	mul.f32 	%f110, %f30, 0f4B800000;
	selp.f32	%f111, 0fC3170000, 0fC2FE0000, %p16;
	selp.f32	%f112, %f110, %f30, %p16;
	mov.b32 	 %r9, %f112;
	and.b32  	%r10, %r9, 8388607;
	or.b32  	%r11, %r10, 1065353216;
	mov.b32 	 %f113, %r11;
	shr.u32 	%r12, %r9, 23;
	cvt.rn.f32.u32	%f114, %r12;
	add.f32 	%f115, %f111, %f114;
	setp.gt.f32	%p17, %f113, 0f3FB504F3;
	mul.f32 	%f116, %f113, 0f3F000000;
	add.f32 	%f117, %f115, 0f3F800000;
	selp.f32	%f118, %f116, %f113, %p17;
	selp.f32	%f119, %f117, %f115, %p17;
	add.f32 	%f120, %f118, 0fBF800000;
	add.f32 	%f106, %f118, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f105,%f106;
	// inline asm
	add.f32 	%f121, %f120, %f120;
	mul.f32 	%f122, %f105, %f121;
	mul.f32 	%f123, %f122, %f122;
	mov.f32 	%f124, 0f3C4CAF63;
	mov.f32 	%f125, 0f3B18F0FE;
	fma.rn.f32 	%f126, %f125, %f123, %f124;
	mov.f32 	%f127, 0f3DAAAABD;
	fma.rn.f32 	%f128, %f126, %f123, %f127;
	mul.rn.f32 	%f129, %f128, %f123;
	mul.rn.f32 	%f130, %f129, %f122;
	sub.f32 	%f131, %f120, %f122;
	neg.f32 	%f132, %f122;
	add.f32 	%f133, %f131, %f131;
	fma.rn.f32 	%f134, %f132, %f120, %f133;
	mul.rn.f32 	%f135, %f105, %f134;
	add.f32 	%f136, %f130, %f122;
	sub.f32 	%f137, %f122, %f136;
	add.f32 	%f138, %f130, %f137;
	add.f32 	%f139, %f135, %f138;
	add.f32 	%f140, %f136, %f139;
	sub.f32 	%f141, %f136, %f140;
	add.f32 	%f142, %f139, %f141;
	mov.f32 	%f143, 0f3F317200;
	mul.rn.f32 	%f144, %f119, %f143;
	mov.f32 	%f145, 0f35BFBE8E;
	mul.rn.f32 	%f146, %f119, %f145;
	add.f32 	%f147, %f144, %f140;
	sub.f32 	%f148, %f144, %f147;
	add.f32 	%f149, %f140, %f148;
	add.f32 	%f150, %f142, %f149;
	add.f32 	%f151, %f146, %f150;
	add.f32 	%f152, %f147, %f151;
	sub.f32 	%f153, %f147, %f152;
	add.f32 	%f154, %f151, %f153;
	abs.f32 	%f31, %f27;
	setp.gt.f32	%p18, %f31, 0f77F684DF;
	mul.f32 	%f155, %f27, 0f39000000;
	selp.f32	%f156, %f155, %f27, %p18;
	mul.rn.f32 	%f157, %f156, %f152;
	neg.f32 	%f158, %f157;
	fma.rn.f32 	%f159, %f156, %f152, %f158;
	fma.rn.f32 	%f160, %f156, %f154, %f159;
	mov.f32 	%f161, 0f00000000;
	fma.rn.f32 	%f162, %f161, %f152, %f160;
	add.rn.f32 	%f163, %f157, %f162;
	neg.f32 	%f164, %f163;
	add.rn.f32 	%f165, %f157, %f164;
	add.rn.f32 	%f166, %f165, %f162;
	mov.b32 	 %r13, %f163;
	setp.eq.s32	%p19, %r13, 1118925336;
	add.s32 	%r14, %r13, -1;
	mov.b32 	 %f167, %r14;
	add.f32 	%f168, %f166, 0f37000000;
	selp.f32	%f169, %f167, %f163, %p19;
	selp.f32	%f32, %f168, %f166, %p19;
	mul.f32 	%f170, %f169, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f171, %f170;
	mov.f32 	%f172, 0fBF317200;
	fma.rn.f32 	%f173, %f171, %f172, %f169;
	mov.f32 	%f174, 0fB5BFBE8E;
	fma.rn.f32 	%f175, %f171, %f174, %f173;
	mul.f32 	%f176, %f175, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f177, %f176;
	add.f32 	%f178, %f171, 0f00000000;
	ex2.approx.f32 	%f179, %f178;
	mul.f32 	%f180, %f177, %f179;
	setp.lt.f32	%p20, %f169, 0fC2D20000;
	selp.f32	%f181, 0f00000000, %f180, %p20;
	setp.gt.f32	%p21, %f169, 0f42D20000;
	selp.f32	%f517, 0f7F800000, %f181, %p21;
	setp.eq.f32	%p22, %f517, 0f7F800000;
	@%p22 bra 	BB0_13;

	fma.rn.f32 	%f517, %f517, %f32, %f517;

BB0_13:
	setp.lt.f32	%p23, %f29, 0f00000000;
	setp.eq.f32	%p24, %f28, 0f3F800000;
	and.pred  	%p1, %p23, %p24;
	mov.b32 	 %r15, %f517;
	xor.b32  	%r16, %r15, -2147483648;
	mov.b32 	 %f182, %r16;
	selp.f32	%f519, %f182, %f517, %p1;
	setp.eq.f32	%p25, %f29, 0f00000000;
	@%p25 bra 	BB0_16;
	bra.uni 	BB0_14;

BB0_16:
	add.f32 	%f184, %f29, %f29;
	mov.b32 	 %r17, %f184;
	selp.b32	%r18, %r17, 0, %p24;
	or.b32  	%r19, %r18, 2139095040;
	setp.lt.f32	%p29, %f27, 0f00000000;
	selp.b32	%r20, %r19, %r18, %p29;
	mov.b32 	 %f519, %r20;
	bra.uni 	BB0_17;

BB0_14:
	setp.geu.f32	%p26, %f29, 0f00000000;
	@%p26 bra 	BB0_17;

	cvt.rzi.f32.f32	%f183, %f27;
	setp.neu.f32	%p27, %f183, %f27;
	selp.f32	%f519, 0f7FFFFFFF, %f519, %p27;

BB0_17:
	abs.f32 	%f507, %f29;
	abs.f32 	%f474, %f27;
	add.f32 	%f185, %f507, %f474;
	mov.b32 	 %r21, %f185;
	setp.lt.s32	%p30, %r21, 2139095040;
	@%p30 bra 	BB0_24;

	abs.f32 	%f510, %f29;
	abs.f32 	%f487, %f27;
	setp.gtu.f32	%p31, %f510, 0f7F800000;
	setp.gtu.f32	%p32, %f487, 0f7F800000;
	or.pred  	%p33, %p31, %p32;
	@%p33 bra 	BB0_23;
	bra.uni 	BB0_19;

BB0_23:
	add.f32 	%f519, %f27, %f29;
	bra.uni 	BB0_24;

BB0_19:
	abs.f32 	%f488, %f27;
	setp.eq.f32	%p34, %f488, 0f7F800000;
	@%p34 bra 	BB0_22;
	bra.uni 	BB0_20;

BB0_22:
	abs.f32 	%f512, %f29;
	setp.gt.f32	%p37, %f512, 0f3F800000;
	selp.b32	%r25, 2139095040, 0, %p37;
	xor.b32  	%r26, %r25, 2139095040;
	setp.lt.f32	%p38, %f27, 0f00000000;
	selp.b32	%r27, %r26, %r25, %p38;
	mov.b32 	 %f186, %r27;
	setp.eq.f32	%p39, %f29, 0fBF800000;
	selp.f32	%f519, 0f3F800000, %f186, %p39;
	bra.uni 	BB0_24;

BB0_20:
	abs.f32 	%f511, %f29;
	setp.neu.f32	%p35, %f511, 0f7F800000;
	@%p35 bra 	BB0_24;

	setp.ltu.f32	%p36, %f27, 0f00000000;
	selp.b32	%r22, 0, 2139095040, %p36;
	or.b32  	%r23, %r22, -2147483648;
	selp.b32	%r24, %r23, %r22, %p1;
	mov.b32 	 %f519, %r24;

BB0_24:
	mov.f32 	%f509, 0fB5BFBE8E;
	mov.f32 	%f508, 0fBF317200;
	mov.f32 	%f480, 0f00000000;
	mov.f32 	%f479, 0f35BFBE8E;
	mov.f32 	%f478, 0f3F317200;
	mov.f32 	%f477, 0f3DAAAABD;
	mov.f32 	%f476, 0f3C4CAF63;
	mov.f32 	%f475, 0f3B18F0FE;
	setp.eq.f32	%p40, %f29, 0f3F800000;
	selp.f32	%f44, 0f3F800000, %f519, %p40;
	abs.f32 	%f46, %f44;
	setp.lt.f32	%p41, %f46, 0f00800000;
	mul.f32 	%f192, %f46, 0f4B800000;
	selp.f32	%f193, 0fC3170000, 0fC2FE0000, %p41;
	selp.f32	%f194, %f192, %f46, %p41;
	mov.b32 	 %r28, %f194;
	and.b32  	%r29, %r28, 8388607;
	or.b32  	%r30, %r29, 1065353216;
	mov.b32 	 %f195, %r30;
	shr.u32 	%r31, %r28, 23;
	cvt.rn.f32.u32	%f196, %r31;
	add.f32 	%f197, %f193, %f196;
	setp.gt.f32	%p42, %f195, 0f3FB504F3;
	mul.f32 	%f198, %f195, 0f3F000000;
	add.f32 	%f199, %f197, 0f3F800000;
	selp.f32	%f200, %f198, %f195, %p42;
	selp.f32	%f201, %f199, %f197, %p42;
	add.f32 	%f202, %f200, 0fBF800000;
	add.f32 	%f188, %f200, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f187,%f188;
	// inline asm
	add.f32 	%f203, %f202, %f202;
	mul.f32 	%f204, %f187, %f203;
	mul.f32 	%f205, %f204, %f204;
	fma.rn.f32 	%f208, %f475, %f205, %f476;
	fma.rn.f32 	%f210, %f208, %f205, %f477;
	mul.rn.f32 	%f211, %f210, %f205;
	mul.rn.f32 	%f212, %f211, %f204;
	sub.f32 	%f213, %f202, %f204;
	neg.f32 	%f214, %f204;
	add.f32 	%f215, %f213, %f213;
	fma.rn.f32 	%f216, %f214, %f202, %f215;
	mul.rn.f32 	%f217, %f187, %f216;
	add.f32 	%f218, %f212, %f204;
	sub.f32 	%f219, %f204, %f218;
	add.f32 	%f220, %f212, %f219;
	add.f32 	%f221, %f217, %f220;
	add.f32 	%f222, %f218, %f221;
	sub.f32 	%f223, %f218, %f222;
	add.f32 	%f224, %f221, %f223;
	mul.rn.f32 	%f226, %f201, %f478;
	mul.rn.f32 	%f228, %f201, %f479;
	add.f32 	%f229, %f226, %f222;
	sub.f32 	%f230, %f226, %f229;
	add.f32 	%f231, %f222, %f230;
	add.f32 	%f232, %f224, %f231;
	add.f32 	%f233, %f228, %f232;
	add.f32 	%f234, %f229, %f233;
	sub.f32 	%f235, %f229, %f234;
	add.f32 	%f236, %f233, %f235;
	mov.f32 	%f237, 0f3F9DDC72;
	mul.rn.f32 	%f238, %f237, %f234;
	neg.f32 	%f239, %f238;
	fma.rn.f32 	%f240, %f237, %f234, %f239;
	fma.rn.f32 	%f241, %f237, %f236, %f240;
	fma.rn.f32 	%f243, %f480, %f234, %f241;
	add.rn.f32 	%f244, %f238, %f243;
	neg.f32 	%f245, %f244;
	add.rn.f32 	%f246, %f238, %f245;
	add.rn.f32 	%f247, %f246, %f243;
	mov.b32 	 %r32, %f244;
	setp.eq.s32	%p43, %r32, 1118925336;
	add.s32 	%r33, %r32, -1;
	mov.b32 	 %f248, %r33;
	add.f32 	%f249, %f247, 0f37000000;
	selp.f32	%f250, %f248, %f244, %p43;
	selp.f32	%f47, %f249, %f247, %p43;
	mul.f32 	%f251, %f250, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f252, %f251;
	fma.rn.f32 	%f254, %f252, %f508, %f250;
	fma.rn.f32 	%f256, %f252, %f509, %f254;
	mul.f32 	%f257, %f256, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f258, %f257;
	add.f32 	%f259, %f252, 0f00000000;
	ex2.approx.f32 	%f260, %f259;
	mul.f32 	%f261, %f258, %f260;
	setp.lt.f32	%p44, %f250, 0fC2D20000;
	selp.f32	%f262, 0f00000000, %f261, %p44;
	setp.gt.f32	%p45, %f250, 0f42D20000;
	selp.f32	%f520, 0f7F800000, %f262, %p45;
	setp.eq.f32	%p46, %f520, 0f7F800000;
	@%p46 bra 	BB0_26;

	fma.rn.f32 	%f520, %f520, %f47, %f520;

BB0_26:
	mov.f32 	%f492, 0f3F1DDC72;
	cvt.rzi.f32.f32	%f491, %f492;
	fma.rn.f32 	%f490, %f491, 0fC0000000, 0f3F9DDC72;
	abs.f32 	%f489, %f490;
	setp.lt.f32	%p47, %f44, 0f00000000;
	setp.eq.f32	%p48, %f489, 0f3F800000;
	and.pred  	%p2, %p47, %p48;
	mov.b32 	 %r34, %f520;
	xor.b32  	%r35, %r34, -2147483648;
	mov.b32 	 %f263, %r35;
	selp.f32	%f522, %f263, %f520, %p2;
	setp.eq.f32	%p49, %f44, 0f00000000;
	@%p49 bra 	BB0_29;
	bra.uni 	BB0_27;

BB0_29:
	add.f32 	%f266, %f44, %f44;
	selp.f32	%f522, %f266, 0f00000000, %p48;
	bra.uni 	BB0_30;

BB0_27:
	setp.geu.f32	%p50, %f44, 0f00000000;
	@%p50 bra 	BB0_30;

	mov.f32 	%f500, 0f3F9DDC72;
	cvt.rzi.f32.f32	%f265, %f500;
	setp.neu.f32	%p51, %f265, 0f3F9DDC72;
	selp.f32	%f522, 0f7FFFFFFF, %f522, %p51;

BB0_30:
	abs.f32 	%f493, %f44;
	add.f32 	%f267, %f493, 0f3F9DDC72;
	mov.b32 	 %r36, %f267;
	setp.lt.s32	%p53, %r36, 2139095040;
	@%p53 bra 	BB0_35;

	abs.f32 	%f498, %f44;
	setp.gtu.f32	%p54, %f498, 0f7F800000;
	@%p54 bra 	BB0_34;
	bra.uni 	BB0_32;

BB0_34:
	add.f32 	%f522, %f44, 0f3F9DDC72;
	bra.uni 	BB0_35;

BB0_32:
	abs.f32 	%f499, %f44;
	setp.neu.f32	%p55, %f499, 0f7F800000;
	@%p55 bra 	BB0_35;

	selp.f32	%f522, 0fFF800000, 0f7F800000, %p2;

BB0_35:
	mov.f32 	%f495, 0fB5BFBE8E;
	mov.f32 	%f494, 0fBF317200;
	mov.f32 	%f486, 0f00000000;
	mov.f32 	%f485, 0f35BFBE8E;
	mov.f32 	%f484, 0f3F317200;
	mov.f32 	%f483, 0f3DAAAABD;
	mov.f32 	%f482, 0f3C4CAF63;
	mov.f32 	%f481, 0f3B18F0FE;
	mov.f32 	%f270, 0f3F800000;
	sub.f32 	%f271, %f270, %f522;
	setp.eq.f32	%p56, %f44, 0f3F800000;
	selp.f32	%f58, 0f00000000, %f271, %p56;
	abs.f32 	%f60, %f58;
	setp.lt.f32	%p57, %f60, 0f00800000;
	mul.f32 	%f275, %f60, 0f4B800000;
	selp.f32	%f276, 0fC3170000, 0fC2FE0000, %p57;
	selp.f32	%f277, %f275, %f60, %p57;
	mov.b32 	 %r37, %f277;
	and.b32  	%r38, %r37, 8388607;
	or.b32  	%r39, %r38, 1065353216;
	mov.b32 	 %f278, %r39;
	shr.u32 	%r40, %r37, 23;
	cvt.rn.f32.u32	%f279, %r40;
	add.f32 	%f280, %f276, %f279;
	setp.gt.f32	%p58, %f278, 0f3FB504F3;
	mul.f32 	%f281, %f278, 0f3F000000;
	add.f32 	%f282, %f280, 0f3F800000;
	selp.f32	%f283, %f281, %f278, %p58;
	selp.f32	%f284, %f282, %f280, %p58;
	add.f32 	%f285, %f283, 0fBF800000;
	add.f32 	%f269, %f283, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f268,%f269;
	// inline asm
	add.f32 	%f286, %f285, %f285;
	mul.f32 	%f287, %f268, %f286;
	mul.f32 	%f288, %f287, %f287;
	fma.rn.f32 	%f291, %f481, %f288, %f482;
	fma.rn.f32 	%f293, %f291, %f288, %f483;
	mul.rn.f32 	%f294, %f293, %f288;
	mul.rn.f32 	%f295, %f294, %f287;
	sub.f32 	%f296, %f285, %f287;
	neg.f32 	%f297, %f287;
	add.f32 	%f298, %f296, %f296;
	fma.rn.f32 	%f299, %f297, %f285, %f298;
	mul.rn.f32 	%f300, %f268, %f299;
	add.f32 	%f301, %f295, %f287;
	sub.f32 	%f302, %f287, %f301;
	add.f32 	%f303, %f295, %f302;
	add.f32 	%f304, %f300, %f303;
	add.f32 	%f305, %f301, %f304;
	sub.f32 	%f306, %f301, %f305;
	add.f32 	%f307, %f304, %f306;
	mul.rn.f32 	%f309, %f284, %f484;
	mul.rn.f32 	%f311, %f284, %f485;
	add.f32 	%f312, %f309, %f305;
	sub.f32 	%f313, %f309, %f312;
	add.f32 	%f314, %f305, %f313;
	add.f32 	%f315, %f307, %f314;
	add.f32 	%f316, %f311, %f315;
	add.f32 	%f317, %f312, %f316;
	sub.f32 	%f318, %f312, %f317;
	add.f32 	%f319, %f316, %f318;
	mov.f32 	%f320, 0f3EDE2AC3;
	mul.rn.f32 	%f321, %f320, %f317;
	neg.f32 	%f322, %f321;
	fma.rn.f32 	%f323, %f320, %f317, %f322;
	fma.rn.f32 	%f324, %f320, %f319, %f323;
	fma.rn.f32 	%f326, %f486, %f317, %f324;
	add.rn.f32 	%f327, %f321, %f326;
	neg.f32 	%f328, %f327;
	add.rn.f32 	%f329, %f321, %f328;
	add.rn.f32 	%f330, %f329, %f326;
	mov.b32 	 %r41, %f327;
	setp.eq.s32	%p59, %r41, 1118925336;
	add.s32 	%r42, %r41, -1;
	mov.b32 	 %f331, %r42;
	add.f32 	%f332, %f330, 0f37000000;
	selp.f32	%f333, %f331, %f327, %p59;
	selp.f32	%f61, %f332, %f330, %p59;
	mul.f32 	%f334, %f333, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f335, %f334;
	fma.rn.f32 	%f337, %f335, %f494, %f333;
	fma.rn.f32 	%f339, %f335, %f495, %f337;
	mul.f32 	%f340, %f339, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f341, %f340;
	add.f32 	%f342, %f335, 0f00000000;
	ex2.approx.f32 	%f343, %f342;
	mul.f32 	%f344, %f341, %f343;
	setp.lt.f32	%p60, %f333, 0fC2D20000;
	selp.f32	%f345, 0f00000000, %f344, %p60;
	setp.gt.f32	%p61, %f333, 0f42D20000;
	selp.f32	%f523, 0f7F800000, %f345, %p61;
	setp.eq.f32	%p62, %f523, 0f7F800000;
	@%p62 bra 	BB0_37;

	fma.rn.f32 	%f523, %f523, %f61, %f523;

BB0_37:
	mov.f32 	%f504, 0f3E5E2AC3;
	cvt.rzi.f32.f32	%f503, %f504;
	fma.rn.f32 	%f502, %f503, 0fC0000000, 0f3EDE2AC3;
	abs.f32 	%f501, %f502;
	setp.lt.f32	%p63, %f58, 0f00000000;
	setp.eq.f32	%p64, %f501, 0f3F800000;
	and.pred  	%p3, %p63, %p64;
	mov.b32 	 %r43, %f523;
	xor.b32  	%r44, %r43, -2147483648;
	mov.b32 	 %f346, %r44;
	selp.f32	%f525, %f346, %f523, %p3;
	setp.eq.f32	%p65, %f58, 0f00000000;
	@%p65 bra 	BB0_40;
	bra.uni 	BB0_38;

BB0_40:
	add.f32 	%f349, %f58, %f58;
	selp.f32	%f525, %f349, 0f00000000, %p64;
	bra.uni 	BB0_41;

BB0_38:
	setp.geu.f32	%p66, %f58, 0f00000000;
	@%p66 bra 	BB0_41;

	mov.f32 	%f506, 0f3EDE2AC3;
	cvt.rzi.f32.f32	%f348, %f506;
	setp.neu.f32	%p67, %f348, 0f3EDE2AC3;
	selp.f32	%f525, 0f7FFFFFFF, %f525, %p67;

BB0_41:
	add.f32 	%f350, %f60, 0f3EDE2AC3;
	mov.b32 	 %r45, %f350;
	setp.lt.s32	%p69, %r45, 2139095040;
	@%p69 bra 	BB0_46;

	setp.gtu.f32	%p70, %f60, 0f7F800000;
	@%p70 bra 	BB0_45;
	bra.uni 	BB0_43;

BB0_45:
	add.f32 	%f525, %f58, 0f3EDE2AC3;
	bra.uni 	BB0_46;

BB0_43:
	setp.neu.f32	%p71, %f60, 0f7F800000;
	@%p71 bra 	BB0_46;

	selp.f32	%f525, 0fFF800000, 0f7F800000, %p3;

BB0_46:
	setp.eq.f32	%p72, %f58, 0f3F800000;
	selp.f32	%f351, 0f3F800000, %f525, %p72;
	cvt.f64.f32	%fd5, %f351;
	setp.lt.f64	%p73, %fd5, 0d3F50624DD2F1A9FC;
	selp.f32	%f72, 0f3A83126F, %f351, %p73;
	mov.f32 	%f352, 0f40400000;
	div.rn.f32 	%f73, %f352, %f44;
	mul.f32 	%f74, %f73, %f72;
	mul.f32 	%f75, %f74, %f74;
	abs.f32 	%f76, %f74;
	setp.ltu.f32	%p74, %f76, 0f3F800000;
	@%p74 bra 	BB0_48;
	bra.uni 	BB0_47;

BB0_48:
	mov.f32 	%f369, 0f394FFF49;
	mov.f32 	%f370, 0f363D0ADA;
	fma.rn.f32 	%f371, %f370, %f75, %f369;
	mov.f32 	%f372, 0f3C08889A;
	fma.rn.f32 	%f373, %f371, %f75, %f372;
	mov.f32 	%f374, 0f3E2AAAAB;
	fma.rn.f32 	%f375, %f373, %f75, %f374;
	mul.f32 	%f376, %f75, %f375;
	fma.rn.f32 	%f526, %f376, %f74, %f74;
	bra.uni 	BB0_49;

BB0_47:
	mov.f32 	%f497, 0fB5BFBE8E;
	mov.f32 	%f496, 0fBF317200;
	mul.f32 	%f353, %f76, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f354, %f353;
	fma.rn.f32 	%f356, %f354, %f496, %f76;
	fma.rn.f32 	%f358, %f354, %f497, %f356;
	mul.f32 	%f359, %f358, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f360, %f359;
	add.f32 	%f361, %f354, 0fC0000000;
	ex2.approx.f32 	%f362, %f361;
	mul.f32 	%f363, %f360, %f362;
	mov.f32 	%f364, 0f3E000000;
	div.approx.f32 	%f365, %f364, %f363;
	neg.f32 	%f366, %f365;
	mov.f32 	%f367, 0f40000000;
	fma.rn.f32 	%f368, %f367, %f363, %f366;
	mov.b32 	 %r46, %f368;
	setp.ltu.f32	%p75, %f76, 0f42B40000;
	selp.b32	%r47, %r46, 2139095040, %p75;
	mov.b32 	 %r48, %f74;
	and.b32  	%r49, %r48, -2147483648;
	or.b32  	%r50, %r47, %r49;
	mov.b32 	 %f526, %r50;

BB0_49:
	mov.f32 	%f505, 0f3F800000;
	mul.f32 	%f377, %f526, %f526;
	rcp.rn.f32 	%f378, %f377;
	rcp.rn.f32 	%f379, %f75;
	sub.f32 	%f380, %f379, %f378;
	mul.f32 	%f381, %f73, %f380;
	sub.f32 	%f383, %f505, %f381;
	div.rn.f32 	%f384, %f380, %f383;
	mul.f32 	%f385, %f516, 0f19857725;
	rcp.rn.f32 	%f386, %f385;
	mul.f32 	%f387, %f386, 0f0FA575F3;
	mul.f32 	%f388, %f387, %f384;
	cvt.f64.f32	%fd6, %f388;
	setp.gt.f64	%p76, %fd6, 0d3EB0C6F7A0B5ED8D;
	selp.f32	%f389, 0f358637BD, %f388, %p76;
	div.rn.f32 	%f390, %f44, 0fC0400000;
	add.f32 	%f391, %f390, 0f3F800000;
	mul.f32 	%f528, %f513, %f391;
	add.f32 	%f392, %f389, %f389;
	mul.f32 	%f393, %f72, %f72;
	div.rn.f32 	%f394, %f21, %f393;
	sub.f32 	%f395, %f505, %f394;
	cvt.f64.f32	%fd7, %f389;
	rcp.rn.f32 	%f396, %f392;
	setp.lt.f64	%p77, %fd7, 0d3DD5FD7FE1796495;
	selp.f32	%f397, 0f4FBA43B7, %f396, %p77;
	mul.f32 	%f527, %f395, %f397;

BB0_51:
	mul.f32 	%f408, %f527, 0f35A8A9B8;
	mul.f32 	%f409, %f513, %f528;
	mul.f32 	%f410, %f528, %f409;
	sub.f32 	%f411, %f528, %f26;
	div.rn.f32 	%f412, %f411, %f410;
	sqrt.rn.f32 	%f413, %f412;
	div.rn.f32 	%f414, %f26, %f513;
	sqrt.rn.f32 	%f415, %f414;
	fma.rn.f32 	%f416, %f1, %f408, %f4;
	fma.rn.f32 	%f417, %f2, %f408, %f5;
	fma.rn.f32 	%f418, %f3, %f408, %f6;
	fma.rn.f32 	%f419, %f16, %f413, %f416;
	fma.rn.f32 	%f420, %f17, %f413, %f417;
	fma.rn.f32 	%f421, %f18, %f413, %f418;
	mul.f32 	%f422, %f2, %f418;
	mul.f32 	%f423, %f3, %f417;
	sub.f32 	%f424, %f422, %f423;
	mul.f32 	%f425, %f3, %f416;
	mul.f32 	%f426, %f1, %f418;
	sub.f32 	%f427, %f425, %f426;
	mul.f32 	%f428, %f1, %f417;
	mul.f32 	%f429, %f2, %f416;
	sub.f32 	%f430, %f428, %f429;
	mul.f32 	%f431, %f2, %f417;
	fma.rn.f32 	%f432, %f1, %f416, %f431;
	fma.rn.f32 	%f433, %f3, %f418, %f432;
	mul.f32 	%f434, %f2, %f421;
	mul.f32 	%f435, %f3, %f420;
	sub.f32 	%f436, %f434, %f435;
	mul.f32 	%f437, %f3, %f419;
	mul.f32 	%f438, %f1, %f421;
	sub.f32 	%f439, %f437, %f438;
	mul.f32 	%f440, %f1, %f420;
	mul.f32 	%f441, %f2, %f419;
	sub.f32 	%f442, %f440, %f441;
	mul.f32 	%f443, %f2, %f442;
	mul.f32 	%f444, %f3, %f439;
	sub.f32 	%f445, %f443, %f444;
	mul.f32 	%f446, %f3, %f436;
	mul.f32 	%f447, %f1, %f442;
	sub.f32 	%f448, %f446, %f447;
	mul.f32 	%f449, %f1, %f439;
	mul.f32 	%f450, %f2, %f436;
	sub.f32 	%f451, %f449, %f450;
	fma.rn.f32 	%f452, %f513, %f513, 0f3F800000;
	rcp.rn.f32 	%f453, %f452;
	mul.f32 	%f454, %f424, %f453;
	mul.f32 	%f455, %f427, %f453;
	mul.f32 	%f456, %f430, %f453;
	mul.f32 	%f457, %f26, %f453;
	div.rn.f32 	%f458, %f457, %f21;
	mul.f32 	%f459, %f433, %f458;
	mul.f32 	%f460, %f1, %f459;
	mul.f32 	%f461, %f2, %f459;
	mul.f32 	%f462, %f3, %f459;
	sub.f32 	%f463, %f460, %f454;
	sub.f32 	%f464, %f461, %f455;
	sub.f32 	%f465, %f462, %f456;
	mul.f32 	%f466, %f528, %f453;
	div.rn.f32 	%f467, %f466, %f21;
	mul.f32 	%f468, %f467, %f445;
	mul.f32 	%f469, %f467, %f448;
	mul.f32 	%f470, %f467, %f451;
	sub.f32 	%f471, %f463, %f468;
	sub.f32 	%f472, %f464, %f469;
	sub.f32 	%f473, %f465, %f470;
	fma.rn.f32 	%f529, %f19, %f415, %f471;
	fma.rn.f32 	%f530, %f20, %f415, %f472;
	fma.rn.f32 	%f531, %f25, %f415, %f473;

BB0_52:
	ld.param.u64 	%rd68, [LLBtorque4JH_param_2];
	ld.param.u64 	%rd67, [LLBtorque4JH_param_1];
	ld.param.u64 	%rd66, [LLBtorque4JH_param_0];
	mov.u32 	%r64, %ctaid.x;
	mov.u32 	%r63, %ctaid.y;
	mov.u32 	%r62, %nctaid.x;
	mov.u32 	%r61, %tid.x;
	mov.u32 	%r60, %ntid.x;
	mad.lo.s32 	%r59, %r62, %r63, %r64;
	mad.lo.s32 	%r58, %r59, %r60, %r61;
	mul.wide.s32 	%rd65, %r58, 4;
	cvta.to.global.u64 	%rd58, %rd66;
	add.s64 	%rd60, %rd58, %rd65;
	st.global.f32 	[%rd60], %f529;
	cvta.to.global.u64 	%rd61, %rd67;
	add.s64 	%rd62, %rd61, %rd65;
	st.global.f32 	[%rd62], %f530;
	cvta.to.global.u64 	%rd63, %rd68;
	add.s64 	%rd64, %rd63, %rd65;
	st.global.f32 	[%rd64], %f531;

BB0_53:
	ret;
}


`
)
