Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/kryzha/Documents/proj-reti-2023/test1/TB_Normalizer_isim_beh.exe -prj /home/kryzha/Documents/proj-reti-2023/test1/TB_Normalizer_beh.prj work.TB_Normalizer 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/FullAdder.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/ShifterL.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/ReversePriorityEncoder.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/RCA.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/Normalizer.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/TB_Normalizer.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83340 KB
Fuse CPU Usage: 1810 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture rtl of entity ReversePriorityEncoder [reversepriorityencoder_default]
Compiling architecture rtl of entity ShifterL [shifterl_default]
Compiling architecture rtl of entity FullAdder [fulladder_default]
Compiling architecture rtl of entity RCA [\RCA(8)\]
Compiling architecture rtl of entity Normalizer [normalizer_default]
Compiling architecture behavior of entity tb_normalizer
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable /home/kryzha/Documents/proj-reti-2023/test1/TB_Normalizer_isim_beh.exe
Fuse Memory Usage: 2222012 KB
Fuse CPU Usage: 1940 ms
GCC CPU Usage: 640 ms
