Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Feb  5 09:15:53 2025
| Host              : madhusudhan-OMEN-by-HP-Gaming-Laptop-16-k0xxx running 64-bit Ubuntu 24.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                          Violations  
---------  ----------------  -----------------------------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                                   1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                                            1           
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks  2           
TIMING-9   Warning           Unknown CDC Logic                                                                    1           
TIMING-46  Warning           Multicycle path with tied CE pins                                                    1           
CLKC-58    Advisory          PLLE4 with global clock driver has no LOC                                            1           
XDCB-6     Advisory          Timing constraint pointing to hierarchical pins                                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.093        0.000                      0               126032        0.010        0.000                      0               125920        0.147        0.000                       0                 46463  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
clk_pl_0                                              {0.000 5.000}        10.000          100.000         
clk_pl_1                                              {0.000 1.852}        3.704           269.978         
top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1  {0.000 5.001}        10.001          99.990          
  clk_dsp_top_dpu_clk_wiz_0                           {0.000 0.909}        1.818           549.945         
    hier_dpu_clk_DPU_CLK                              {0.000 1.818}        3.637           274.973         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                    4.830        0.000                      0                 2071        0.018        0.000                      0                 2071        3.500        0.000                       0                   970  
clk_pl_1                                                    0.831        0.000                      0                 5660        0.018        0.000                      0                 5660        0.352        0.000                       0                  2202  
top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1                                                                                                                                                    1.500        0.000                       0                     1  
  clk_dsp_top_dpu_clk_wiz_0                                 0.093        0.000                      0                20125        0.010        0.000                      0                20125        0.147        0.000                       0                  6211  
    hier_dpu_clk_DPU_CLK                                    0.293        0.000                      0                96050        0.010        0.000                      0                96050        1.018        0.000                       0                 37079  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
hier_dpu_clk_DPU_CLK       clk_pl_1                         3.000        0.000                      0                   52                                                                        
hier_dpu_clk_DPU_CLK       clk_dsp_top_dpu_clk_wiz_0        0.615        0.000                      0                  771        0.051        0.000                      0                  771  
clk_pl_1                   hier_dpu_clk_DPU_CLK             2.874        0.000                      0                   60                                                                        
clk_dsp_top_dpu_clk_wiz_0  hier_dpu_clk_DPU_CLK             0.947        0.000                      0                  608        0.013        0.000                      0                  608  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_pl_1              clk_pl_1                    2.011        0.000                      0                  327        0.146        0.000                      0                  327  
**async_default**     hier_dpu_clk_DPU_CLK  hier_dpu_clk_DPU_CLK        1.174        0.000                      0                  309        0.153        0.000                      0                  309  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_pl_0              
(none)                hier_dpu_clk_DPU_CLK  clk_pl_0              
(none)                                      clk_pl_1              
(none)                clk_pl_1              clk_pl_1              
(none)                hier_dpu_clk_DPU_CLK  clk_pl_1              
(none)                clk_pl_0              hier_dpu_clk_DPU_CLK  
(none)                clk_pl_1              hier_dpu_clk_DPU_CLK  
(none)                hier_dpu_clk_DPU_CLK  hier_dpu_clk_DPU_CLK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      hier_dpu_clk_DPU_CLK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.778ns (15.805%)  route 4.145ns (84.195%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 11.842 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.693ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     2.237 f  <hidden>
                         net (fo=313, routed)         2.830     5.066    <hidden>
    SLICE_X13Y163        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     5.291 r  <hidden>
                         net (fo=1, routed)           0.215     5.506    <hidden>
    SLICE_X13Y163        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.151     5.657 r  <hidden>
                         net (fo=1, routed)           0.570     6.227    <hidden>
    SLICE_X8Y165         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     6.287 f  <hidden>
                         net (fo=1, routed)           0.460     6.747    <hidden>
    SLICE_X3Y172         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     6.974 r  <hidden>
                         net (fo=1, routed)           0.070     7.044    <hidden>
    SLICE_X3Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.626    11.842    <hidden>
    SLICE_X3Y172         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.960    
                         clock uncertainty           -0.130    11.830    
    SLICE_X3Y172         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    11.874    <hidden>
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.867ns (17.996%)  route 3.951ns (82.004%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 11.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.693ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     2.237 r  <hidden>
                         net (fo=313, routed)         2.766     5.002    <hidden>
    SLICE_X13Y164        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     5.188 r  <hidden>
                         net (fo=1, routed)           0.029     5.217    <hidden>
    SLICE_X13Y164        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     5.323 r  <hidden>
                         net (fo=1, routed)           0.635     5.958    <hidden>
    SLICE_X8Y171         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     6.184 r  <hidden>
                         net (fo=1, routed)           0.056     6.240    <hidden>
    SLICE_X8Y171         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.154     6.394 r  <hidden>
                         net (fo=1, routed)           0.370     6.764    <hidden>
    SLICE_X2Y171         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.844 r  <hidden>
                         net (fo=1, routed)           0.095     6.939    <hidden>
    SLICE_X2Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.627    11.843    <hidden>
    SLICE_X2Y171         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.961    
                         clock uncertainty           -0.130    11.831    
    SLICE_X2Y171         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    11.874    <hidden>
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.521ns (11.694%)  route 3.934ns (88.306%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 11.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.760ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.693ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.849     2.116    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.229 f  <hidden>
                         net (fo=43, routed)          1.382     3.611    <hidden>
    SLICE_X2Y170         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     3.747 f  <hidden>
                         net (fo=27, routed)          0.592     4.339    <hidden>
    SLICE_X3Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     4.475 f  <hidden>
                         net (fo=8, routed)           0.230     4.705    <hidden>
    SLICE_X3Y173         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.136     4.841 r  <hidden>
                         net (fo=28, routed)          1.730     6.571    <hidden>
    SLICE_X9Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.637    11.853    <hidden>
    SLICE_X9Y162         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.971    
                         clock uncertainty           -0.130    11.841    
    SLICE_X9Y162         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    11.763    <hidden>
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.391ns (8.852%)  route 4.026ns (91.148%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 11.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.693ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     2.237 f  <hidden>
                         net (fo=313, routed)         1.505     3.742    <hidden>
    SLICE_X5Y179         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     3.832 f  <hidden>
                         net (fo=6, routed)           0.376     4.207    <hidden>
    SLICE_X4Y174         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     4.393 r  <hidden>
                         net (fo=32, routed)          2.146     6.539    <hidden>
    SLICE_X6Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.615    11.831    <hidden>
    SLICE_X6Y162         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.949    
                         clock uncertainty           -0.130    11.819    
    SLICE_X6Y162         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    11.740    <hidden>
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.391ns (8.852%)  route 4.026ns (91.148%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 11.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.693ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     2.237 f  <hidden>
                         net (fo=313, routed)         1.505     3.742    <hidden>
    SLICE_X5Y179         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     3.832 f  <hidden>
                         net (fo=6, routed)           0.376     4.207    <hidden>
    SLICE_X4Y174         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     4.393 r  <hidden>
                         net (fo=32, routed)          2.146     6.539    <hidden>
    SLICE_X6Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.615    11.831    <hidden>
    SLICE_X6Y162         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.949    
                         clock uncertainty           -0.130    11.819    
    SLICE_X6Y162         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    11.740    <hidden>
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.818ns (18.000%)  route 3.726ns (82.000%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.693ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     2.237 r  <hidden>
                         net (fo=313, routed)         2.225     4.462    <hidden>
    SLICE_X10Y165        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.220     4.682 r  <hidden>
                         net (fo=1, routed)           0.029     4.711    <hidden>
    SLICE_X10Y165        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.098     4.809 r  <hidden>
                         net (fo=1, routed)           0.000     4.809    <hidden>
    SLICE_X10Y165        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.036     4.845 r  <hidden>
                         net (fo=1, routed)           0.866     5.711    <hidden>
    SLICE_X5Y166         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     5.900 r  <hidden>
                         net (fo=1, routed)           0.276     6.176    <hidden>
    SLICE_X5Y172         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     6.256 r  <hidden>
                         net (fo=1, routed)           0.234     6.490    <hidden>
    SLICE_X5Y178         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     6.570 r  <hidden>
                         net (fo=1, routed)           0.096     6.666    <hidden>
    SLICE_X5Y178         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.629    11.845    <hidden>
    SLICE_X5Y178         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.963    
                         clock uncertainty           -0.130    11.833    
    SLICE_X5Y178         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    11.876    <hidden>
  -------------------------------------------------------------------
                         required time                         11.876    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.521ns (11.967%)  route 3.833ns (88.033%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.760ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.693ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.849     2.116    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.229 f  <hidden>
                         net (fo=43, routed)          1.382     3.611    <hidden>
    SLICE_X2Y170         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     3.747 f  <hidden>
                         net (fo=27, routed)          0.592     4.339    <hidden>
    SLICE_X3Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     4.475 f  <hidden>
                         net (fo=8, routed)           0.230     4.705    <hidden>
    SLICE_X3Y173         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.136     4.841 r  <hidden>
                         net (fo=28, routed)          1.629     6.469    <hidden>
    SLICE_X3Y165         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.607    11.823    <hidden>
    SLICE_X3Y165         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.941    
                         clock uncertainty           -0.130    11.811    
    SLICE_X3Y165         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    11.732    <hidden>
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.521ns (11.967%)  route 3.833ns (88.033%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.760ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.693ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.849     2.116    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.229 f  <hidden>
                         net (fo=43, routed)          1.382     3.611    <hidden>
    SLICE_X2Y170         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     3.747 f  <hidden>
                         net (fo=27, routed)          0.592     4.339    <hidden>
    SLICE_X3Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     4.475 f  <hidden>
                         net (fo=8, routed)           0.230     4.705    <hidden>
    SLICE_X3Y173         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.136     4.841 r  <hidden>
                         net (fo=28, routed)          1.629     6.469    <hidden>
    SLICE_X3Y165         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.607    11.823    <hidden>
    SLICE_X3Y165         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.941    
                         clock uncertainty           -0.130    11.811    
    SLICE_X3Y165         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    11.732    <hidden>
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.744ns (16.602%)  route 3.737ns (83.398%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 11.849 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.693ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     2.237 f  <hidden>
                         net (fo=313, routed)         2.858     5.095    <hidden>
    SLICE_X13Y168        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.281 r  <hidden>
                         net (fo=1, routed)           0.052     5.333    <hidden>
    SLICE_X13Y168        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     5.471 r  <hidden>
                         net (fo=1, routed)           0.544     6.015    <hidden>
    SLICE_X8Y169         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.154     6.169 f  <hidden>
                         net (fo=1, routed)           0.187     6.356    <hidden>
    SLICE_X5Y170         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.151     6.507 r  <hidden>
                         net (fo=1, routed)           0.096     6.603    <hidden>
    SLICE_X5Y170         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.633    11.849    <hidden>
    SLICE_X5Y170         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.967    
                         clock uncertainty           -0.130    11.837    
    SLICE_X5Y170         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    11.880    <hidden>
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.722ns (16.299%)  route 3.708ns (83.701%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 11.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.693ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     2.237 r  <hidden>
                         net (fo=313, routed)         2.708     4.945    <hidden>
    SLICE_X13Y171        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     5.170 r  <hidden>
                         net (fo=1, routed)           0.231     5.401    <hidden>
    SLICE_X12Y171        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.220     5.621 r  <hidden>
                         net (fo=1, routed)           0.365     5.986    <hidden>
    SLICE_X8Y170         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     6.066 f  <hidden>
                         net (fo=1, routed)           0.323     6.389    <hidden>
    SLICE_X1Y172         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.082     6.471 r  <hidden>
                         net (fo=1, routed)           0.081     6.552    <hidden>
    SLICE_X1Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.611    11.827    <hidden>
    SLICE_X1Y172         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.945    
                         clock uncertainty           -0.130    11.815    
    SLICE_X1Y172         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    11.858    <hidden>
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  5.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.112ns (51.307%)  route 0.106ns (48.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.608ns (routing 0.693ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.760ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.608     1.824    <hidden>
    SLICE_X0Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     1.936 r  <hidden>
                         net (fo=24, routed)          0.106     2.042    <hidden>
    SLICE_X1Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.804     2.071    <hidden>
    SLICE_X1Y172         FDRE                                         r  <hidden>
                         clock pessimism             -0.149     1.922    
    SLICE_X1Y172         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.025    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.112ns (42.862%)  route 0.149ns (57.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.611ns (routing 0.693ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.760ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.611     1.827    <hidden>
    SLICE_X0Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     1.939 r  <hidden>
                         net (fo=22, routed)          0.149     2.088    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.839     2.106    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>
                         clock pessimism             -0.149     1.957    
    SLICE_X3Y173         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.058    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.114ns (46.509%)  route 0.131ns (53.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.684ns (routing 0.693ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.760ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.684     1.900    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y188         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     2.014 r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.131     2.145    top_i/rst_gen_reg/U0/EXT_LPF/p_3_in6_in
    SLICE_X10Y188        FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.895     2.162    top_i/rst_gen_reg/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y188        FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.153     2.009    
    SLICE_X10Y188        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     2.110    top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_gen_reg/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.169ns (63.506%)  route 0.097ns (36.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.684ns (routing 0.693ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.760ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.684     1.900    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y188         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     2.014 r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.080     2.094    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X10Y188        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.055     2.149 r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.017     2.166    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X10Y188        FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.897     2.164    top_i/rst_gen_reg/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y188        FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.153     2.011    
    SLICE_X10Y188        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.113    top_i/rst_gen_reg/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.159ns (63.940%)  route 0.090ns (36.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.724ns (routing 0.693ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.760ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.724     1.940    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X12Y194        FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.052 r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.079     2.131    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X11Y194        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.047     2.178 r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.011     2.189    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X11Y194        FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.912     2.179    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X11Y194        FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.153     2.027    
    SLICE_X11Y194        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.129    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.112ns (38.647%)  route 0.178ns (61.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.608ns (routing 0.693ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.832ns (routing 0.760ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.608     1.824    <hidden>
    SLICE_X0Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     1.936 r  <hidden>
                         net (fo=17, routed)          0.178     2.114    <hidden>
    SLICE_X3Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.832     2.099    <hidden>
    SLICE_X3Y171         FDRE                                         r  <hidden>
                         clock pessimism             -0.149     1.949    
    SLICE_X3Y171         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.051    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.149ns (57.328%)  route 0.111ns (42.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.656ns (routing 0.693ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.760ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.656     1.872    <hidden>
    SLICE_X1Y196         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.987 r  <hidden>
                         net (fo=6, routed)           0.079     2.066    <hidden>
    SLICE_X0Y196         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034     2.100 r  <hidden>
                         net (fo=1, routed)           0.032     2.132    <hidden>
    SLICE_X0Y196         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.853     2.120    <hidden>
    SLICE_X0Y196         FDRE                                         r  <hidden>
                         clock pessimism             -0.153     1.967    
    SLICE_X0Y196         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.068    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.114ns (46.730%)  route 0.130ns (53.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      1.623ns (routing 0.693ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.760ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.623     1.839    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     1.953 r  <hidden>
                         net (fo=3, routed)           0.130     2.083    <hidden>
    SLICE_X3Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.838     2.105    <hidden>
    SLICE_X3Y172         FDRE                                         r  <hidden>
                         clock pessimism             -0.202     1.902    
    SLICE_X3Y172         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.005    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.114ns (36.680%)  route 0.197ns (63.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.611ns (routing 0.693ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.760ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.611     1.827    <hidden>
    SLICE_X0Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     1.941 r  <hidden>
                         net (fo=24, routed)          0.197     2.138    <hidden>
    SLICE_X2Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.840     2.107    <hidden>
    SLICE_X2Y172         FDRE                                         r  <hidden>
                         clock pessimism             -0.149     1.958    
    SLICE_X2Y172         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.060    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.163ns (60.221%)  route 0.108ns (39.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.724ns (routing 0.693ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.760ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.724     1.940    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X12Y194        FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.052 r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.079     2.131    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X11Y194        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.051     2.182 r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1/O
                         net (fo=1, routed)           0.029     2.211    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int0[3]
    SLICE_X11Y194        FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.912     2.179    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X11Y194        FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism             -0.153     2.027    
    SLICE_X11Y194        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.128    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X10Y190  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDSE/C           n/a            0.550         10.000      9.450      SLICE_X0Y196   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y196   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y196   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y195   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y195   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X1Y196   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X1Y196   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X1Y197   <hidden>
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X10Y190  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X10Y190  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
Low Pulse Width   Fast    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X10Y190  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X10Y190  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
High Pulse Width  Fast    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y196   <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.340ns (12.857%)  route 2.304ns (87.143%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 6.034 - 3.704 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.372ns (routing 1.045ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.955ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.372     2.639    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X2Y49          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.753 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=148, routed)         1.585     4.338    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRG0
    SLICE_X1Y86          RAMD32 (Prop_G5LUT_SLICEM_RADR0_O)
                                                      0.226     4.564 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.719     5.283    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13_n_13
    SLICE_X2Y89          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.114     6.034    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X2Y89          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.144     6.178    
                         clock uncertainty           -0.110     6.068    
    SLICE_X2Y89          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     6.114    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                          6.114    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.334ns (12.664%)  route 2.303ns (87.336%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.372ns (routing 1.045ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.372     2.639    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X2Y49          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.753 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=148, routed)         1.641     4.394    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_69/ADDRD0
    SLICE_X4Y84          RAMD32 (Prop_D5LUT_SLICEM_RADR0_O)
                                                      0.220     4.614 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_69/RAMD/O
                         net (fo=1, routed)           0.662     5.276    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_69_n_7
    SLICE_X1Y85          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y85          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X1Y85          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     6.116    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]
  -------------------------------------------------------------------
                         required time                          6.116    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.340ns (12.952%)  route 2.285ns (87.048%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.326ns = ( 6.030 - 3.704 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.372ns (routing 1.045ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.955ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.372     2.639    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X2Y49          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.753 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=148, routed)         1.753     4.506    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/ADDRG0
    SLICE_X2Y87          RAMD32 (Prop_G5LUT_SLICEM_RADR0_O)
                                                      0.226     4.732 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMG/O
                         net (fo=1, routed)           0.532     5.264    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111_n_13
    SLICE_X0Y88          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.110     6.030    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y88          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[110]/C
                         clock pessimism              0.144     6.174    
                         clock uncertainty           -0.110     6.064    
    SLICE_X0Y88          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     6.110    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[110]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.340ns (13.075%)  route 2.260ns (86.925%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 6.042 - 3.704 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.372ns (routing 1.045ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.955ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.372     2.639    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X2Y49          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.753 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=148, routed)         1.703     4.456    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/ADDRG0
    SLICE_X1Y83          RAMD32 (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.226     4.682 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAMG_D1/O
                         net (fo=1, routed)           0.557     5.239    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27_n_12
    SLICE_X3Y82          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.122     6.042    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X3Y82          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
                         clock pessimism              0.144     6.186    
                         clock uncertainty           -0.110     6.076    
    SLICE_X3Y82          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     6.120    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                          6.120    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.337ns (13.148%)  route 2.226ns (86.852%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 6.024 - 3.704 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.372ns (routing 1.045ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.955ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.372     2.639    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X2Y49          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.753 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=148, routed)         1.596     4.349    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/ADDRE0
    SLICE_X2Y87          RAMD32 (Prop_E6LUT_SLICEM_RADR0_O)
                                                      0.223     4.572 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAME_D1/O
                         net (fo=1, routed)           0.630     5.202    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111_n_8
    SLICE_X1Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.104     6.024    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[107]/C
                         clock pessimism              0.144     6.168    
                         clock uncertainty           -0.110     6.058    
    SLICE_X1Y90          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     6.102    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[107]
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.337ns (13.156%)  route 2.225ns (86.844%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 6.040 - 3.704 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.372ns (routing 1.045ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.372     2.639    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X2Y49          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.753 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=148, routed)         1.526     4.278    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_70_83/ADDRC0
    SLICE_X4Y82          RAMD32 (Prop_C5LUT_SLICEM_RADR0_O)
                                                      0.223     4.501 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_70_83/RAMC/O
                         net (fo=1, routed)           0.699     5.200    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_70_83_n_5
    SLICE_X5Y83          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     6.040    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X5Y83          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[74]/C
                         clock pessimism              0.144     6.184    
                         clock uncertainty           -0.110     6.074    
    SLICE_X5Y83          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     6.117    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[74]
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[128]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.566ns (22.601%)  route 1.938ns (77.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 6.024 - 3.704 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.315ns (routing 1.045ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.955ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.315     2.582    top_i/zynq_ultra_ps_e/inst/pl_clk1
    PS8_X0Y0             PS8                                          r  top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.340     2.922 r  top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WREADY
                         net (fo=9, routed)           0.877     3.799    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X1Y49          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.025 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__1/O
                         net (fo=153, routed)         1.062     5.086    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X1Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[128]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.104     6.024    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[128]/C
                         clock pessimism              0.192     6.216    
                         clock uncertainty           -0.110     6.106    
    SLICE_X1Y90          FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079     6.027    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[128]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[133]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.566ns (22.601%)  route 1.938ns (77.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 6.024 - 3.704 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.315ns (routing 1.045ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.955ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.315     2.582    top_i/zynq_ultra_ps_e/inst/pl_clk1
    PS8_X0Y0             PS8                                          r  top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.340     2.922 r  top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WREADY
                         net (fo=9, routed)           0.877     3.799    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X1Y49          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.025 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__1/O
                         net (fo=153, routed)         1.062     5.086    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X1Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[133]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.104     6.024    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[133]/C
                         clock pessimism              0.192     6.216    
                         clock uncertainty           -0.110     6.106    
    SLICE_X1Y90          FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079     6.027    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[133]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[138]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.566ns (22.601%)  route 1.938ns (77.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 6.024 - 3.704 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.315ns (routing 1.045ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.955ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.315     2.582    top_i/zynq_ultra_ps_e/inst/pl_clk1
    PS8_X0Y0             PS8                                          r  top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.340     2.922 r  top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WREADY
                         net (fo=9, routed)           0.877     3.799    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X1Y49          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.025 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__1/O
                         net (fo=153, routed)         1.062     5.086    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X1Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[138]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.104     6.024    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[138]/C
                         clock pessimism              0.192     6.216    
                         clock uncertainty           -0.110     6.106    
    SLICE_X1Y90          FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.079     6.027    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[138]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[139]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.566ns (22.601%)  route 1.938ns (77.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 6.024 - 3.704 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.315ns (routing 1.045ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.955ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.315     2.582    top_i/zynq_ultra_ps_e/inst/pl_clk1
    PS8_X0Y0             PS8                                          r  top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.340     2.922 r  top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WREADY
                         net (fo=9, routed)           0.877     3.799    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X1Y49          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.025 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__1/O
                         net (fo=153, routed)         1.062     5.086    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X1Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[139]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.104     6.024    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[139]/C
                         clock pessimism              0.192     6.216    
                         clock uncertainty           -0.110     6.106    
    SLICE_X1Y90          FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.079     6.027    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[139]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  0.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.112ns (53.589%)  route 0.097ns (46.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.119ns (routing 0.955ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.348ns (routing 1.045ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     2.335    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y85          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.447 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.097     2.544    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_122
    SLICE_X0Y85          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.348     2.615    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y85          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                         clock pessimism             -0.192     2.423    
    SLICE_X0Y85          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.526    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      2.112ns (routing 0.955ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.045ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.112     2.328    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y97          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.440 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.059     2.499    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_47
    SLICE_X0Y97          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.346     2.613    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y97          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism             -0.272     2.341    
    SLICE_X0Y97          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.444    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Net Delay (Source):      2.113ns (routing 0.955ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.348ns (routing 1.045ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.113     2.329    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y98          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.441 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/Q
                         net (fo=1, routed)           0.059     2.500    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_38
    SLICE_X0Y98          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.348     2.615    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y98          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
                         clock pessimism             -0.273     2.342    
    SLICE_X0Y98          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.445    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      2.115ns (routing 0.955ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.358ns (routing 1.045ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.115     2.331    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X6Y96          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.443 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/Q
                         net (fo=1, routed)           0.059     2.502    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_24
    SLICE_X6Y96          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.358     2.625    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X6Y96          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/C
                         clock pessimism             -0.281     2.344    
    SLICE_X6Y96          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.447    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Net Delay (Source):      2.112ns (routing 0.955ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.045ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.112     2.328    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y86          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.440 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[114]/Q
                         net (fo=1, routed)           0.059     2.499    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_31
    SLICE_X0Y86          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.347     2.614    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y86          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[114]/C
                         clock pessimism             -0.273     2.341    
    SLICE_X0Y86          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.444    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[114]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Net Delay (Source):      2.118ns (routing 0.955ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.353ns (routing 1.045ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.118     2.334    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y81          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.446 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.059     2.505    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_120
    SLICE_X0Y81          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.353     2.620    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y81          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                         clock pessimism             -0.273     2.347    
    SLICE_X0Y81          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      2.114ns (routing 0.955ns, distribution 1.159ns)
  Clock Net Delay (Destination): 2.348ns (routing 1.045ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.114     2.330    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X3Y84          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.442 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/Q
                         net (fo=1, routed)           0.059     2.501    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_88
    SLICE_X3Y84          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.348     2.615    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X3Y84          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]/C
                         clock pessimism             -0.272     2.343    
    SLICE_X3Y84          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.446    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      2.142ns (routing 0.955ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.370ns (routing 1.045ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.142     2.358    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X3Y151         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.470 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/Q
                         net (fo=1, routed)           0.059     2.529    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_38
    SLICE_X3Y151         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.370     2.637    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X3Y151         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
                         clock pessimism             -0.266     2.371    
    SLICE_X3Y151         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.474    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      2.148ns (routing 0.955ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.045ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.148     2.364    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y150         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.476 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/Q
                         net (fo=1, routed)           0.059     2.535    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_31
    SLICE_X0Y150         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.384     2.651    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y150         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/C
                         clock pessimism             -0.274     2.377    
    SLICE_X0Y150         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.480    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Net Delay (Source):      2.161ns (routing 0.955ns, distribution 1.206ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.045ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.161     2.377    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X3Y146         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.489 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.059     2.548    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_144
    SLICE_X3Y146         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.408     2.675    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X3Y146         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -0.285     2.390    
    SLICE_X3Y146         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.493    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.852 }
Period(ns):         3.704
Sources:            { top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP6RCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         3.704       2.180      SLICE_X1Y75  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         3.704       2.180      SLICE_X1Y75  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         3.704       2.180      SLICE_X1Y75  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         3.704       2.180      SLICE_X1Y75  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
  To Clock:  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE4_ADV/CLKIN  n/a            1.071         10.001      8.930      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN  n/a            14.286        10.001      4.285      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_dsp_top_dpu_clk_wiz_0
  To Clock:  clk_dsp_top_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[23]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 1.156ns (69.263%)  route 0.513ns (30.737%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 7.076 - 1.818 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.382ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.271ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.681     5.287    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.400 f  <hidden>
                         net (fo=1, routed)           0.513     5.913    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X11Y40       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.261 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.261    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X11Y40       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[23])
                                                      0.695     6.956 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     6.956    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<23>
    DSP48E2_X11Y40       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.432     7.076    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y40       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.006     7.071    
                         clock uncertainty           -0.057     7.013    
    DSP48E2_X11Y40       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[23])
                                                      0.035     7.048    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[24]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 1.156ns (69.263%)  route 0.513ns (30.737%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 7.076 - 1.818 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.382ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.271ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.681     5.287    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.400 f  <hidden>
                         net (fo=1, routed)           0.513     5.913    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X11Y40       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.261 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.261    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X11Y40       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[24])
                                                      0.695     6.956 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[24]
                         net (fo=1, routed)           0.000     6.956    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<24>
    DSP48E2_X11Y40       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.432     7.076    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y40       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.006     7.071    
                         clock uncertainty           -0.057     7.013    
    DSP48E2_X11Y40       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[24])
                                                      0.035     7.048    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[25]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 1.156ns (69.263%)  route 0.513ns (30.737%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 7.076 - 1.818 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.382ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.271ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.681     5.287    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.400 f  <hidden>
                         net (fo=1, routed)           0.513     5.913    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X11Y40       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.261 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.261    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X11Y40       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[25])
                                                      0.695     6.956 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[25]
                         net (fo=1, routed)           0.000     6.956    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<25>
    DSP48E2_X11Y40       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.432     7.076    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y40       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.006     7.071    
                         clock uncertainty           -0.057     7.013    
    DSP48E2_X11Y40       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[25])
                                                      0.035     7.048    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[26]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 1.156ns (69.263%)  route 0.513ns (30.737%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 7.076 - 1.818 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.382ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.271ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.681     5.287    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.400 f  <hidden>
                         net (fo=1, routed)           0.513     5.913    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X11Y40       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.261 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.261    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X11Y40       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[26])
                                                      0.695     6.956 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     6.956    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<26>
    DSP48E2_X11Y40       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.432     7.076    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y40       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.006     7.071    
                         clock uncertainty           -0.057     7.013    
    DSP48E2_X11Y40       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[26])
                                                      0.035     7.048    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[19]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.155ns (75.490%)  route 0.375ns (24.510%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 7.065 - 1.818 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.740ns (routing 1.382ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.271ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.740     5.346    <hidden>
    SLICE_X41Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.458 f  <hidden>
                         net (fo=1, routed)           0.375     5.833    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[19]
    DSP48E2_X11Y36       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[19]_D_DATA[19])
                                                      0.348     6.181 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[19]
                         net (fo=1, routed)           0.000     6.181    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<19>
    DSP48E2_X11Y36       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[19]_AD[19])
                                                      0.695     6.876 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[19]
                         net (fo=1, routed)           0.000     6.876    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<19>
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.421     7.065    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.056     7.010    
                         clock uncertainty           -0.057     6.952    
    DSP48E2_X11Y36       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[19])
                                                      0.035     6.987    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[20]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.155ns (75.490%)  route 0.375ns (24.510%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 7.065 - 1.818 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.740ns (routing 1.382ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.271ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.740     5.346    <hidden>
    SLICE_X41Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.458 f  <hidden>
                         net (fo=1, routed)           0.375     5.833    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[19]
    DSP48E2_X11Y36       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[19]_D_DATA[19])
                                                      0.348     6.181 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[19]
                         net (fo=1, routed)           0.000     6.181    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<19>
    DSP48E2_X11Y36       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[19]_AD[20])
                                                      0.695     6.876 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     6.876    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<20>
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.421     7.065    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.056     7.010    
                         clock uncertainty           -0.057     6.952    
    DSP48E2_X11Y36       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[20])
                                                      0.035     6.987    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[21]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.155ns (75.490%)  route 0.375ns (24.510%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 7.065 - 1.818 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.740ns (routing 1.382ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.271ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.740     5.346    <hidden>
    SLICE_X41Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.458 f  <hidden>
                         net (fo=1, routed)           0.375     5.833    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[19]
    DSP48E2_X11Y36       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[19]_D_DATA[19])
                                                      0.348     6.181 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[19]
                         net (fo=1, routed)           0.000     6.181    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<19>
    DSP48E2_X11Y36       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[19]_AD[21])
                                                      0.695     6.876 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[21]
                         net (fo=1, routed)           0.000     6.876    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<21>
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.421     7.065    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.056     7.010    
                         clock uncertainty           -0.057     6.952    
    DSP48E2_X11Y36       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[21])
                                                      0.035     6.987    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[22]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.155ns (75.490%)  route 0.375ns (24.510%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 7.065 - 1.818 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.740ns (routing 1.382ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.271ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.740     5.346    <hidden>
    SLICE_X41Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.458 f  <hidden>
                         net (fo=1, routed)           0.375     5.833    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[19]
    DSP48E2_X11Y36       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[19]_D_DATA[19])
                                                      0.348     6.181 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[19]
                         net (fo=1, routed)           0.000     6.181    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<19>
    DSP48E2_X11Y36       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[19]_AD[22])
                                                      0.695     6.876 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     6.876    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<22>
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.421     7.065    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.056     7.010    
                         clock uncertainty           -0.057     6.952    
    DSP48E2_X11Y36       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[22])
                                                      0.035     6.987    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[23]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.155ns (75.490%)  route 0.375ns (24.510%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 7.065 - 1.818 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.740ns (routing 1.382ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.271ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.740     5.346    <hidden>
    SLICE_X41Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.458 f  <hidden>
                         net (fo=1, routed)           0.375     5.833    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[19]
    DSP48E2_X11Y36       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[19]_D_DATA[19])
                                                      0.348     6.181 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[19]
                         net (fo=1, routed)           0.000     6.181    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<19>
    DSP48E2_X11Y36       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[19]_AD[23])
                                                      0.695     6.876 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     6.876    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<23>
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.421     7.065    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.056     7.010    
                         clock uncertainty           -0.057     6.952    
    DSP48E2_X11Y36       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[23])
                                                      0.035     6.987    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[24]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.155ns (75.490%)  route 0.375ns (24.510%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 7.065 - 1.818 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.740ns (routing 1.382ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.271ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.740     5.346    <hidden>
    SLICE_X41Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.458 f  <hidden>
                         net (fo=1, routed)           0.375     5.833    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[19]
    DSP48E2_X11Y36       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[19]_D_DATA[19])
                                                      0.348     6.181 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[19]
                         net (fo=1, routed)           0.000     6.181    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<19>
    DSP48E2_X11Y36       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[19]_AD[24])
                                                      0.695     6.876 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[24]
                         net (fo=1, routed)           0.000     6.876    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<24>
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.421     7.065    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y36       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.056     7.010    
                         clock uncertainty           -0.057     6.952    
    DSP48E2_X11Y36       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[24])
                                                      0.035     6.987    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.113ns (42.966%)  route 0.150ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Net Delay (Source):      2.595ns (routing 1.271ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.946ns (routing 1.382ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.595     5.421    <hidden>
    SLICE_X51Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     5.534 r  <hidden>
                         net (fo=1, routed)           0.150     5.684    <hidden>
    SLICE_X53Y83         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.946     5.552    <hidden>
    SLICE_X53Y83         SRL16E                                       r  <hidden>
                         clock pessimism              0.056     5.608    
    SLICE_X53Y83         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.067     5.675    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.675    
                         arrival time                           5.684    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.112ns (37.458%)  route 0.187ns (62.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.358ns
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Net Delay (Source):      2.454ns (routing 1.271ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.382ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.454     5.280    <hidden>
    SLICE_X33Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     5.392 r  <hidden>
                         net (fo=1, routed)           0.187     5.579    <hidden>
    SLICE_X33Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.752     5.358    <hidden>
    SLICE_X33Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.109     5.467    
    SLICE_X33Y120        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     5.568    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.568    
                         arrival time                           5.579    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.112ns (44.514%)  route 0.140ns (55.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.444ns
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      2.535ns (routing 1.271ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.382ns, distribution 1.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.535     5.361    <hidden>
    SLICE_X44Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.473 r  <hidden>
                         net (fo=3, routed)           0.140     5.613    <hidden>
    SLICE_X45Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.838     5.444    <hidden>
    SLICE_X45Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.055     5.499    
    SLICE_X45Y112        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     5.601    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.601    
                         arrival time                           5.613    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.114ns (42.222%)  route 0.156ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Net Delay (Source):      2.488ns (routing 1.271ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.810ns (routing 1.382ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.488     5.314    <hidden>
    SLICE_X40Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y133        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.428 r  <hidden>
                         net (fo=1, routed)           0.156     5.584    <hidden>
    SLICE_X42Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.810     5.416    <hidden>
    SLICE_X42Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.052     5.468    
    SLICE_X42Y133        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.570    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.570    
                         arrival time                           5.584    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.112ns (43.077%)  route 0.148ns (56.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Net Delay (Source):      2.598ns (routing 1.271ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.946ns (routing 1.382ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.598     5.424    <hidden>
    SLICE_X51Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.536 r  <hidden>
                         net (fo=1, routed)           0.148     5.684    <hidden>
    SLICE_X53Y83         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.946     5.552    <hidden>
    SLICE_X53Y83         SRL16E                                       r  <hidden>
                         clock pessimism              0.056     5.608    
    SLICE_X53Y83         SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.061     5.669    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.669    
                         arrival time                           5.684    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.114ns (50.375%)  route 0.112ns (49.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.484ns
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Net Delay (Source):      2.606ns (routing 1.271ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.878ns (routing 1.382ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.606     5.432    <hidden>
    SLICE_X52Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.546 r  <hidden>
                         net (fo=2, routed)           0.112     5.658    <hidden>
    SLICE_X53Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.878     5.484    <hidden>
    SLICE_X53Y117        FDRE                                         r  <hidden>
                         clock pessimism              0.056     5.540    
    SLICE_X53Y117        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.642    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.642    
                         arrival time                           5.658    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.114ns (37.710%)  route 0.188ns (62.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.380ns
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Net Delay (Source):      2.426ns (routing 1.271ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.774ns (routing 1.382ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.426     5.252    <hidden>
    SLICE_X40Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     5.366 r  <hidden>
                         net (fo=2, routed)           0.188     5.554    <hidden>
    SLICE_X41Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.774     5.380    <hidden>
    SLICE_X41Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.056     5.435    
    SLICE_X41Y94         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.537    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.537    
                         arrival time                           5.554    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.112ns (36.246%)  route 0.197ns (63.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Net Delay (Source):      2.492ns (routing 1.271ns, distribution 1.221ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.382ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.492     5.318    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.430 r  <hidden>
                         net (fo=1, routed)           0.197     5.627    <hidden>
    SLICE_X41Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.849     5.455    <hidden>
    SLICE_X41Y127        FDRE                                         r  <hidden>
                         clock pessimism              0.052     5.507    
    SLICE_X41Y127        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     5.609    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.609    
                         arrival time                           5.627    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.871%)  route 0.113ns (50.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.466ns
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Net Delay (Source):      2.592ns (routing 1.271ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.860ns (routing 1.382ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.592     5.418    <hidden>
    SLICE_X52Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     5.530 r  <hidden>
                         net (fo=2, routed)           0.113     5.643    <hidden>
    SLICE_X53Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.860     5.466    <hidden>
    SLICE_X53Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.056     5.522    
    SLICE_X53Y95         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.624    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.624    
                         arrival time                           5.643    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.114ns (50.153%)  route 0.113ns (49.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Net Delay (Source):      2.588ns (routing 1.271ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.858ns (routing 1.382ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.588     5.414    <hidden>
    SLICE_X52Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.528 r  <hidden>
                         net (fo=2, routed)           0.113     5.641    <hidden>
    SLICE_X53Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.858     5.464    <hidden>
    SLICE_X53Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.056     5.520    
    SLICE_X53Y92         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     5.622    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.622    
                         arrival time                           5.641    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dsp_top_dpu_clk_wiz_0
Waveform(ns):       { 0.000 0.909 }
Period(ns):         1.818
Sources:            { top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X43Y97  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X43Y97  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X43Y97  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X43Y97  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X43Y97  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X43Y97  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X43Y97  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X43Y97  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X43Y95  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X43Y95  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X43Y97  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.983ns (31.576%)  route 2.130ns (68.424%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 9.103 - 3.637 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.905ns (routing 1.362ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.640ns (routing 1.251ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.905     5.511    <hidden>
    SLICE_X22Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.625 f  <hidden>
                         net (fo=28, routed)          0.467     6.093    <hidden>
    SLICE_X21Y123        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     6.313 f  <hidden>
                         net (fo=1, routed)           0.152     6.465    <hidden>
    SLICE_X21Y124        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.135     6.600 r  <hidden>
                         net (fo=19, routed)          0.439     7.039    <hidden>
    SLICE_X18Y128        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     7.228 f  <hidden>
                         net (fo=17, routed)          0.071     7.299    <hidden>
    SLICE_X18Y128        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.434 r  <hidden>
                         net (fo=5, routed)           0.220     7.654    <hidden>
    SLICE_X18Y128        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.093     7.747 f  <hidden>
                         net (fo=8, routed)           0.338     8.086    <hidden>
    SLICE_X19Y128        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     8.183 r  <hidden>
                         net (fo=4, routed)           0.442     8.625    <hidden>
    SLICE_X19Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.640     9.103    <hidden>
    SLICE_X19Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.050     9.054    
                         clock uncertainty           -0.057     8.996    
    SLICE_X19Y127        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079     8.917    <hidden>
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.983ns (31.576%)  route 2.130ns (68.424%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 9.103 - 3.637 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.905ns (routing 1.362ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.640ns (routing 1.251ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.905     5.511    <hidden>
    SLICE_X22Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.625 f  <hidden>
                         net (fo=28, routed)          0.467     6.093    <hidden>
    SLICE_X21Y123        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     6.313 f  <hidden>
                         net (fo=1, routed)           0.152     6.465    <hidden>
    SLICE_X21Y124        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.135     6.600 r  <hidden>
                         net (fo=19, routed)          0.439     7.039    <hidden>
    SLICE_X18Y128        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     7.228 f  <hidden>
                         net (fo=17, routed)          0.071     7.299    <hidden>
    SLICE_X18Y128        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.434 r  <hidden>
                         net (fo=5, routed)           0.220     7.654    <hidden>
    SLICE_X18Y128        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.093     7.747 f  <hidden>
                         net (fo=8, routed)           0.338     8.086    <hidden>
    SLICE_X19Y128        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     8.183 r  <hidden>
                         net (fo=4, routed)           0.442     8.625    <hidden>
    SLICE_X19Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.640     9.103    <hidden>
    SLICE_X19Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.050     9.054    
                         clock uncertainty           -0.057     8.996    
    SLICE_X19Y127        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079     8.917    <hidden>
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.889ns (58.059%)  route 1.365ns (41.941%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 8.903 - 3.637 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.362ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.251ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.732     5.338    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.276     5.614 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.379     5.992    <hidden>
    SLICE_X32Y59         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     6.127 r  <hidden>
                         net (fo=1, routed)           0.029     6.156    <hidden>
    SLICE_X32Y59         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.213     6.369 r  <hidden>
                         net (fo=1, routed)           0.219     6.588    <hidden>
    SLICE_X31Y59         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     6.645 r  <hidden>
                         net (fo=1, routed)           0.269     6.914    <hidden>
    SLICE_X31Y65         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.160     7.074 r  <hidden>
                         net (fo=1, routed)           0.469     7.543    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X8Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[0])
                                                      1.048     8.591 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.591    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.440     8.903    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.050     8.952    
                         clock uncertainty           -0.057     8.895    
    DSP48E2_X8Y25        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.014     8.909    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.889ns (58.059%)  route 1.365ns (41.941%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 8.903 - 3.637 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.362ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.251ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.732     5.338    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.276     5.614 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.379     5.992    <hidden>
    SLICE_X32Y59         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     6.127 r  <hidden>
                         net (fo=1, routed)           0.029     6.156    <hidden>
    SLICE_X32Y59         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.213     6.369 r  <hidden>
                         net (fo=1, routed)           0.219     6.588    <hidden>
    SLICE_X31Y59         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     6.645 r  <hidden>
                         net (fo=1, routed)           0.269     6.914    <hidden>
    SLICE_X31Y65         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.160     7.074 r  <hidden>
                         net (fo=1, routed)           0.469     7.543    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X8Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[10])
                                                      1.048     8.591 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     8.591    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.440     8.903    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.050     8.952    
                         clock uncertainty           -0.057     8.895    
    DSP48E2_X8Y25        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.014     8.909    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.889ns (58.059%)  route 1.365ns (41.941%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 8.903 - 3.637 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.362ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.251ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.732     5.338    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.276     5.614 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.379     5.992    <hidden>
    SLICE_X32Y59         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     6.127 r  <hidden>
                         net (fo=1, routed)           0.029     6.156    <hidden>
    SLICE_X32Y59         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.213     6.369 r  <hidden>
                         net (fo=1, routed)           0.219     6.588    <hidden>
    SLICE_X31Y59         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     6.645 r  <hidden>
                         net (fo=1, routed)           0.269     6.914    <hidden>
    SLICE_X31Y65         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.160     7.074 r  <hidden>
                         net (fo=1, routed)           0.469     7.543    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X8Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[11])
                                                      1.048     8.591 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     8.591    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.440     8.903    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.050     8.952    
                         clock uncertainty           -0.057     8.895    
    DSP48E2_X8Y25        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.014     8.909    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.889ns (58.059%)  route 1.365ns (41.941%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 8.903 - 3.637 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.362ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.251ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.732     5.338    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.276     5.614 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.379     5.992    <hidden>
    SLICE_X32Y59         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     6.127 r  <hidden>
                         net (fo=1, routed)           0.029     6.156    <hidden>
    SLICE_X32Y59         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.213     6.369 r  <hidden>
                         net (fo=1, routed)           0.219     6.588    <hidden>
    SLICE_X31Y59         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     6.645 r  <hidden>
                         net (fo=1, routed)           0.269     6.914    <hidden>
    SLICE_X31Y65         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.160     7.074 r  <hidden>
                         net (fo=1, routed)           0.469     7.543    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X8Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[12])
                                                      1.048     8.591 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.591    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.440     8.903    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.050     8.952    
                         clock uncertainty           -0.057     8.895    
    DSP48E2_X8Y25        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.014     8.909    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.889ns (58.059%)  route 1.365ns (41.941%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 8.903 - 3.637 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.362ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.251ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.732     5.338    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.276     5.614 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.379     5.992    <hidden>
    SLICE_X32Y59         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     6.127 r  <hidden>
                         net (fo=1, routed)           0.029     6.156    <hidden>
    SLICE_X32Y59         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.213     6.369 r  <hidden>
                         net (fo=1, routed)           0.219     6.588    <hidden>
    SLICE_X31Y59         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     6.645 r  <hidden>
                         net (fo=1, routed)           0.269     6.914    <hidden>
    SLICE_X31Y65         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.160     7.074 r  <hidden>
                         net (fo=1, routed)           0.469     7.543    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X8Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[13])
                                                      1.048     8.591 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     8.591    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.440     8.903    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.050     8.952    
                         clock uncertainty           -0.057     8.895    
    DSP48E2_X8Y25        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.014     8.909    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.889ns (58.059%)  route 1.365ns (41.941%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 8.903 - 3.637 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.362ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.251ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.732     5.338    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.276     5.614 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.379     5.992    <hidden>
    SLICE_X32Y59         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     6.127 r  <hidden>
                         net (fo=1, routed)           0.029     6.156    <hidden>
    SLICE_X32Y59         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.213     6.369 r  <hidden>
                         net (fo=1, routed)           0.219     6.588    <hidden>
    SLICE_X31Y59         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     6.645 r  <hidden>
                         net (fo=1, routed)           0.269     6.914    <hidden>
    SLICE_X31Y65         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.160     7.074 r  <hidden>
                         net (fo=1, routed)           0.469     7.543    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X8Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[14])
                                                      1.048     8.591 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.591    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.440     8.903    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.050     8.952    
                         clock uncertainty           -0.057     8.895    
    DSP48E2_X8Y25        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.014     8.909    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.889ns (58.059%)  route 1.365ns (41.941%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 8.903 - 3.637 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.362ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.251ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.732     5.338    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.276     5.614 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.379     5.992    <hidden>
    SLICE_X32Y59         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     6.127 r  <hidden>
                         net (fo=1, routed)           0.029     6.156    <hidden>
    SLICE_X32Y59         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.213     6.369 r  <hidden>
                         net (fo=1, routed)           0.219     6.588    <hidden>
    SLICE_X31Y59         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     6.645 r  <hidden>
                         net (fo=1, routed)           0.269     6.914    <hidden>
    SLICE_X31Y65         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.160     7.074 r  <hidden>
                         net (fo=1, routed)           0.469     7.543    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X8Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[15])
                                                      1.048     8.591 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     8.591    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.440     8.903    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.050     8.952    
                         clock uncertainty           -0.057     8.895    
    DSP48E2_X8Y25        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.014     8.909    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.889ns (58.059%)  route 1.365ns (41.941%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 8.903 - 3.637 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.362ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.251ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.732     5.338    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.276     5.614 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.379     5.992    <hidden>
    SLICE_X32Y59         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     6.127 r  <hidden>
                         net (fo=1, routed)           0.029     6.156    <hidden>
    SLICE_X32Y59         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.213     6.369 r  <hidden>
                         net (fo=1, routed)           0.219     6.588    <hidden>
    SLICE_X31Y59         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     6.645 r  <hidden>
                         net (fo=1, routed)           0.269     6.914    <hidden>
    SLICE_X31Y65         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.160     7.074 r  <hidden>
                         net (fo=1, routed)           0.469     7.543    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X8Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[16])
                                                      1.048     8.591 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     8.591    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<16>
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.440     8.903    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X8Y25        DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.050     8.952    
                         clock uncertainty           -0.057     8.895    
    DSP48E2_X8Y25        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.014     8.909    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  0.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.115ns (43.199%)  route 0.151ns (56.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      2.462ns (routing 1.251ns, distribution 1.211ns)
  Clock Net Delay (Destination): 2.732ns (routing 1.362ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.462     5.288    <hidden>
    SLICE_X37Y179        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y179        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.403 r  <hidden>
                         net (fo=7, routed)           0.151     5.554    <hidden>
    SLICE_X37Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.732     5.338    <hidden>
    SLICE_X37Y183        FDRE                                         r  <hidden>
                         clock pessimism              0.103     5.441    
    SLICE_X37Y183        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.544    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.554    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.660%)  route 0.123ns (52.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.324ns
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Net Delay (Source):      2.432ns (routing 1.251ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.362ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.432     5.258    <hidden>
    SLICE_X24Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y113        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.370 r  <hidden>
                         net (fo=1, routed)           0.123     5.493    <hidden>
    SLICE_X25Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.718     5.324    <hidden>
    SLICE_X25Y113        FDRE                                         r  <hidden>
                         clock pessimism              0.057     5.381    
    SLICE_X25Y113        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.483    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.483    
                         arrival time                           5.493    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.112ns (49.058%)  route 0.116ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.345ns
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.457ns (routing 1.251ns, distribution 1.206ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.362ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.457     5.283    <hidden>
    SLICE_X40Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.395 r  <hidden>
                         net (fo=2, routed)           0.116     5.511    <hidden>
    SLICE_X38Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.739     5.345    <hidden>
    SLICE_X38Y146        FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.398    
    SLICE_X38Y146        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     5.500    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.500    
                         arrival time                           5.511    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.115ns (47.801%)  route 0.126ns (52.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Net Delay (Source):      2.615ns (routing 1.251ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.903ns (routing 1.362ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.615     5.441    <hidden>
    SLICE_X12Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.556 r  <hidden>
                         net (fo=5, routed)           0.126     5.682    <hidden>
    SLICE_X13Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.903     5.509    <hidden>
    SLICE_X13Y52         FDRE                                         r  <hidden>
                         clock pessimism              0.060     5.568    
    SLICE_X13Y52         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.670    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.670    
                         arrival time                           5.682    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.112ns (46.918%)  route 0.127ns (53.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Net Delay (Source):      2.640ns (routing 1.251ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.935ns (routing 1.362ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.640     5.466    <hidden>
    SLICE_X15Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.578 r  <hidden>
                         net (fo=3, routed)           0.127     5.705    <hidden>
    SLICE_X14Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.935     5.541    <hidden>
    SLICE_X14Y157        FDRE                                         r  <hidden>
                         clock pessimism              0.050     5.590    
    SLICE_X14Y157        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.693    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.693    
                         arrival time                           5.705    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.114ns (46.154%)  route 0.133ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.525ns
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Net Delay (Source):      2.616ns (routing 1.251ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.919ns (routing 1.362ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.616     5.442    <hidden>
    SLICE_X19Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.556 r  <hidden>
                         net (fo=1, routed)           0.133     5.689    <hidden>
    SLICE_X19Y149        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.919     5.525    <hidden>
    SLICE_X19Y149        FDRE                                         r  <hidden>
                         clock pessimism              0.050     5.574    
    SLICE_X19Y149        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.677    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.677    
                         arrival time                           5.689    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.115ns (46.371%)  route 0.133ns (53.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.409ns
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      2.551ns (routing 1.251ns, distribution 1.300ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.362ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.551     5.377    <hidden>
    SLICE_X42Y179        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y179        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.492 r  <hidden>
                         net (fo=1, routed)           0.133     5.625    <hidden>
    SLICE_X41Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.803     5.409    <hidden>
    SLICE_X41Y180        FDRE                                         r  <hidden>
                         clock pessimism              0.103     5.512    
    SLICE_X41Y180        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.613    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.613    
                         arrival time                           5.625    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.165ns (47.965%)  route 0.179ns (52.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.381ns
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      2.430ns (routing 1.251ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.362ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.430     5.256    <hidden>
    SLICE_X40Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.369 r  <hidden>
                         net (fo=1, routed)           0.150     5.519    <hidden>
    SLICE_X42Y59         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.052     5.571 r  <hidden>
                         net (fo=1, routed)           0.029     5.600    <hidden>
    SLICE_X42Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.775     5.381    <hidden>
    SLICE_X42Y59         FDRE                                         r  <hidden>
                         clock pessimism              0.106     5.487    
    SLICE_X42Y59         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.588    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.588    
                         arrival time                           5.600    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.112ns (48.094%)  route 0.121ns (51.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.358ns
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.467ns (routing 1.251ns, distribution 1.216ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.362ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.467     5.293    <hidden>
    SLICE_X37Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.405 r  <hidden>
                         net (fo=2, routed)           0.121     5.526    <hidden>
    SLICE_X38Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.752     5.358    <hidden>
    SLICE_X38Y136        FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.412    
    SLICE_X38Y136        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.514    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.514    
                         arrival time                           5.526    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.112ns (37.209%)  route 0.189ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Net Delay (Source):      2.465ns (routing 1.251ns, distribution 1.214ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.362ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.465     5.291    <hidden>
    SLICE_X40Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.403 r  <hidden>
                         net (fo=1, routed)           0.189     5.592    <hidden>
    SLICE_X41Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.821     5.427    <hidden>
    SLICE_X41Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.051     5.477    
    SLICE_X41Y133        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.579    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.579    
                         arrival time                           5.592    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hier_dpu_clk_DPU_CLK
Waveform(ns):       { 0.000 1.818 }
Period(ns):         3.637
Sources:            { top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         3.637       1.637      URAM288_X0Y32  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.000         3.637       1.637      URAM288_X0Y33  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.000         3.637       1.637      URAM288_X0Y24  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.000         3.637       1.637      URAM288_X0Y28  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.000         3.637       1.637      URAM288_X0Y27  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.000         3.637       1.637      URAM288_X0Y29  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.000         3.637       1.637      URAM288_X0Y30  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.000         3.637       1.637      URAM288_X0Y20  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.000         3.637       1.637      URAM288_X0Y25  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.000         3.637       1.637      URAM288_X0Y34  <hidden>
Low Pulse Width   Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y32  <hidden>
Low Pulse Width   Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y32  <hidden>
Low Pulse Width   Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y33  <hidden>
Low Pulse Width   Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y33  <hidden>
Low Pulse Width   Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y24  <hidden>
Low Pulse Width   Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y24  <hidden>
Low Pulse Width   Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y28  <hidden>
Low Pulse Width   Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y28  <hidden>
Low Pulse Width   Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y27  <hidden>
Low Pulse Width   Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y27  <hidden>
High Pulse Width  Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y32  <hidden>
High Pulse Width  Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y32  <hidden>
High Pulse Width  Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y33  <hidden>
High Pulse Width  Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y33  <hidden>
High Pulse Width  Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y24  <hidden>
High Pulse Width  Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y24  <hidden>
High Pulse Width  Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y28  <hidden>
High Pulse Width  Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y28  <hidden>
High Pulse Width  Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y27  <hidden>
High Pulse Width  Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y27  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.682ns  (logic 0.115ns (16.862%)  route 0.567ns (83.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y95          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.567     0.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X5Y95          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X5Y95          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.679ns  (logic 0.114ns (16.789%)  route 0.565ns (83.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y157         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.565     0.679    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X1Y157         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X1Y157         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.586ns  (logic 0.113ns (19.283%)  route 0.473ns (80.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y182                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y182         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.473     0.586    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y182         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X3Y182         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.683    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.558ns  (logic 0.113ns (20.251%)  route 0.445ns (79.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y49          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.558    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X3Y49          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X3Y49          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046     3.683    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.551ns  (logic 0.113ns (20.508%)  route 0.438ns (79.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y140         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.438     0.551    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X2Y140         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X2Y140         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.537ns  (logic 0.113ns (21.043%)  route 0.424ns (78.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y56          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.424     0.537    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y56          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X4Y56          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.531ns  (logic 0.114ns (21.469%)  route 0.417ns (78.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y49          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.417     0.531    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X2Y47          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X2Y47          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     3.683    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.512ns  (logic 0.114ns (22.266%)  route 0.398ns (77.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X0Y106         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.398     0.512    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X1Y106         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X1Y106         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.497ns  (logic 0.113ns (22.736%)  route 0.384ns (77.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X0Y106         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.384     0.497    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y106         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X0Y106         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.683    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.492ns  (logic 0.113ns (22.967%)  route 0.379ns (77.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y103         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.379     0.492    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X1Y103         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X1Y103         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     3.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  3.190    





---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_dsp_top_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 1.028ns (38.880%)  route 1.616ns (61.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 7.182 - 1.818 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.841ns (routing 1.362ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.538ns (routing 1.271ns, distribution 1.267ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.841     5.447    <hidden>
    URAM288_X0Y22        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y22        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[49])
                                                      1.028     6.475 r  <hidden>
                         net (fo=1, routed)           1.616     8.091    <hidden>
    SLICE_X45Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.538     9.001    <hidden>
    SLICE_X45Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.720    
                         clock uncertainty           -0.057     8.662    
    SLICE_X45Y104        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     8.706    <hidden>
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 1.057ns (41.193%)  route 1.509ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 7.151 - 1.818 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.838ns (routing 1.362ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.271ns, distribution 1.236ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.838     5.444    <hidden>
    URAM288_X0Y31        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y31        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[21])
                                                      1.057     6.501 r  <hidden>
                         net (fo=1, routed)           1.509     8.010    <hidden>
    SLICE_X43Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.507     8.970    <hidden>
    SLICE_X43Y103        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.689    
                         clock uncertainty           -0.057     8.631    
    SLICE_X43Y103        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.677    <hidden>
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.040ns (41.986%)  route 1.437ns (58.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 7.241 - 1.818 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.362ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.271ns, distribution 1.325ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.861     5.467    <hidden>
    URAM288_X0Y21        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y21        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[27])
                                                      1.040     6.507 r  <hidden>
                         net (fo=1, routed)           1.437     7.944    <hidden>
    SLICE_X49Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.596     9.059    <hidden>
    SLICE_X49Y77         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.778    
                         clock uncertainty           -0.057     8.721    
    SLICE_X49Y77         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     8.767    <hidden>
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 1.040ns (42.940%)  route 1.382ns (57.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 7.183 - 1.818 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.838ns (routing 1.362ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.539ns (routing 1.271ns, distribution 1.268ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.838     5.444    <hidden>
    URAM288_X0Y31        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y31        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[27])
                                                      1.040     6.484 r  <hidden>
                         net (fo=1, routed)           1.382     7.866    <hidden>
    SLICE_X46Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.539     9.002    <hidden>
    SLICE_X46Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.721    
                         clock uncertainty           -0.057     8.663    
    SLICE_X46Y100        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     8.709    <hidden>
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.044ns (45.078%)  route 1.272ns (54.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.345ns = ( 7.163 - 1.818 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.873ns (routing 1.362ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.271ns, distribution 1.248ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.873     5.479    <hidden>
    URAM288_X0Y16        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y16        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[51])
                                                      1.044     6.523 r  <hidden>
                         net (fo=1, routed)           1.272     7.795    <hidden>
    SLICE_X43Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.519     8.982    <hidden>
    SLICE_X43Y114        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.701    
                         clock uncertainty           -0.057     8.643    
    SLICE_X43Y114        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     8.688    <hidden>
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 1.007ns (43.053%)  route 1.332ns (56.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 7.192 - 1.818 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.362ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.548ns (routing 1.271ns, distribution 1.277ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.861     5.467    <hidden>
    URAM288_X0Y21        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y21        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[46])
                                                      1.007     6.474 r  <hidden>
                         net (fo=1, routed)           1.332     7.806    <hidden>
    SLICE_X45Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.548     9.011    <hidden>
    SLICE_X45Y113        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.730    
                         clock uncertainty           -0.057     8.672    
    SLICE_X45Y113        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     8.715    <hidden>
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.050ns (44.586%)  route 1.305ns (55.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 7.226 - 1.818 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.873ns (routing 1.362ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.271ns, distribution 1.310ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.873     5.479    <hidden>
    URAM288_X0Y16        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y16        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[16])
                                                      1.050     6.529 r  <hidden>
                         net (fo=1, routed)           1.305     7.834    <hidden>
    SLICE_X49Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.581     9.044    <hidden>
    SLICE_X49Y88         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.763    
                         clock uncertainty           -0.057     8.706    
    SLICE_X49Y88         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     8.750    <hidden>
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.919ns (40.520%)  route 1.349ns (59.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.345ns = ( 7.163 - 1.818 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.873ns (routing 1.362ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.271ns, distribution 1.248ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.873     5.479    <hidden>
    URAM288_X0Y16        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y16        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[60])
                                                      0.919     6.398 r  <hidden>
                         net (fo=1, routed)           1.349     7.747    <hidden>
    SLICE_X43Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.519     8.982    <hidden>
    SLICE_X43Y114        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.701    
                         clock uncertainty           -0.057     8.643    
    SLICE_X43Y114        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045     8.688    <hidden>
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 1.040ns (44.828%)  route 1.280ns (55.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 7.237 - 1.818 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.873ns (routing 1.362ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.592ns (routing 1.271ns, distribution 1.321ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.873     5.479    <hidden>
    URAM288_X0Y16        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y16        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[27])
                                                      1.040     6.519 r  <hidden>
                         net (fo=1, routed)           1.280     7.799    <hidden>
    SLICE_X52Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.592     9.055    <hidden>
    SLICE_X52Y88         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.774    
                         clock uncertainty           -0.057     8.717    
    SLICE_X52Y88         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     8.763    <hidden>
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 1.034ns (45.015%)  route 1.263ns (54.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 7.230 - 1.818 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.873ns (routing 1.362ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.585ns (routing 1.271ns, distribution 1.314ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.873     5.479    <hidden>
    URAM288_X0Y16        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y16        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[10])
                                                      1.034     6.513 r  <hidden>
                         net (fo=1, routed)           1.263     7.776    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.585     9.048    <hidden>
    SLICE_X51Y89         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.767    
                         clock uncertainty           -0.057     8.710    
    SLICE_X51Y89         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     8.756    <hidden>
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.112ns (23.140%)  route 0.372ns (76.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.466ns (routing 1.251ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.736ns (routing 1.382ns, distribution 1.354ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.466     5.292    <hidden>
    SLICE_X39Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.404 r  <hidden>
                         net (fo=1, routed)           0.372     5.776    <hidden>
    SLICE_X39Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.736     5.342    <hidden>
    SLICE_X39Y122        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.623    
    SLICE_X39Y122        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     5.725    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.725    
                         arrival time                           5.776    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.111ns (21.429%)  route 0.407ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.322ns
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.423ns (routing 1.251ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.716ns (routing 1.382ns, distribution 1.334ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.423     5.249    <hidden>
    SLICE_X35Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.360 r  <hidden>
                         net (fo=1, routed)           0.407     5.767    <hidden>
    SLICE_X35Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.716     5.322    <hidden>
    SLICE_X35Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.603    
    SLICE_X35Y119        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     5.703    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.703    
                         arrival time                           5.767    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.113ns (17.852%)  route 0.520ns (82.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.413ns (routing 1.251ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.804ns (routing 1.382ns, distribution 1.422ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.413     5.239    <hidden>
    SLICE_X36Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.352 r  <hidden>
                         net (fo=1, routed)           0.520     5.872    <hidden>
    SLICE_X47Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.804     5.410    <hidden>
    SLICE_X47Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.691    
    SLICE_X47Y95         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     5.793    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.793    
                         arrival time                           5.872    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.112ns (20.550%)  route 0.433ns (79.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.409ns (routing 1.251ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.708ns (routing 1.382ns, distribution 1.326ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.409     5.235    <hidden>
    SLICE_X34Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.347 r  <hidden>
                         net (fo=1, routed)           0.433     5.780    <hidden>
    SLICE_X34Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.708     5.314    <hidden>
    SLICE_X34Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.595    
    SLICE_X34Y119        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.696    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.696    
                         arrival time                           5.780    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.114ns (17.674%)  route 0.531ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.413ns (routing 1.251ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.804ns (routing 1.382ns, distribution 1.422ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.413     5.239    <hidden>
    SLICE_X36Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     5.353 r  <hidden>
                         net (fo=1, routed)           0.531     5.884    <hidden>
    SLICE_X47Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.804     5.410    <hidden>
    SLICE_X47Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.691    
    SLICE_X47Y95         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     5.793    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.793    
                         arrival time                           5.884    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.321ns (61.494%)  route 0.201ns (38.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.608ns (routing 1.251ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.874ns (routing 1.382ns, distribution 1.492ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.608     5.434    <hidden>
    URAM288_X0Y34        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y34        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[26])
                                                      0.321     5.755 r  <hidden>
                         net (fo=1, routed)           0.201     5.956    <hidden>
    SLICE_X42Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.874     5.480    <hidden>
    SLICE_X42Y128        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.761    
    SLICE_X42Y128        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.862    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.862    
                         arrival time                           5.956    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.481%)  route 0.107ns (36.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.119ns
  Clock Net Delay (Source):      1.575ns (routing 0.746ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.829ns, distribution 0.863ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.575     3.208    <hidden>
    URAM288_X0Y34        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y34        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[5])
                                                      0.186     3.394 r  <hidden>
                         net (fo=1, routed)           0.107     3.501    <hidden>
    SLICE_X41Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        1.692     3.238    <hidden>
    SLICE_X41Y126        FDRE                                         r  <hidden>
                         clock pessimism              0.119     3.357    
    SLICE_X41Y126        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.045     3.402    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.402    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.304ns (59.144%)  route 0.210ns (40.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.462ns
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.608ns (routing 1.251ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.382ns, distribution 1.474ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.608     5.434    <hidden>
    URAM288_X0Y34        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y34        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[48])
                                                      0.304     5.738 r  <hidden>
                         net (fo=1, routed)           0.210     5.948    <hidden>
    SLICE_X44Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.856     5.462    <hidden>
    SLICE_X44Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.743    
    SLICE_X44Y129        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.846    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.846    
                         arrival time                           5.948    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.180ns (60.811%)  route 0.116ns (39.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    -0.119ns
  Clock Net Delay (Source):      1.573ns (routing 0.746ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.829ns, distribution 0.859ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.573     3.206    <hidden>
    URAM288_X0Y35        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y35        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[32])
                                                      0.180     3.386 r  <hidden>
                         net (fo=1, routed)           0.116     3.502    <hidden>
    SLICE_X43Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        1.688     3.234    <hidden>
    SLICE_X43Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.119     3.353    
    SLICE_X43Y129        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     3.397    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.397    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.184ns (67.897%)  route 0.087ns (32.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    -0.119ns
  Clock Net Delay (Source):      1.545ns (routing 0.746ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.829ns, distribution 0.805ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.545     3.178    <hidden>
    URAM288_X0Y26        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y26        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[15])
                                                      0.184     3.362 r  <hidden>
                         net (fo=1, routed)           0.087     3.449    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        1.634     3.180    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.119     3.299    
    SLICE_X43Y96         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     3.344    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.344    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.874ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.876ns  (logic 0.115ns (13.128%)  route 0.761ns (86.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y93          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.761     0.876    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y52          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X1Y52          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.851ns  (logic 0.114ns (13.396%)  route 0.737ns (86.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y93          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.737     0.851    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X1Y52          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X1Y52          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.749    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.654ns  (logic 0.113ns (17.278%)  route 0.541ns (82.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y177         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.541     0.654    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y179         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X0Y179         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.639ns  (logic 0.113ns (17.684%)  route 0.526ns (82.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y57          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.526     0.639    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y57          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X3Y57          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.602ns  (logic 0.116ns (19.269%)  route 0.486ns (80.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y56          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.486     0.602    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X1Y58          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X1Y58          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.749    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.588ns  (logic 0.114ns (19.388%)  route 0.474ns (80.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y188                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y188         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.474     0.588    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X7Y189         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X7Y189         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.749    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.581ns  (logic 0.116ns (19.966%)  route 0.465ns (80.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y182         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.465     0.581    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y183         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X4Y183         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.572ns  (logic 0.113ns (19.755%)  route 0.459ns (80.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X0Y137         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.459     0.572    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y133         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X0Y133         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.563ns  (logic 0.116ns (20.604%)  route 0.447ns (79.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y106         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.447     0.563    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y106         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X2Y106         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.544ns  (logic 0.115ns (21.140%)  route 0.429ns (78.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X0Y38          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.429     0.544    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y39          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X3Y39          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  3.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_dsp_top_dpu_clk_wiz_0
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.820ns (35.328%)  route 1.501ns (64.672%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 9.035 - 3.637 ) 
    Source Clock Delay      (SCD):    5.472ns = ( 7.291 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.866ns (routing 1.382ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.572ns (routing 1.251ns, distribution 1.321ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.866     5.472    <hidden>
    SLICE_X52Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.585 r  <hidden>
                         net (fo=6, routed)           1.066     6.651    <hidden>
    SLICE_X47Y134        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192     6.843 r  <hidden>
                         net (fo=2, routed)           0.329     7.172    <hidden>
    SLICE_X47Y134        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     7.255 r  <hidden>
                         net (fo=1, routed)           0.013     7.268    <hidden>
    SLICE_X47Y134        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.529 r  <hidden>
                         net (fo=1, routed)           0.030     7.559    <hidden>
    SLICE_X47Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.624 r  <hidden>
                         net (fo=1, routed)           0.030     7.654    <hidden>
    SLICE_X47Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     7.760 r  <hidden>
                         net (fo=1, routed)           0.033     7.793    <hidden>
    SLICE_X47Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.572     9.035    <hidden>
    SLICE_X47Y136        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.754    
                         clock uncertainty           -0.057     8.696    
    SLICE_X47Y136        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.740    <hidden>
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.807ns (34.949%)  route 1.502ns (65.051%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 9.035 - 3.637 ) 
    Source Clock Delay      (SCD):    5.472ns = ( 7.291 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.866ns (routing 1.382ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.572ns (routing 1.251ns, distribution 1.321ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.866     5.472    <hidden>
    SLICE_X52Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.585 r  <hidden>
                         net (fo=6, routed)           1.066     6.651    <hidden>
    SLICE_X47Y134        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192     6.843 r  <hidden>
                         net (fo=2, routed)           0.329     7.172    <hidden>
    SLICE_X47Y134        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     7.255 r  <hidden>
                         net (fo=1, routed)           0.013     7.268    <hidden>
    SLICE_X47Y134        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.529 r  <hidden>
                         net (fo=1, routed)           0.030     7.559    <hidden>
    SLICE_X47Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.624 r  <hidden>
                         net (fo=1, routed)           0.030     7.654    <hidden>
    SLICE_X47Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.747 r  <hidden>
                         net (fo=1, routed)           0.034     7.781    <hidden>
    SLICE_X47Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.572     9.035    <hidden>
    SLICE_X47Y136        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.754    
                         clock uncertainty           -0.057     8.696    
    SLICE_X47Y136        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.740    <hidden>
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.915ns (39.104%)  route 1.425ns (60.896%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 8.921 - 3.637 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 7.144 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.720ns (routing 1.382ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.251ns, distribution 1.207ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.720     5.326    <hidden>
    SLICE_X36Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.440 r  <hidden>
                         net (fo=6, routed)           1.024     6.464    <hidden>
    SLICE_X38Y143        LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.138     6.602 r  <hidden>
                         net (fo=2, routed)           0.286     6.888    <hidden>
    SLICE_X38Y143        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     7.113 r  <hidden>
                         net (fo=1, routed)           0.022     7.135    <hidden>
    SLICE_X38Y143        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     7.402 r  <hidden>
                         net (fo=1, routed)           0.030     7.432    <hidden>
    SLICE_X38Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.497 r  <hidden>
                         net (fo=1, routed)           0.030     7.527    <hidden>
    SLICE_X38Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.633 r  <hidden>
                         net (fo=1, routed)           0.033     7.666    <hidden>
    SLICE_X38Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.458     8.921    <hidden>
    SLICE_X38Y145        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.640    
                         clock uncertainty           -0.057     8.582    
    SLICE_X38Y145        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     8.625    <hidden>
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.902ns (38.747%)  route 1.426ns (61.253%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 8.921 - 3.637 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 7.144 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.720ns (routing 1.382ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.251ns, distribution 1.207ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.720     5.326    <hidden>
    SLICE_X36Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.440 r  <hidden>
                         net (fo=6, routed)           1.024     6.464    <hidden>
    SLICE_X38Y143        LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.138     6.602 r  <hidden>
                         net (fo=2, routed)           0.286     6.888    <hidden>
    SLICE_X38Y143        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     7.113 r  <hidden>
                         net (fo=1, routed)           0.022     7.135    <hidden>
    SLICE_X38Y143        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     7.402 r  <hidden>
                         net (fo=1, routed)           0.030     7.432    <hidden>
    SLICE_X38Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.497 r  <hidden>
                         net (fo=1, routed)           0.030     7.527    <hidden>
    SLICE_X38Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     7.620 r  <hidden>
                         net (fo=1, routed)           0.034     7.654    <hidden>
    SLICE_X38Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.458     8.921    <hidden>
    SLICE_X38Y145        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.640    
                         clock uncertainty           -0.057     8.582    
    SLICE_X38Y145        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     8.625    <hidden>
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.792ns (34.553%)  route 1.500ns (65.447%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 9.035 - 3.637 ) 
    Source Clock Delay      (SCD):    5.472ns = ( 7.291 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.866ns (routing 1.382ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.572ns (routing 1.251ns, distribution 1.321ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.866     5.472    <hidden>
    SLICE_X52Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.585 r  <hidden>
                         net (fo=6, routed)           1.066     6.651    <hidden>
    SLICE_X47Y134        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192     6.843 r  <hidden>
                         net (fo=2, routed)           0.329     7.172    <hidden>
    SLICE_X47Y134        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     7.255 r  <hidden>
                         net (fo=1, routed)           0.013     7.268    <hidden>
    SLICE_X47Y134        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.529 r  <hidden>
                         net (fo=1, routed)           0.030     7.559    <hidden>
    SLICE_X47Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.624 r  <hidden>
                         net (fo=1, routed)           0.030     7.654    <hidden>
    SLICE_X47Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.732 r  <hidden>
                         net (fo=1, routed)           0.032     7.764    <hidden>
    SLICE_X47Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.572     9.035    <hidden>
    SLICE_X47Y136        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.754    
                         clock uncertainty           -0.057     8.696    
    SLICE_X47Y136        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     8.740    <hidden>
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.820ns (35.775%)  route 1.472ns (64.225%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 9.044 - 3.637 ) 
    Source Clock Delay      (SCD):    5.472ns = ( 7.291 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.866ns (routing 1.382ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.251ns, distribution 1.330ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.866     5.472    <hidden>
    SLICE_X52Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.585 r  <hidden>
                         net (fo=6, routed)           1.066     6.651    <hidden>
    SLICE_X47Y134        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192     6.843 r  <hidden>
                         net (fo=2, routed)           0.329     7.172    <hidden>
    SLICE_X47Y134        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     7.255 r  <hidden>
                         net (fo=1, routed)           0.013     7.268    <hidden>
    SLICE_X47Y134        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.529 r  <hidden>
                         net (fo=1, routed)           0.030     7.559    <hidden>
    SLICE_X47Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     7.730 r  <hidden>
                         net (fo=1, routed)           0.034     7.764    <hidden>
    SLICE_X47Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.581     9.044    <hidden>
    SLICE_X47Y135        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.763    
                         clock uncertainty           -0.057     8.705    
    SLICE_X47Y135        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.749    <hidden>
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.887ns (38.383%)  route 1.424ns (61.617%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 8.921 - 3.637 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 7.144 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.720ns (routing 1.382ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.251ns, distribution 1.207ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.720     5.326    <hidden>
    SLICE_X36Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.440 r  <hidden>
                         net (fo=6, routed)           1.024     6.464    <hidden>
    SLICE_X38Y143        LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.138     6.602 r  <hidden>
                         net (fo=2, routed)           0.286     6.888    <hidden>
    SLICE_X38Y143        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     7.113 r  <hidden>
                         net (fo=1, routed)           0.022     7.135    <hidden>
    SLICE_X38Y143        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     7.402 r  <hidden>
                         net (fo=1, routed)           0.030     7.432    <hidden>
    SLICE_X38Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.497 r  <hidden>
                         net (fo=1, routed)           0.030     7.527    <hidden>
    SLICE_X38Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.605 r  <hidden>
                         net (fo=1, routed)           0.032     7.637    <hidden>
    SLICE_X38Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.458     8.921    <hidden>
    SLICE_X38Y145        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.640    
                         clock uncertainty           -0.057     8.582    
    SLICE_X38Y145        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     8.626    <hidden>
  -------------------------------------------------------------------
                         required time                          8.626    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.810ns (35.509%)  route 1.471ns (64.491%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 9.044 - 3.637 ) 
    Source Clock Delay      (SCD):    5.472ns = ( 7.291 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.866ns (routing 1.382ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.251ns, distribution 1.330ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.866     5.472    <hidden>
    SLICE_X52Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.585 r  <hidden>
                         net (fo=6, routed)           1.066     6.651    <hidden>
    SLICE_X47Y134        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192     6.843 r  <hidden>
                         net (fo=2, routed)           0.329     7.172    <hidden>
    SLICE_X47Y134        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     7.255 r  <hidden>
                         net (fo=1, routed)           0.013     7.268    <hidden>
    SLICE_X47Y134        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.529 r  <hidden>
                         net (fo=1, routed)           0.030     7.559    <hidden>
    SLICE_X47Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.720 r  <hidden>
                         net (fo=1, routed)           0.033     7.753    <hidden>
    SLICE_X47Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.581     9.044    <hidden>
    SLICE_X47Y135        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.763    
                         clock uncertainty           -0.057     8.705    
    SLICE_X47Y135        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.749    <hidden>
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.915ns (39.595%)  route 1.396ns (60.405%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 8.928 - 3.637 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 7.144 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.720ns (routing 1.382ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.465ns (routing 1.251ns, distribution 1.214ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.720     5.326    <hidden>
    SLICE_X36Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.440 r  <hidden>
                         net (fo=6, routed)           1.024     6.464    <hidden>
    SLICE_X38Y143        LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.138     6.602 r  <hidden>
                         net (fo=2, routed)           0.286     6.888    <hidden>
    SLICE_X38Y143        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     7.113 r  <hidden>
                         net (fo=1, routed)           0.022     7.135    <hidden>
    SLICE_X38Y143        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     7.402 r  <hidden>
                         net (fo=1, routed)           0.030     7.432    <hidden>
    SLICE_X38Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     7.603 r  <hidden>
                         net (fo=1, routed)           0.034     7.637    <hidden>
    SLICE_X38Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.465     8.928    <hidden>
    SLICE_X38Y144        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.647    
                         clock uncertainty           -0.057     8.589    
    SLICE_X38Y144        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     8.633    <hidden>
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.806ns (35.380%)  route 1.472ns (64.620%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 9.044 - 3.637 ) 
    Source Clock Delay      (SCD):    5.472ns = ( 7.291 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.866ns (routing 1.382ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.251ns, distribution 1.330ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.866     5.472    <hidden>
    SLICE_X52Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.585 r  <hidden>
                         net (fo=6, routed)           1.066     6.651    <hidden>
    SLICE_X47Y134        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192     6.843 r  <hidden>
                         net (fo=2, routed)           0.329     7.172    <hidden>
    SLICE_X47Y134        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     7.255 r  <hidden>
                         net (fo=1, routed)           0.013     7.268    <hidden>
    SLICE_X47Y134        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.529 r  <hidden>
                         net (fo=1, routed)           0.030     7.559    <hidden>
    SLICE_X47Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.716 r  <hidden>
                         net (fo=1, routed)           0.034     7.750    <hidden>
    SLICE_X47Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.581     9.044    <hidden>
    SLICE_X47Y135        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.763    
                         clock uncertainty           -0.057     8.705    
    SLICE_X47Y135        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.749    <hidden>
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  0.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.287ns (71.393%)  route 0.115ns (28.607%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.501ns
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.668ns (routing 1.271ns, distribution 1.397ns)
  Clock Net Delay (Destination): 2.895ns (routing 1.362ns, distribution 1.533ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.668     5.494    <hidden>
    SLICE_X57Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.606 r  <hidden>
                         net (fo=1, routed)           0.092     5.698    <hidden>
    SLICE_X57Y129        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.139     5.837 r  <hidden>
                         net (fo=1, routed)           0.011     5.848    <hidden>
    SLICE_X57Y129        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.036     5.884 r  <hidden>
                         net (fo=1, routed)           0.012     5.896    <hidden>
    SLICE_X57Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.895     5.501    <hidden>
    SLICE_X57Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.782    
    SLICE_X57Y129        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.883    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.883    
                         arrival time                           5.896    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.290ns (68.979%)  route 0.130ns (31.021%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.500ns
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.660ns (routing 1.271ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.894ns (routing 1.362ns, distribution 1.532ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.660     5.486    <hidden>
    SLICE_X53Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.599 r  <hidden>
                         net (fo=6, routed)           0.094     5.694    <hidden>
    SLICE_X53Y132        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.136     5.830 r  <hidden>
                         net (fo=1, routed)           0.024     5.854    <hidden>
    SLICE_X53Y132        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.041     5.895 r  <hidden>
                         net (fo=1, routed)           0.012     5.907    <hidden>
    SLICE_X53Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.894     5.500    <hidden>
    SLICE_X53Y132        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.781    
    SLICE_X53Y132        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     5.881    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           5.907    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.275ns (60.936%)  route 0.176ns (39.064%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.402ns
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.542ns (routing 1.271ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.362ns, distribution 1.434ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.542     5.368    <hidden>
    SLICE_X42Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.481 r  <hidden>
                         net (fo=3, routed)           0.146     5.627    <hidden>
    SLICE_X43Y147        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.122     5.749 r  <hidden>
                         net (fo=1, routed)           0.018     5.767    <hidden>
    SLICE_X43Y147        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.040     5.807 r  <hidden>
                         net (fo=1, routed)           0.012     5.819    <hidden>
    SLICE_X43Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.796     5.402    <hidden>
    SLICE_X43Y147        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.683    
    SLICE_X43Y147        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     5.784    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.784    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.312ns (73.068%)  route 0.115ns (26.932%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.501ns
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.668ns (routing 1.271ns, distribution 1.397ns)
  Clock Net Delay (Destination): 2.895ns (routing 1.362ns, distribution 1.533ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.668     5.494    <hidden>
    SLICE_X57Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.606 r  <hidden>
                         net (fo=1, routed)           0.092     5.698    <hidden>
    SLICE_X57Y129        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.139     5.837 r  <hidden>
                         net (fo=1, routed)           0.011     5.848    <hidden>
    SLICE_X57Y129        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.061     5.909 r  <hidden>
                         net (fo=1, routed)           0.012     5.921    <hidden>
    SLICE_X57Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.895     5.501    <hidden>
    SLICE_X57Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.782    
    SLICE_X57Y129        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.883    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.883    
                         arrival time                           5.921    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.250ns (57.280%)  route 0.186ns (42.720%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.607ns (routing 1.271ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.362ns, distribution 1.481ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.607     5.433    <hidden>
    SLICE_X47Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.546 r  <hidden>
                         net (fo=7, routed)           0.163     5.710    <hidden>
    SLICE_X47Y134        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     5.808 r  <hidden>
                         net (fo=1, routed)           0.012     5.820    <hidden>
    SLICE_X47Y134        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.039     5.859 r  <hidden>
                         net (fo=1, routed)           0.011     5.870    <hidden>
    SLICE_X47Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.843     5.449    <hidden>
    SLICE_X47Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.730    
    SLICE_X47Y134        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     5.831    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.831    
                         arrival time                           5.870    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.248ns (56.822%)  route 0.188ns (43.178%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.607ns (routing 1.271ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.362ns, distribution 1.481ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.607     5.433    <hidden>
    SLICE_X47Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.546 r  <hidden>
                         net (fo=7, routed)           0.165     5.712    <hidden>
    SLICE_X47Y134        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     5.810 r  <hidden>
                         net (fo=1, routed)           0.011     5.821    <hidden>
    SLICE_X47Y134        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.037     5.858 r  <hidden>
                         net (fo=1, routed)           0.012     5.870    <hidden>
    SLICE_X47Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.843     5.449    <hidden>
    SLICE_X47Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.730    
    SLICE_X47Y134        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.831    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.831    
                         arrival time                           5.870    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.252ns (58.879%)  route 0.176ns (41.122%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.621ns (routing 1.271ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.362ns, distribution 1.482ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.621     5.447    <hidden>
    SLICE_X54Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.560 r  <hidden>
                         net (fo=2, routed)           0.151     5.711    <hidden>
    SLICE_X53Y112        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.099     5.810 r  <hidden>
                         net (fo=1, routed)           0.014     5.824    <hidden>
    SLICE_X53Y112        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.040     5.864 r  <hidden>
                         net (fo=1, routed)           0.011     5.875    <hidden>
    SLICE_X53Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.844     5.450    <hidden>
    SLICE_X53Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.731    
    SLICE_X53Y112        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     5.832    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.832    
                         arrival time                           5.875    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.315ns (70.720%)  route 0.130ns (29.280%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.500ns
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.660ns (routing 1.271ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.894ns (routing 1.362ns, distribution 1.532ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.660     5.486    <hidden>
    SLICE_X53Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.599 r  <hidden>
                         net (fo=6, routed)           0.094     5.694    <hidden>
    SLICE_X53Y132        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.136     5.830 r  <hidden>
                         net (fo=1, routed)           0.024     5.854    <hidden>
    SLICE_X53Y132        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.066     5.920 r  <hidden>
                         net (fo=1, routed)           0.012     5.932    <hidden>
    SLICE_X53Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.894     5.500    <hidden>
    SLICE_X53Y132        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.781    
    SLICE_X53Y132        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     5.881    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           5.932    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.184ns (41.153%)  route 0.263ns (58.847%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.607ns (routing 1.271ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.833ns (routing 1.362ns, distribution 1.471ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.607     5.433    <hidden>
    SLICE_X54Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     5.547 r  <hidden>
                         net (fo=2, routed)           0.240     5.787    <hidden>
    SLICE_X52Y107        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.033     5.820 r  <hidden>
                         net (fo=1, routed)           0.011     5.831    <hidden>
    SLICE_X52Y107        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.037     5.868 r  <hidden>
                         net (fo=1, routed)           0.012     5.880    <hidden>
    SLICE_X52Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.833     5.439    <hidden>
    SLICE_X52Y107        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.720    
    SLICE_X52Y107        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     5.821    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.821    
                         arrival time                           5.880    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.207ns (45.295%)  route 0.250ns (54.705%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.500ns
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.660ns (routing 1.271ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.894ns (routing 1.362ns, distribution 1.532ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6476, routed)        2.660     5.486    <hidden>
    SLICE_X53Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     5.600 r  <hidden>
                         net (fo=2, routed)           0.225     5.825    <hidden>
    SLICE_X53Y132        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     5.878 r  <hidden>
                         net (fo=1, routed)           0.014     5.892    <hidden>
    SLICE_X53Y132        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.040     5.932 r  <hidden>
                         net (fo=1, routed)           0.011     5.943    <hidden>
    SLICE_X53Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.894     5.500    <hidden>
    SLICE_X53Y132        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.781    
    SLICE_X53Y132        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     5.882    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.882    
                         arrival time                           5.943    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        2.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.115ns (8.566%)  route 1.228ns (91.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 1.045ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.742 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.228     3.969    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y93          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y93          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X2Y93          FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.093     5.980    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.115ns (8.566%)  route 1.228ns (91.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 1.045ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.742 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.228     3.969    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y93          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y93          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X2Y93          FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.093     5.980    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.115ns (8.566%)  route 1.228ns (91.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 1.045ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.742 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.228     3.969    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y93          FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y93          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X2Y93          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093     5.980    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.115ns (8.585%)  route 1.225ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 1.045ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.742 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.225     3.966    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y93          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y93          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X2Y93          FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093     5.980    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.115ns (8.585%)  route 1.225ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 1.045ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.742 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.225     3.966    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y93          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y93          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X2Y93          FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.093     5.980    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.115ns (8.585%)  route 1.225ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 1.045ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.742 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.225     3.966    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y93          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y93          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X2Y93          FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.093     5.980    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.115ns (8.585%)  route 1.225ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 1.045ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.742 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.225     3.966    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y93          FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y93          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X2Y93          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093     5.980    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.115ns (8.585%)  route 1.225ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 1.045ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.742 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.225     3.966    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y93          FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y93          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X2Y93          FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093     5.980    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.115ns (8.585%)  route 1.225ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 1.045ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.742 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.225     3.966    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y93          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X2Y93          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X2Y93          FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.093     5.980    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.115ns (8.585%)  route 1.225ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 6.039 - 3.704 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 1.045ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.955ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.742 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.225     3.966    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y93          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.119     6.039    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X2Y93          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.144     6.183    
                         clock uncertainty           -0.110     6.073    
    SLICE_X2Y93          FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.093     5.980    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  2.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.009%)  route 0.087ns (50.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.289ns (routing 0.572ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.623ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.289     1.440    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X1Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.524 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.087     1.611    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X0Y41          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.402     1.589    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X0Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.106     1.483    
    SLICE_X0Y41          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.465    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.009%)  route 0.087ns (50.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.289ns (routing 0.572ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.623ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.289     1.440    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X1Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.524 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.087     1.611    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X0Y41          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.402     1.589    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X0Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.106     1.483    
    SLICE_X0Y41          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.465    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.084ns (33.882%)  route 0.164ns (66.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.274ns (routing 0.572ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.623ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.274     1.425    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y119         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.509 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.164     1.673    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y123         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.436     1.623    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X1Y123         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.087     1.536    
    SLICE_X1Y123         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.018     1.518    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.084ns (33.882%)  route 0.164ns (66.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.274ns (routing 0.572ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.623ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.274     1.425    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y119         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.509 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.164     1.673    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y123         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.436     1.623    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X1Y123         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.087     1.536    
    SLICE_X1Y123         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.518    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.085ns (55.195%)  route 0.069ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.302ns (routing 0.572ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.623ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.302     1.453    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y159         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.538 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.069     1.607    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X0Y159         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.427     1.614    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X0Y159         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.147     1.467    
    SLICE_X0Y159         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     1.449    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.085ns (55.195%)  route 0.069ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.302ns (routing 0.572ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.623ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.302     1.453    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y159         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.538 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.069     1.607    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X0Y159         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.427     1.614    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X0Y159         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.147     1.467    
    SLICE_X0Y159         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.449    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.085ns (55.195%)  route 0.069ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.302ns (routing 0.572ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.623ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.302     1.453    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y159         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.538 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.069     1.607    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X0Y159         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.427     1.614    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X0Y159         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.147     1.467    
    SLICE_X0Y159         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     1.449    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.085ns (52.711%)  route 0.076ns (47.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.335ns (routing 0.572ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.623ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.335     1.486    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X3Y184         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.571 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.076     1.647    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X2Y184         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.458     1.645    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X2Y184         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.139     1.506    
    SLICE_X2Y184         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.488    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.085ns (52.711%)  route 0.076ns (47.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.335ns (routing 0.572ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.623ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.335     1.486    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X3Y184         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.571 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.076     1.647    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X2Y184         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.458     1.645    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X2Y184         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.139     1.506    
    SLICE_X2Y184         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.488    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.084ns (45.606%)  route 0.100ns (54.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.623ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.292     1.443    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.527 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.100     1.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X0Y50          FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.402     1.589    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X0Y50          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.106     1.483    
    SLICE_X0Y50          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.465    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.118ns (5.393%)  route 2.070ns (94.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 9.119 - 3.637 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.892ns (routing 1.362ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.251ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.892     5.498    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y102         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     5.616 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           2.070     7.686    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X18Y121        FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.657     9.119    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X18Y121        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.109     9.010    
                         clock uncertainty           -0.057     8.953    
    SLICE_X18Y121        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.093     8.860    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.118ns (6.060%)  route 1.829ns (93.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 9.053 - 3.637 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.892ns (routing 1.362ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.251ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.892     5.498    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y102         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     5.616 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.829     7.445    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X17Y103        FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.590     9.053    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X17Y103        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.053     9.000    
                         clock uncertainty           -0.057     8.943    
    SLICE_X17Y103        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093     8.850    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.115ns (7.040%)  route 1.519ns (92.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 9.097 - 3.637 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.899ns (routing 1.362ns, distribution 1.537ns)
  Clock Net Delay (Destination): 2.634ns (routing 1.251ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.899     5.505    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y113         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.620 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.519     7.138    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y140        FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.634     9.097    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X18Y140        FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.109     8.988    
                         clock uncertainty           -0.057     8.931    
    SLICE_X18Y140        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093     8.838    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.115ns (7.040%)  route 1.519ns (92.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 9.097 - 3.637 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.899ns (routing 1.362ns, distribution 1.537ns)
  Clock Net Delay (Destination): 2.634ns (routing 1.251ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.899     5.505    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y113         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.620 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.519     7.138    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y140        FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.634     9.097    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X18Y140        FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.109     8.988    
                         clock uncertainty           -0.057     8.931    
    SLICE_X18Y140        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093     8.838    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.115ns (7.118%)  route 1.501ns (92.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 9.091 - 3.637 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.899ns (routing 1.362ns, distribution 1.537ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.251ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.899     5.505    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y113         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.620 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.501     7.120    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X19Y140        FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.628     9.091    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X19Y140        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.109     8.982    
                         clock uncertainty           -0.057     8.925    
    SLICE_X19Y140        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.093     8.832    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.115ns (7.118%)  route 1.501ns (92.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 9.091 - 3.637 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.899ns (routing 1.362ns, distribution 1.537ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.251ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.899     5.505    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y113         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.620 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.501     7.120    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X19Y140        FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.628     9.091    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X19Y140        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.109     8.982    
                         clock uncertainty           -0.057     8.925    
    SLICE_X19Y140        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.093     8.832    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.115ns (7.118%)  route 1.501ns (92.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 9.091 - 3.637 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.899ns (routing 1.362ns, distribution 1.537ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.251ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.899     5.505    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y113         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.620 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.501     7.120    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X19Y140        FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.628     9.091    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X19Y140        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.109     8.982    
                         clock uncertainty           -0.057     8.925    
    SLICE_X19Y140        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.093     8.832    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.115ns (7.118%)  route 1.501ns (92.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 9.091 - 3.637 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.899ns (routing 1.362ns, distribution 1.537ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.251ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.899     5.505    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y113         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.620 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.501     7.120    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X19Y140        FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.628     9.091    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X19Y140        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.109     8.982    
                         clock uncertainty           -0.057     8.925    
    SLICE_X19Y140        FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.093     8.832    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.115ns (8.682%)  route 1.210ns (91.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 9.076 - 3.637 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.898ns (routing 1.362ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.613ns (routing 1.251ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.898     5.504    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X4Y52          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.619 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.210     6.828    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y76         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.613     9.076    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X13Y76         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.106     8.970    
                         clock uncertainty           -0.057     8.913    
    SLICE_X13Y76         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093     8.820    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.115ns (8.682%)  route 1.210ns (91.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 9.076 - 3.637 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.898ns (routing 1.362ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.613ns (routing 1.251ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.898     5.504    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X4Y52          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.619 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.210     6.828    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y76         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.613     9.076    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X13Y76         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.106     8.970    
                         clock uncertainty           -0.057     8.913    
    SLICE_X13Y76         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093     8.820    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  1.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.084ns (45.250%)  route 0.102ns (54.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.623ns (routing 0.746ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.812ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.623     3.256    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y186         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y186         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.340 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.102     3.442    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y186         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.761     3.307    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y186         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.001     3.306    
    SLICE_X1Y186         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     3.288    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.085ns (43.585%)  route 0.110ns (56.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Net Delay (Source):      1.586ns (routing 0.746ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.812ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.586     3.219    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y52          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.304 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.110     3.414    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y53          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.729     3.275    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y53          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.001     3.276    
    SLICE_X1Y53          FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     3.258    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.084ns (44.169%)  route 0.106ns (55.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Net Delay (Source):      1.577ns (routing 0.746ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.812ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.577     3.210    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y111         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.294 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.106     3.400    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y111         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.722     3.268    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y111         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.007     3.261    
    SLICE_X1Y111         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.018     3.243    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.084ns (44.169%)  route 0.106ns (55.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Net Delay (Source):      1.577ns (routing 0.746ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.812ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.577     3.210    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y111         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.294 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.106     3.400    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y111         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.722     3.268    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y111         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.007     3.261    
    SLICE_X1Y111         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.018     3.243    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.403%)  route 0.105ns (55.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Net Delay (Source):      1.577ns (routing 0.746ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.812ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.577     3.210    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y111         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.294 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.105     3.399    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y111         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.720     3.266    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y111         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.007     3.259    
    SLICE_X1Y111         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     3.241    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.403%)  route 0.105ns (55.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Net Delay (Source):      1.577ns (routing 0.746ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.812ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.577     3.210    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y111         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.294 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.105     3.399    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y111         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.720     3.266    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y111         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.007     3.259    
    SLICE_X1Y111         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     3.241    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.403%)  route 0.105ns (55.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Net Delay (Source):      1.577ns (routing 0.746ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.812ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.577     3.210    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y111         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.294 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.105     3.399    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y111         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.720     3.266    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y111         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.007     3.259    
    SLICE_X1Y111         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     3.241    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.403%)  route 0.105ns (55.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Net Delay (Source):      1.577ns (routing 0.746ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.812ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.577     3.210    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y111         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.294 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.105     3.399    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y111         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.720     3.266    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y111         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.007     3.259    
    SLICE_X1Y111         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     3.241    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.085ns (47.855%)  route 0.093ns (52.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.812ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y191         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y191         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.336 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     3.429    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y190         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.775     3.321    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y190         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.031     3.289    
    SLICE_X5Y190         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.018     3.271    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.085ns (47.855%)  route 0.093ns (52.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.812ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y191         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y191         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.336 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     3.429    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y190         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.775     3.321    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y190         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.031     3.289    
    SLICE_X5Y190         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.018     3.271    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  0.157    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.375ns  (logic 0.154ns (11.200%)  route 1.221ns (88.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.684ns (routing 0.693ns, distribution 0.991ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.890     0.890    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y188         LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     1.044 r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.331     1.375    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y188         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.684     1.900    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y188         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.048ns (9.074%)  route 0.481ns (90.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.120ns (routing 0.450ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.373     0.373    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y188         LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.048     0.421 r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.108     0.529    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y188         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.120     1.307    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y188         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_pl_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.003ns  (logic 0.501ns (16.683%)  route 2.502ns (83.317%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -3.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.843ns (routing 1.362ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.693ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.843     5.449    <hidden>
    SLICE_X21Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y112        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     5.567 r  <hidden>
                         net (fo=1, routed)           2.015     7.582    <hidden>
    SLICE_X6Y171         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     7.720 r  <hidden>
                         net (fo=1, routed)           0.250     7.970    <hidden>
    SLICE_X4Y171         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.154     8.124 f  <hidden>
                         net (fo=1, routed)           0.196     8.320    <hidden>
    SLICE_X4Y173         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.091     8.411 r  <hidden>
                         net (fo=1, routed)           0.041     8.452    <hidden>
    SLICE_X4Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.621     1.837    <hidden>
    SLICE_X4Y173         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.739ns (26.986%)  route 1.999ns (73.014%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    5.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.923ns (routing 1.362ns, distribution 1.561ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.693ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.923     5.529    <hidden>
    SLICE_X11Y168        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.643 r  <hidden>
                         net (fo=2, routed)           0.512     6.155    <hidden>
    SLICE_X10Y165        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     6.307 r  <hidden>
                         net (fo=1, routed)           0.015     6.322    <hidden>
    SLICE_X10Y165        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.091     6.413 r  <hidden>
                         net (fo=1, routed)           0.000     6.413    <hidden>
    SLICE_X10Y165        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033     6.446 r  <hidden>
                         net (fo=1, routed)           0.866     7.312    <hidden>
    SLICE_X5Y166         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     7.501 r  <hidden>
                         net (fo=1, routed)           0.276     7.777    <hidden>
    SLICE_X5Y172         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     7.857 r  <hidden>
                         net (fo=1, routed)           0.234     8.091    <hidden>
    SLICE_X5Y178         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     8.171 r  <hidden>
                         net (fo=1, routed)           0.096     8.267    <hidden>
    SLICE_X5Y178         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.629     1.845    <hidden>
    SLICE_X5Y178         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.885ns (36.234%)  route 1.557ns (63.766%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.921ns (routing 1.362ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.693ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.921     5.527    <hidden>
    SLICE_X12Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.643 r  <hidden>
                         net (fo=2, routed)           0.600     6.243    <hidden>
    SLICE_X6Y165         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.188     6.431 r  <hidden>
                         net (fo=1, routed)           0.014     6.445    <hidden>
    SLICE_X6Y165         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.088     6.533 r  <hidden>
                         net (fo=1, routed)           0.000     6.533    <hidden>
    SLICE_X6Y165         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.030     6.563 r  <hidden>
                         net (fo=1, routed)           0.167     6.730    <hidden>
    SLICE_X5Y165         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     6.916 r  <hidden>
                         net (fo=1, routed)           0.312     7.228    <hidden>
    SLICE_X3Y165         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     7.285 r  <hidden>
                         net (fo=1, routed)           0.369     7.654    <hidden>
    SLICE_X1Y172         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     7.874 r  <hidden>
                         net (fo=1, routed)           0.095     7.969    <hidden>
    SLICE_X1Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.611     1.827    <hidden>
    SLICE_X1Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.419ns  (logic 0.878ns (36.289%)  route 1.541ns (63.711%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.920ns (routing 1.362ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.693ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.920     5.526    <hidden>
    SLICE_X12Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.642 r  <hidden>
                         net (fo=2, routed)           0.497     6.139    <hidden>
    SLICE_X9Y164         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.150     6.289 r  <hidden>
                         net (fo=1, routed)           0.015     6.304    <hidden>
    SLICE_X9Y164         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.088     6.392 r  <hidden>
                         net (fo=1, routed)           0.000     6.392    <hidden>
    SLICE_X9Y164         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.031     6.423 r  <hidden>
                         net (fo=1, routed)           0.285     6.708    <hidden>
    SLICE_X8Y166         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     6.897 r  <hidden>
                         net (fo=1, routed)           0.310     7.207    <hidden>
    SLICE_X6Y173         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     7.359 r  <hidden>
                         net (fo=1, routed)           0.353     7.712    <hidden>
    SLICE_X4Y176         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.152     7.864 r  <hidden>
                         net (fo=1, routed)           0.081     7.945    <hidden>
    SLICE_X4Y176         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.622     1.838    <hidden>
    SLICE_X4Y176         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.363ns  (logic 0.943ns (39.899%)  route 1.420ns (60.101%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.917ns (routing 1.362ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.693ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.917     5.523    <hidden>
    SLICE_X11Y168        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.637 r  <hidden>
                         net (fo=2, routed)           0.452     6.089    <hidden>
    SLICE_X9Y167         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     6.314 r  <hidden>
                         net (fo=1, routed)           0.014     6.328    <hidden>
    SLICE_X9Y167         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.088     6.416 r  <hidden>
                         net (fo=1, routed)           0.000     6.416    <hidden>
    SLICE_X9Y167         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.030     6.446 r  <hidden>
                         net (fo=1, routed)           0.169     6.615    <hidden>
    SLICE_X8Y167         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     6.800 r  <hidden>
                         net (fo=1, routed)           0.496     7.296    <hidden>
    SLICE_X6Y172         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     7.377 r  <hidden>
                         net (fo=1, routed)           0.248     7.625    <hidden>
    SLICE_X5Y178         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     7.845 r  <hidden>
                         net (fo=1, routed)           0.041     7.886    <hidden>
    SLICE_X5Y178         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.629     1.845    <hidden>
    SLICE_X5Y178         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.284ns  (logic 0.506ns (22.154%)  route 1.778ns (77.846%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.880ns (routing 1.362ns, distribution 1.518ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.693ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.880     5.486    <hidden>
    SLICE_X19Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y111        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     5.602 r  <hidden>
                         net (fo=1, routed)           1.286     6.888    <hidden>
    SLICE_X5Y170         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     7.116 f  <hidden>
                         net (fo=1, routed)           0.227     7.343    <hidden>
    SLICE_X3Y168         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082     7.425 f  <hidden>
                         net (fo=1, routed)           0.170     7.595    <hidden>
    SLICE_X2Y168         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.080     7.675 r  <hidden>
                         net (fo=1, routed)           0.095     7.770    <hidden>
    SLICE_X2Y168         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.625     1.841    <hidden>
    SLICE_X2Y168         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.170ns  (logic 0.509ns (23.451%)  route 1.661ns (76.549%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.915ns (routing 1.362ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.693ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.915     5.521    <hidden>
    SLICE_X11Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.635 r  <hidden>
                         net (fo=2, routed)           0.622     6.257    <hidden>
    SLICE_X9Y165         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136     6.393 r  <hidden>
                         net (fo=1, routed)           0.015     6.408    <hidden>
    SLICE_X9Y165         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     6.504 r  <hidden>
                         net (fo=1, routed)           0.267     6.771    <hidden>
    SLICE_X9Y168         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.854 r  <hidden>
                         net (fo=1, routed)           0.661     7.515    <hidden>
    SLICE_X5Y172         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080     7.595 r  <hidden>
                         net (fo=1, routed)           0.096     7.691    <hidden>
    SLICE_X5Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.634     1.850    <hidden>
    SLICE_X5Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.151ns  (logic 0.844ns (39.229%)  route 1.307ns (60.771%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.915ns (routing 1.362ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.693ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.915     5.521    <hidden>
    SLICE_X11Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.635 r  <hidden>
                         net (fo=2, routed)           0.303     5.938    <hidden>
    SLICE_X12Y161        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     6.161 r  <hidden>
                         net (fo=1, routed)           0.017     6.178    <hidden>
    SLICE_X12Y161        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.093     6.271 r  <hidden>
                         net (fo=1, routed)           0.000     6.271    <hidden>
    SLICE_X12Y161        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.033     6.304 r  <hidden>
                         net (fo=1, routed)           0.457     6.761    <hidden>
    SLICE_X8Y165         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     6.915 f  <hidden>
                         net (fo=1, routed)           0.460     7.375    <hidden>
    SLICE_X3Y172         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     7.602 r  <hidden>
                         net (fo=1, routed)           0.070     7.672    <hidden>
    SLICE_X3Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.626     1.842    <hidden>
    SLICE_X3Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.126ns  (logic 0.644ns (30.291%)  route 1.482ns (69.709%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.917ns (routing 1.362ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.693ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.917     5.523    <hidden>
    SLICE_X11Y168        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.637 r  <hidden>
                         net (fo=2, routed)           0.700     6.337    <hidden>
    SLICE_X10Y166        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.138     6.475 r  <hidden>
                         net (fo=1, routed)           0.015     6.490    <hidden>
    SLICE_X10Y166        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.091     6.581 r  <hidden>
                         net (fo=1, routed)           0.000     6.581    <hidden>
    SLICE_X10Y166        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033     6.614 r  <hidden>
                         net (fo=1, routed)           0.363     6.977    <hidden>
    SLICE_X8Y170         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.163 f  <hidden>
                         net (fo=1, routed)           0.323     7.486    <hidden>
    SLICE_X1Y172         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.082     7.568 r  <hidden>
                         net (fo=1, routed)           0.081     7.649    <hidden>
    SLICE_X1Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.611     1.827    <hidden>
    SLICE_X1Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.612ns (29.130%)  route 1.489ns (70.870%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.918ns (routing 1.362ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.693ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.918     5.524    <hidden>
    SLICE_X11Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.638 r  <hidden>
                         net (fo=2, routed)           0.593     6.231    <hidden>
    SLICE_X10Y162        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     6.287 r  <hidden>
                         net (fo=1, routed)           0.029     6.316    <hidden>
    SLICE_X10Y162        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.098     6.414 r  <hidden>
                         net (fo=1, routed)           0.000     6.414    <hidden>
    SLICE_X10Y162        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.036     6.450 r  <hidden>
                         net (fo=1, routed)           0.402     6.852    <hidden>
    SLICE_X8Y171         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     7.080 r  <hidden>
                         net (fo=1, routed)           0.370     7.450    <hidden>
    SLICE_X2Y171         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     7.530 r  <hidden>
                         net (fo=1, routed)           0.095     7.625    <hidden>
    SLICE_X2Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.627     1.843    <hidden>
    SLICE_X2Y171         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.121ns (28.192%)  route 0.308ns (71.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.606ns (routing 0.746ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.450ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.606     3.239    <hidden>
    SLICE_X10Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.322 r  <hidden>
                         net (fo=6, routed)           0.074     3.395    <hidden>
    SLICE_X10Y173        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.038     3.433 r  <hidden>
                         net (fo=2, routed)           0.234     3.668    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.078     1.265    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.219ns (50.329%)  route 0.216ns (49.671%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.450ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.605     3.238    <hidden>
    SLICE_X7Y167         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y167         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.321 r  <hidden>
                         net (fo=2, routed)           0.058     3.379    <hidden>
    SLICE_X8Y167         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.021     3.400 r  <hidden>
                         net (fo=1, routed)           0.028     3.428    <hidden>
    SLICE_X8Y167         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.091     3.519 f  <hidden>
                         net (fo=1, routed)           0.123     3.642    <hidden>
    SLICE_X5Y173         LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.024     3.666 r  <hidden>
                         net (fo=1, routed)           0.007     3.673    <hidden>
    SLICE_X5Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.089     1.276    <hidden>
    SLICE_X5Y173         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.104%)  route 0.278ns (62.896%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.607ns (routing 0.746ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.450ns, distribution 0.681ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.607     3.240    <hidden>
    SLICE_X6Y176         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y176         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.325 r  <hidden>
                         net (fo=1, routed)           0.066     3.391    <hidden>
    SLICE_X6Y172         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.021     3.412 r  <hidden>
                         net (fo=1, routed)           0.095     3.507    <hidden>
    SLICE_X6Y181         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.021     3.528 r  <hidden>
                         net (fo=1, routed)           0.088     3.616    <hidden>
    SLICE_X5Y180         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.653 r  <hidden>
                         net (fo=1, routed)           0.029     3.682    <hidden>
    SLICE_X5Y180         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.131     1.318    <hidden>
    SLICE_X5Y180         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.244ns (54.464%)  route 0.204ns (45.536%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.607ns (routing 0.746ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.450ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.607     3.240    <hidden>
    SLICE_X5Y168         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y168         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.322 r  <hidden>
                         net (fo=1, routed)           0.051     3.373    <hidden>
    SLICE_X5Y168         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.021     3.394 r  <hidden>
                         net (fo=1, routed)           0.070     3.464    <hidden>
    SLICE_X5Y172         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.038     3.502 f  <hidden>
                         net (fo=1, routed)           0.054     3.556    <hidden>
    SLICE_X5Y172         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.103     3.659 r  <hidden>
                         net (fo=1, routed)           0.029     3.688    <hidden>
    SLICE_X5Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.085     1.272    <hidden>
    SLICE_X5Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.172ns (39.269%)  route 0.266ns (60.731%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.625ns (routing 0.746ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.450ns, distribution 0.681ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.625     3.258    <hidden>
    SLICE_X8Y189         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y189         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.341 r  <hidden>
                         net (fo=1, routed)           0.139     3.480    <hidden>
    SLICE_X6Y173         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     3.548 r  <hidden>
                         net (fo=1, routed)           0.100     3.648    <hidden>
    SLICE_X5Y180         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     3.669 r  <hidden>
                         net (fo=1, routed)           0.027     3.696    <hidden>
    SLICE_X5Y180         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.131     1.318    <hidden>
    SLICE_X5Y180         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.247ns (45.321%)  route 0.298ns (54.679%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.603ns (routing 0.746ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.450ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.603     3.236    <hidden>
    SLICE_X6Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.321 r  <hidden>
                         net (fo=1, routed)           0.084     3.405    <hidden>
    SLICE_X6Y171         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     3.508 r  <hidden>
                         net (fo=1, routed)           0.073     3.581    <hidden>
    SLICE_X7Y175         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.021     3.602 r  <hidden>
                         net (fo=1, routed)           0.132     3.734    <hidden>
    SLICE_X4Y176         LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.038     3.772 r  <hidden>
                         net (fo=1, routed)           0.009     3.781    <hidden>
    SLICE_X4Y176         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.077     1.264    <hidden>
    SLICE_X4Y176         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.223ns (43.050%)  route 0.295ns (56.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.630ns (routing 0.746ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.450ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.630     3.263    <hidden>
    SLICE_X5Y189         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.346 r  <hidden>
                         net (fo=1, routed)           0.151     3.497    <hidden>
    SLICE_X5Y173         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     3.534 r  <hidden>
                         net (fo=1, routed)           0.117     3.651    <hidden>
    SLICE_X5Y178         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.103     3.754 r  <hidden>
                         net (fo=1, routed)           0.027     3.781    <hidden>
    SLICE_X5Y178         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.081     1.268    <hidden>
    SLICE_X5Y178         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.358ns (65.568%)  route 0.188ns (34.432%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.603ns (routing 0.746ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.450ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.603     3.236    <hidden>
    SLICE_X6Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.320 r  <hidden>
                         net (fo=1, routed)           0.026     3.346    <hidden>
    SLICE_X6Y171         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.067     3.413 r  <hidden>
                         net (fo=1, routed)           0.057     3.470    <hidden>
    SLICE_X6Y171         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.104     3.574 f  <hidden>
                         net (fo=1, routed)           0.076     3.650    <hidden>
    SLICE_X5Y171         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.103     3.753 r  <hidden>
                         net (fo=1, routed)           0.029     3.782    <hidden>
    SLICE_X5Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.080     1.267    <hidden>
    SLICE_X5Y171         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.268ns (47.602%)  route 0.295ns (52.398%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.602ns (routing 0.746ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.450ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.602     3.235    <hidden>
    SLICE_X5Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.317 r  <hidden>
                         net (fo=1, routed)           0.029     3.346    <hidden>
    SLICE_X5Y166         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.090     3.436 r  <hidden>
                         net (fo=1, routed)           0.091     3.527    <hidden>
    SLICE_X5Y165         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.021     3.548 r  <hidden>
                         net (fo=1, routed)           0.022     3.570    <hidden>
    SLICE_X5Y165         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.021     3.591 r  <hidden>
                         net (fo=1, routed)           0.145     3.736    <hidden>
    SLICE_X3Y174         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.054     3.790 r  <hidden>
                         net (fo=1, routed)           0.008     3.798    <hidden>
    SLICE_X3Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.073     1.260    <hidden>
    SLICE_X3Y174         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.325ns (55.768%)  route 0.258ns (44.232%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.606ns (routing 0.746ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.450ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.606     3.239    <hidden>
    SLICE_X7Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.321 r  <hidden>
                         net (fo=3, routed)           0.059     3.379    <hidden>
    SLICE_X6Y166         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.077     3.456 r  <hidden>
                         net (fo=1, routed)           0.049     3.505    <hidden>
    SLICE_X6Y165         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.595 f  <hidden>
                         net (fo=1, routed)           0.131     3.726    <hidden>
    SLICE_X3Y173         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.076     3.802 r  <hidden>
                         net (fo=1, routed)           0.019     3.821    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.078     1.265    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.151ns (13.316%)  route 0.983ns (86.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.181ns (routing 0.955ns, distribution 1.226ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.890     0.890    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y188         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     1.041 r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.093     1.134    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y188         FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.181     2.397    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y188         FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.077ns (16.143%)  route 0.400ns (83.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.444ns (routing 0.623ns, distribution 0.821ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.373     0.373    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y188         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.077     0.450 r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.027     0.477    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y188         FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.444     1.631    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y188         FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 0.336ns (12.388%)  route 2.376ns (87.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.299     5.401    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y45          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.121     2.337    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y45          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 0.336ns (12.388%)  route 2.376ns (87.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.299     5.401    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y45          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.121     2.337    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y45          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.603ns  (logic 0.336ns (12.910%)  route 2.267ns (87.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.189     5.291    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y48          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     2.336    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y48          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.603ns  (logic 0.336ns (12.910%)  route 2.267ns (87.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.189     5.291    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y48          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     2.336    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y48          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.492ns  (logic 0.336ns (13.484%)  route 2.156ns (86.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.078     5.180    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y50          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.130     2.346    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.492ns  (logic 0.336ns (13.484%)  route 2.156ns (86.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.078     5.180    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y50          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.130     2.346    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.318ns  (logic 0.339ns (14.627%)  route 1.979ns (85.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.955ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     3.105 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.901     5.006    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y109         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.115     2.331    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y109         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.318ns  (logic 0.339ns (14.627%)  route 1.979ns (85.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.955ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     3.105 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.901     5.006    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y109         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.115     2.331    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y109         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.336ns (15.154%)  route 1.881ns (84.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.955ns, distribution 1.184ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.804     4.906    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y53          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.139     2.355    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y53          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.336ns (15.154%)  route 1.881ns (84.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.955ns, distribution 1.184ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.804     4.906    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y53          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.139     2.355    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y53          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.159ns (39.769%)  route 0.241ns (60.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.572ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.623ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.332     1.483    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.566 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.052     1.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     1.694 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.189     1.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y184         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.443     1.630    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y184         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.159ns (39.769%)  route 0.241ns (60.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.572ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.623ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.332     1.483    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.566 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.052     1.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     1.694 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.189     1.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y184         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.443     1.630    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y184         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.159ns (34.223%)  route 0.306ns (65.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.572ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.332     1.483    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.566 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.052     1.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     1.694 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.253     1.947    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X4Y189         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.440     1.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y189         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.159ns (34.223%)  route 0.306ns (65.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.572ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.332     1.483    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.566 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.052     1.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     1.694 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.253     1.947    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X4Y189         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.440     1.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y189         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.159ns (31.908%)  route 0.339ns (68.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.572ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.332     1.483    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.566 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.052     1.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     1.694 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.287     1.981    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y193         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.440     1.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y193         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.159ns (31.908%)  route 0.339ns (68.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.572ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.332     1.483    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.566 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.052     1.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     1.694 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.287     1.981    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y193         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.440     1.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y193         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.150ns (29.466%)  route 0.359ns (70.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.572ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.623ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.332     1.483    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.566 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.036     1.602    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.067     1.669 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.323     1.992    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y159         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.423     1.610    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y159         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.150ns (29.466%)  route 0.359ns (70.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.572ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.623ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.332     1.483    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.566 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.036     1.602    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.067     1.669 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.323     1.992    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y159         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.423     1.610    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y159         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.159ns (29.830%)  route 0.374ns (70.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.572ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.623ns, distribution 0.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.332     1.483    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.566 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.052     1.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     1.694 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.322     2.016    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y193         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.439     1.626    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y193         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.159ns (29.830%)  route 0.374ns (70.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.572ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.623ns, distribution 0.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.332     1.483    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.566 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.052     1.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     1.694 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.322     2.016    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y193         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.439     1.626    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y193         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_pl_1

Max Delay           579 Endpoints
Min Delay           631 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.249ns (8.651%)  route 2.629ns (91.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.299     8.412    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y45          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.121     2.337    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y45          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.249ns (8.651%)  route 2.629ns (91.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.299     8.412    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y45          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.121     2.337    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y45          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.769ns  (logic 0.249ns (8.993%)  route 2.520ns (91.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.189     8.303    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y48          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     2.336    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y48          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.769ns  (logic 0.249ns (8.993%)  route 2.520ns (91.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.189     8.303    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y48          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     2.336    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y48          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.658ns  (logic 0.249ns (9.368%)  route 2.409ns (90.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.078     8.192    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y50          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.130     2.346    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.658ns  (logic 0.249ns (9.368%)  route 2.409ns (90.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.078     8.192    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y50          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.130     2.346    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y50          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.482ns  (logic 0.250ns (10.074%)  route 2.232ns (89.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.955ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     6.115 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.901     8.016    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y109         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.115     2.331    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y109         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.482ns  (logic 0.250ns (10.074%)  route 2.232ns (89.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.955ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     6.115 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.901     8.016    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y109         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.115     2.331    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y109         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.383ns  (logic 0.249ns (10.447%)  route 2.134ns (89.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.955ns, distribution 1.184ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.804     7.917    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y53          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.139     2.355    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y53          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.383ns  (logic 0.249ns (10.447%)  route 2.134ns (89.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.955ns, distribution 1.184ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.804     7.917    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y53          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.139     2.355    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y53          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.083ns (52.532%)  route 0.075ns (47.468%))
  Logic Levels:           0  
  Clock Path Skew:        -1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.569ns (routing 0.746ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.623ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.569     3.202    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y102         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.285 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.075     3.360    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X0Y102         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.392     1.579    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y102         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.083ns (49.112%)  route 0.086ns (50.888%))
  Logic Levels:           0  
  Clock Path Skew:        -1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.567ns (routing 0.746ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.623ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.567     3.200    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y94          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.283 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.086     3.369    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X3Y94          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.385     1.572    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y94          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.086ns (51.497%)  route 0.081ns (48.503%))
  Logic Levels:           0  
  Clock Path Skew:        -1.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.569ns (routing 0.746ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.623ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.569     3.202    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y102         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.288 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.081     3.369    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y102         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.396     1.583    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y102         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.083ns (57.241%)  route 0.062ns (42.759%))
  Logic Levels:           0  
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.599ns (routing 0.746ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.623ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.599     3.232    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y144         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.315 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.062     3.377    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y144         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.427     1.614    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y144         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.086ns (56.163%)  route 0.067ns (43.837%))
  Logic Levels:           0  
  Clock Path Skew:        -1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.592ns (routing 0.746ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.623ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.592     3.225    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y51          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.311 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.067     3.378    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X0Y51          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.407     1.594    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X0Y51          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        -1.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.571ns (routing 0.746ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.623ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.571     3.204    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X0Y106         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.288 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.090     3.378    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y106         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.398     1.585    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y106         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.084ns (49.412%)  route 0.086ns (50.588%))
  Logic Levels:           0  
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.575ns (routing 0.746ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.623ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.575     3.208    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y97          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.292 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.086     3.378    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y97          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.383     1.570    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y97          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.086ns (55.257%)  route 0.070ns (44.743%))
  Logic Levels:           0  
  Clock Path Skew:        -1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.590ns (routing 0.746ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.623ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.590     3.223    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X1Y44          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.309 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.070     3.378    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X1Y42          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.403     1.590    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X1Y42          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.083ns (54.248%)  route 0.070ns (45.752%))
  Logic Levels:           0  
  Clock Path Skew:        -1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.602ns (routing 0.746ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.623ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.602     3.235    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y157         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.318 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.070     3.388    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X1Y157         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.430     1.617    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y157         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.086ns (47.514%)  route 0.095ns (52.486%))
  Logic Levels:           0  
  Clock Path Skew:        -1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.575ns (routing 0.746ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.623ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.575     3.208    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y105         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.294 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.095     3.389    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X2Y105         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.397     1.584    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y105         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 0.862ns (32.832%)  route 1.763ns (67.168%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.831ns (routing 0.760ns, distribution 1.071ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.251ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.831     2.098    <hidden>
    SLICE_X7Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.216 r  <hidden>
                         net (fo=7, routed)           1.094     3.310    <hidden>
    SLICE_X14Y142        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     3.498 r  <hidden>
                         net (fo=1, routed)           0.013     3.511    <hidden>
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.250     3.761 r  <hidden>
                         net (fo=1, routed)           0.460     4.221    <hidden>
    SLICE_X20Y141        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     4.447 r  <hidden>
                         net (fo=1, routed)           0.100     4.547    <hidden>
    SLICE_X20Y141        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     4.627 r  <hidden>
                         net (fo=1, routed)           0.096     4.723    <hidden>
    SLICE_X20Y141        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.628     5.454    <hidden>
    SLICE_X20Y141        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.562ns  (logic 0.801ns (31.260%)  route 1.761ns (68.740%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.854ns (routing 0.760ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.251ns, distribution 1.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.854     2.121    <hidden>
    SLICE_X11Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=7, routed)           0.979     3.214    <hidden>
    SLICE_X15Y144        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.226     3.440 f  <hidden>
                         net (fo=1, routed)           0.051     3.491    <hidden>
    SLICE_X15Y144        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     3.644 r  <hidden>
                         net (fo=2, routed)           0.462     4.105    <hidden>
    SLICE_X19Y145        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.186 r  <hidden>
                         net (fo=1, routed)           0.200     4.386    <hidden>
    SLICE_X19Y145        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     4.613 r  <hidden>
                         net (fo=1, routed)           0.070     4.683    <hidden>
    SLICE_X19Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.623     5.449    <hidden>
    SLICE_X19Y145        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.448ns  (logic 0.346ns (14.135%)  route 2.102ns (85.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.874ns (routing 0.760ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.619ns (routing 1.251ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.874     2.141    <hidden>
    SLICE_X13Y164        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.259 r  <hidden>
                         net (fo=7, routed)           2.022     4.281    <hidden>
    SLICE_X21Y143        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.509 r  <hidden>
                         net (fo=1, routed)           0.080     4.589    <hidden>
    SLICE_X21Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.619     5.445    <hidden>
    SLICE_X21Y143        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.345ns  (logic 0.198ns (8.445%)  route 2.147ns (91.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.874ns (routing 0.760ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.619ns (routing 1.251ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.874     2.141    <hidden>
    SLICE_X13Y164        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.259 r  <hidden>
                         net (fo=7, routed)           2.052     4.310    <hidden>
    SLICE_X21Y143        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.390 r  <hidden>
                         net (fo=1, routed)           0.095     4.485    <hidden>
    SLICE_X21Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.619     5.445    <hidden>
    SLICE_X21Y143        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.343ns  (logic 0.198ns (8.452%)  route 2.145ns (91.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.874ns (routing 0.760ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.619ns (routing 1.251ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.874     2.141    <hidden>
    SLICE_X13Y164        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.259 r  <hidden>
                         net (fo=7, routed)           2.049     4.307    <hidden>
    SLICE_X21Y143        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     4.387 r  <hidden>
                         net (fo=1, routed)           0.096     4.483    <hidden>
    SLICE_X21Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.619     5.445    <hidden>
    SLICE_X21Y143        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.280ns  (logic 0.198ns (8.685%)  route 2.082ns (91.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.874ns (routing 0.760ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.251ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.874     2.141    <hidden>
    SLICE_X13Y164        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.259 r  <hidden>
                         net (fo=7, routed)           1.986     4.245    <hidden>
    SLICE_X21Y145        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     4.325 r  <hidden>
                         net (fo=1, routed)           0.096     4.421    <hidden>
    SLICE_X21Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.617     5.443    <hidden>
    SLICE_X21Y145        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.280ns  (logic 0.198ns (8.685%)  route 2.082ns (91.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.874ns (routing 0.760ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.251ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.874     2.141    <hidden>
    SLICE_X13Y164        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.259 r  <hidden>
                         net (fo=7, routed)           1.987     4.246    <hidden>
    SLICE_X21Y145        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     4.326 r  <hidden>
                         net (fo=1, routed)           0.095     4.421    <hidden>
    SLICE_X21Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.617     5.443    <hidden>
    SLICE_X21Y145        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.300ns (15.507%)  route 1.635ns (84.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.797ns (routing 0.760ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.619ns (routing 1.251ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.797     2.064    <hidden>
    SLICE_X3Y163         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.178 r  <hidden>
                         net (fo=5, routed)           1.540     3.717    <hidden>
    SLICE_X21Y143        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     3.903 r  <hidden>
                         net (fo=1, routed)           0.095     3.998    <hidden>
    SLICE_X21Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.619     5.445    <hidden>
    SLICE_X21Y143        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.855ns  (logic 0.303ns (16.338%)  route 1.552ns (83.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.874ns (routing 0.760ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.619ns (routing 1.251ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.874     2.141    <hidden>
    SLICE_X13Y164        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.259 r  <hidden>
                         net (fo=7, routed)           1.456     3.714    <hidden>
    SLICE_X20Y149        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     3.899 r  <hidden>
                         net (fo=1, routed)           0.096     3.995    <hidden>
    SLICE_X20Y149        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.619     5.445    <hidden>
    SLICE_X20Y149        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.586ns  (logic 0.730ns (46.014%)  route 0.856ns (53.986%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Path Skew:        3.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.831ns (routing 0.760ns, distribution 1.071ns)
  Clock Net Delay (Destination): 2.649ns (routing 1.251ns, distribution 1.398ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.831     2.098    <hidden>
    SLICE_X7Y177         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     2.210 r  <hidden>
                         net (fo=5, routed)           0.502     2.712    <hidden>
    SLICE_X3Y154         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.225     2.937 r  <hidden>
                         net (fo=1, routed)           0.014     2.951    <hidden>
    SLICE_X3Y154         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.313     3.264 r  <hidden>
                         net (fo=1, routed)           0.245     3.509    <hidden>
    SLICE_X4Y154         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     3.589 r  <hidden>
                         net (fo=1, routed)           0.095     3.684    <hidden>
    SLICE_X4Y154         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.649     5.475    <hidden>
    SLICE_X4Y154         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.118ns (62.888%)  route 0.070ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.975ns (routing 0.412ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.812ns, distribution 0.944ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.975     1.126    <hidden>
    SLICE_X4Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.208 r  <hidden>
                         net (fo=2, routed)           0.062     1.270    <hidden>
    SLICE_X3Y175         LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.036     1.306 r  <hidden>
                         net (fo=1, routed)           0.008     1.314    <hidden>
    SLICE_X3Y175         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.756     3.302    <hidden>
    SLICE_X3Y175         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.115ns (60.167%)  route 0.076ns (39.833%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.972ns (routing 0.412ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.812ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.972     1.123    <hidden>
    SLICE_X4Y165         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.206 r  <hidden>
                         net (fo=5, routed)           0.057     1.263    <hidden>
    SLICE_X4Y166         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.021     1.284 r  <hidden>
                         net (fo=1, routed)           0.011     1.295    <hidden>
    SLICE_X4Y166         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.011     1.306 r  <hidden>
                         net (fo=1, routed)           0.008     1.314    <hidden>
    SLICE_X4Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.751     3.297    <hidden>
    SLICE_X4Y166         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.116ns (59.479%)  route 0.079ns (40.521%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.970ns (routing 0.412ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.812ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.970     1.121    <hidden>
    SLICE_X4Y160         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.204 r  <hidden>
                         net (fo=5, routed)           0.058     1.262    <hidden>
    SLICE_X4Y159         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.283 r  <hidden>
                         net (fo=1, routed)           0.013     1.296    <hidden>
    SLICE_X4Y159         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.012     1.308 r  <hidden>
                         net (fo=1, routed)           0.008     1.316    <hidden>
    SLICE_X4Y159         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.742     3.288    <hidden>
    SLICE_X4Y159         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.116ns (60.217%)  route 0.077ns (39.783%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.976ns (routing 0.412ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.812ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.976     1.127    <hidden>
    SLICE_X4Y163         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.210 r  <hidden>
                         net (fo=5, routed)           0.056     1.265    <hidden>
    SLICE_X4Y162         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.021     1.286 r  <hidden>
                         net (fo=1, routed)           0.013     1.299    <hidden>
    SLICE_X4Y162         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.012     1.311 r  <hidden>
                         net (fo=1, routed)           0.008     1.319    <hidden>
    SLICE_X4Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.749     3.295    <hidden>
    SLICE_X4Y162         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.115ns (58.033%)  route 0.083ns (41.967%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.970ns (routing 0.412ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.812ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.970     1.121    <hidden>
    SLICE_X4Y160         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.204 r  <hidden>
                         net (fo=5, routed)           0.064     1.268    <hidden>
    SLICE_X4Y158         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.021     1.289 r  <hidden>
                         net (fo=1, routed)           0.011     1.300    <hidden>
    SLICE_X4Y158         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.011     1.311 r  <hidden>
                         net (fo=1, routed)           0.008     1.319    <hidden>
    SLICE_X4Y158         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.746     3.292    <hidden>
    SLICE_X4Y158         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.132ns (71.355%)  route 0.053ns (28.645%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.985ns (routing 0.412ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.812ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.985     1.136    <hidden>
    SLICE_X8Y160         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.219 r  <hidden>
                         net (fo=5, routed)           0.027     1.246    <hidden>
    SLICE_X8Y160         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.283 r  <hidden>
                         net (fo=1, routed)           0.018     1.301    <hidden>
    SLICE_X8Y160         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.012     1.313 r  <hidden>
                         net (fo=1, routed)           0.008     1.321    <hidden>
    SLICE_X8Y160         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.748     3.294    <hidden>
    SLICE_X8Y160         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.119ns (60.936%)  route 0.076ns (39.064%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.975ns (routing 0.412ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.812ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.975     1.126    <hidden>
    SLICE_X4Y170         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.212 r  <hidden>
                         net (fo=5, routed)           0.055     1.267    <hidden>
    SLICE_X4Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     1.288 r  <hidden>
                         net (fo=1, routed)           0.013     1.301    <hidden>
    SLICE_X4Y169         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.012     1.313 r  <hidden>
                         net (fo=1, routed)           0.008     1.321    <hidden>
    SLICE_X4Y169         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.752     3.298    <hidden>
    SLICE_X4Y169         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.116ns (62.068%)  route 0.071ns (37.932%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.985ns (routing 0.412ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.812ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.985     1.136    <hidden>
    SLICE_X6Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.220 r  <hidden>
                         net (fo=5, routed)           0.055     1.275    <hidden>
    SLICE_X6Y164         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.021     1.296 r  <hidden>
                         net (fo=1, routed)           0.008     1.304    <hidden>
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.011     1.315 r  <hidden>
                         net (fo=1, routed)           0.008     1.323    <hidden>
    SLICE_X6Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.746     3.292    <hidden>
    SLICE_X6Y164         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.116ns (59.269%)  route 0.080ns (40.731%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.977ns (routing 0.412ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.812ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.977     1.128    <hidden>
    SLICE_X4Y163         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.211 r  <hidden>
                         net (fo=5, routed)           0.056     1.266    <hidden>
    SLICE_X4Y162         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.021     1.287 r  <hidden>
                         net (fo=1, routed)           0.016     1.303    <hidden>
    SLICE_X4Y162         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.012     1.315 r  <hidden>
                         net (fo=1, routed)           0.008     1.323    <hidden>
    SLICE_X4Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.751     3.297    <hidden>
    SLICE_X4Y162         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.117ns (58.097%)  route 0.084ns (41.903%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.972ns (routing 0.412ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.812ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.972     1.123    <hidden>
    SLICE_X4Y165         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     1.207 r  <hidden>
                         net (fo=5, routed)           0.058     1.265    <hidden>
    SLICE_X4Y166         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.021     1.286 r  <hidden>
                         net (fo=1, routed)           0.018     1.304    <hidden>
    SLICE_X4Y166         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.012     1.316 r  <hidden>
                         net (fo=1, routed)           0.008     1.324    <hidden>
    SLICE_X4Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.753     3.299    <hidden>
    SLICE_X4Y166         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay           336 Endpoints
Min Delay           396 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.715ns  (logic 0.336ns (12.374%)  route 2.379ns (87.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.302     5.404    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y45          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y45          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.715ns  (logic 0.336ns (12.374%)  route 2.379ns (87.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.302     5.404    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y45          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y45          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.672ns  (logic 0.336ns (12.575%)  route 2.336ns (87.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.625ns (routing 1.251ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.258     5.360    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y47          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.625     5.451    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y47          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.672ns  (logic 0.336ns (12.575%)  route 2.336ns (87.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.625ns (routing 1.251ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.258     5.360    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y47          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.625     5.451    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y47          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 0.336ns (13.860%)  route 2.088ns (86.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.251ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.011     5.112    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X4Y54          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.628     5.454    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y54          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 0.336ns (13.860%)  route 2.088ns (86.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.251ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.011     5.112    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X4Y54          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.628     5.454    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y54          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 0.336ns (13.993%)  route 2.065ns (86.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.988     5.089    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y52          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y52          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 0.336ns (13.993%)  route 2.065ns (86.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.988     5.089    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y52          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y52          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.157ns  (logic 0.339ns (15.720%)  route 1.818ns (84.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.251ns, distribution 1.364ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     3.105 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.740     4.845    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y109         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.615     5.441    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.157ns  (logic 0.339ns (15.720%)  route 1.818ns (84.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.421ns (routing 1.045ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.251ns, distribution 1.364ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.421     2.688    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.804 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.077     2.882    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     3.105 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.740     4.845    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y109         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.615     5.441    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.084ns (58.741%)  route 0.059ns (41.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.269ns (routing 0.572ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.812ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.269     1.420    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X0Y104         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.504 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.059     1.563    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X0Y103         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.713     3.259    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y103         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.086ns (59.722%)  route 0.058ns (40.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.269ns (routing 0.572ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.812ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.269     1.420    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X0Y104         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.506 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.058     1.564    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y103         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.717     3.263    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y103         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.083ns (53.896%)  route 0.071ns (46.104%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.269ns (routing 0.572ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.812ns, distribution 0.902ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.269     1.420    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y103         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.503 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.071     1.574    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y104         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.714     3.260    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y104         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.084ns (51.534%)  route 0.079ns (48.466%))
  Logic Levels:           0  
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.269ns (routing 0.572ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.812ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.269     1.420    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y103         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     1.504 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.079     1.583    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y103         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.724     3.270    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y103         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.270ns (routing 0.572ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.812ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.270     1.421    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X0Y106         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     1.506 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.082     1.588    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X0Y106         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.713     3.259    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y106         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.333%)  route 0.060ns (41.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.295ns (routing 0.572ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.812ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.295     1.446    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y49          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.530 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.060     1.590    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y49          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.721     3.267    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y49          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.082ns (46.328%)  route 0.095ns (53.672%))
  Logic Levels:           0  
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.269ns (routing 0.572ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.812ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.269     1.420    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y102         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.502 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.095     1.597    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y102         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.713     3.259    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y102         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           0  
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.302ns (routing 0.572ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.812ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.302     1.453    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y159         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.535 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.063     1.598    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y158         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.746     3.292    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y158         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.084ns (57.931%)  route 0.061ns (42.069%))
  Logic Levels:           0  
  Clock Path Skew:        1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.303ns (routing 0.572ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.812ns, distribution 0.915ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.303     1.454    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y53          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.538 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.061     1.599    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y52          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.727     3.273    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y52          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.082ns (49.398%)  route 0.084ns (50.602%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.283ns (routing 0.572ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.812ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.283     1.434    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y39          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.516 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.084     1.600    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y39          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.726     3.272    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y39          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.249ns (8.642%)  route 2.632ns (91.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.302     8.415    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y45          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y45          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.249ns (8.642%)  route 2.632ns (91.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.302     8.415    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y45          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y45          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.838ns  (logic 0.249ns (8.774%)  route 2.589ns (91.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.625ns (routing 1.251ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.258     8.372    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y47          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.625     5.451    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y47          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.838ns  (logic 0.249ns (8.774%)  route 2.589ns (91.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.625ns (routing 1.251ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.258     8.372    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y47          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.625     5.451    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y47          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.249ns (9.613%)  route 2.341ns (90.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.251ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.011     8.124    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X4Y54          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.628     5.454    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y54          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.249ns (9.613%)  route 2.341ns (90.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.251ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.011     8.124    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X4Y54          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.628     5.454    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y54          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.249ns (9.699%)  route 2.318ns (90.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.988     8.101    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y52          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y52          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.249ns (9.699%)  route 2.318ns (90.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.114 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.988     8.101    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y52          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y52          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.250ns (10.773%)  route 2.071ns (89.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.251ns, distribution 1.364ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     6.115 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.740     7.855    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y109         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.615     5.441    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.250ns (10.773%)  route 2.071ns (89.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.362ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.251ns, distribution 1.364ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.928     5.534    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.648 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.331     5.979    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     6.115 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.740     7.855    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y109         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.615     5.441    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.104ns (28.476%)  route 0.261ns (71.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.812ns, distribution 0.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.334 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.113     3.447    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.468 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.149     3.616    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y184         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.761     3.307    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y184         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.104ns (28.476%)  route 0.261ns (71.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.812ns, distribution 0.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.334 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.113     3.447    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.468 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.149     3.616    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y184         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.761     3.307    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y184         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.104ns (24.033%)  route 0.329ns (75.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.812ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.334 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.113     3.447    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.468 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.216     3.684    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y186         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.760     3.306    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y186         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.104ns (24.033%)  route 0.329ns (75.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.812ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.334 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.113     3.447    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.468 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.216     3.684    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y186         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.760     3.306    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y186         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.104ns (19.349%)  route 0.433ns (80.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.812ns, distribution 0.944ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.334 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.113     3.447    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.468 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.321     3.788    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y193         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.756     3.302    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y193         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.104ns (19.349%)  route 0.433ns (80.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.812ns, distribution 0.944ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.334 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.113     3.447    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.468 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.321     3.788    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y193         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.756     3.302    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y193         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.104ns (19.059%)  route 0.442ns (80.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.812ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.334 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.113     3.447    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.468 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.329     3.797    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y191         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.753     3.299    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y191         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.104ns (19.059%)  route 0.442ns (80.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.812ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.334 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.113     3.447    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.468 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.329     3.797    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y191         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.753     3.299    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y191         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.123ns (21.308%)  route 0.454ns (78.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.812ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.334 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.137     3.471    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.040     3.511 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.318     3.828    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y162         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.752     3.298    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y162         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.123ns (21.308%)  route 0.454ns (78.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.746ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.812ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.618     3.251    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X7Y193         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.334 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.137     3.471    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X8Y185         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.040     3.511 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.318     3.828    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y162         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.752     3.298    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y162         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.459ns  (logic 0.134ns (9.184%)  route 1.325ns (90.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Destination): 2.670ns (routing 1.251ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLL_X0Y7             PLLE4_ADV                    0.000     0.000 f  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                         net (fo=1, routed)           1.229     1.229    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/dcm_locked
    SLICE_X10Y191        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     1.363 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.096     1.459    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0__0
    SLICE_X10Y191        FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       2.670     5.496    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y191        FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.067ns (10.436%)  route 0.575ns (89.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Destination): 1.756ns (routing 0.812ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLL_X0Y7             PLLE4_ADV                    0.000     0.000 f  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                         net (fo=1, routed)           0.546     0.546    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/dcm_locked
    SLICE_X10Y191        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.067     0.613 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.029     0.642    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0__0
    SLICE_X10Y191        FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37393, routed)       1.756     3.302    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y191        FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/C





