# combo6x_sfpro.fdo: Top Level Function simulation file
# Copyright (C) 2003 CESNET
# Author: Tomas Martinek <martinek@liberouter.org>
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
# 1. Redistributions of source code must retain the above copyright
#    notice, this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright
#    notice, this list of conditions and the following disclaimer in
#    the documentation and/or other materials provided with the
#    distribution.
# 3. Neither the name of the Company nor the names of its contributors
#    may be used to endorse or promote products derived from this
#    software without specific prior written permission.
#
# This software is provided ``as is'', and any express or implied
# warranties, including, but not limited to, the implied warranties of
# merchantability and fitness for a particular purpose are disclaimed.
# In no event shall the company or contributors be liable for any
# direct, indirect, incidental, special, exemplary, or consequential
# damages (including, but not limited to, procurement of substitute
# goods or services; loss of use, data, or profits; or business
# interruption) however caused and on any theory of liability, whether
# in contract, strict liability, or tort (including negligence or
# otherwise) arising in any way out of the use of this software, even
# if advised of the possibility of such damage.
#
# $Id: c6x_sfpro.fdo 14 2007-07-31 06:44:05Z kosek $
#

# For whole design testing
set VHDL_BASE     "../../../../.."
set COMBO6X_BASE  "../combo6x"
set SFPRO_BASE    "../sfpro"

set TOP_LEVEL     "$COMBO6X_BASE/sim/c6x_ent.vhd \
                   $COMBO6X_BASE/c6x_top.vhd \
                   $SFPRO_BASE/sim/sfpro_ent.vhd \
                   $SFPRO_BASE/sfpro_top.vhd"

set TB_FILE       "tb_c6x_sfpro.vhd"
set SIG_FILE      "c6x_sfpro_sig.fdo"


# Modules definition
source "Modules.tcl" 

# List of additional components
set PLXSIM_BASE   "$VHDL_BASE/models/plx_9054"
set PHYSIM_BASE   "$VHDL_BASE/models/phy"
set RIOSIM_BASE   "$VHDL_BASE/models/rio"

set SIM_COMPONENTS [list \
   [list "RIOSIM"  $RIOSIM_BASE     "FULL"] \
   [list "PLXSIM"  $PLXSIM_BASE     "FULL"] \
   [list "PHYSIM"  $PHYSIM_BASE     "RIO_ETH"] \
]

set COMPONENTS "$SIM_COMPONENTS $COMPONENTS"

# Global include file for compilation
source "$VHDL_BASE/base/Modelsim.inc.fdo"

# Suppress warnings from arithm library
puts "Std Arith Warnings - Disabled"
set  StdArithNoWarnings 1

# File with signals
source $SIG_FILE

