This project describes the design of a 1-bit full adder in VHDL. It is implemented in Xilinx Vivado 2021.2. This design is tested on the "" evaluation board.
