
---------- Begin Simulation Statistics ----------
host_inst_rate                                 200109                       # Simulator instruction rate (inst/s)
host_mem_usage                                 391380                       # Number of bytes of host memory used
host_seconds                                    99.95                       # Real time elapsed on the host
host_tick_rate                              195516725                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000006                       # Number of instructions simulated
sim_seconds                                  0.019541                       # Number of seconds simulated
sim_ticks                                 19541061000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2923063                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 21184.723455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11096.755659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2777716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     3079136000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.049724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               145347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             93133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    579406000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52214                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 48564.641838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 44443.892154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1068566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    8916662500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146629                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              183604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           105344                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   3478179000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78260                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 40773.434395                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  51.132848                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           35226                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1436285000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4175233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36466.824846                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 31098.801294                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3846282                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     11995798500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.078786                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                328951                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             198477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   4057585000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990363                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.131993                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4175233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36466.824846                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 31098.801294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3846282                       # number of overall hits
system.cpu.dcache.overall_miss_latency    11995798500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.078786                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               328951                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            198477                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   4057585000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77276                       # number of replacements
system.cpu.dcache.sampled_refs                  78300                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.131993                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  4003702                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500383411000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77244                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12537212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        62700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12537162                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3135000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                     272547                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12537212                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        62700                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60866.666667                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12537162                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3135000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.078827                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.359179                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12537212                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        62700                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12537162                       # number of overall hits
system.cpu.icache.overall_miss_latency        3135000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2739000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.359179                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12537162                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 34145.125037                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2671275567                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 78233                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     56214.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        26073                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               787000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.000537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         14                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          560000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.000537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    14                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       57606.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  42417.721519                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          52179                       # number of ReadReq hits
system.l2.ReadReq_miss_latency                4608500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.001531                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                           80                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency           3351000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.001512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                      79                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60129.633534                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44408.115153                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3137203500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52174                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2316949000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52174                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77244                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.013077                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78346                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        57398.936170                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   42053.763441                       # average overall mshr miss latency
system.l2.demand_hits                           78252                       # number of demand (read+write) hits
system.l2.demand_miss_latency                 5395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.001200                       # miss rate for demand accesses
system.l2.demand_misses                            94                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency            3911000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.001187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                       93                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.001097                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.452123                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                     17.973450                       # Average occupied blocks per context
system.l2.occ_blocks::1                   7407.590441                       # Average occupied blocks per context
system.l2.overall_accesses                      78346                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       57398.936170                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  34154.515321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          78252                       # number of overall hits
system.l2.overall_miss_latency                5395500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.001200                       # miss rate for overall accesses
system.l2.overall_misses                           94                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2675186567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.999745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   78326                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.666573                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         52148                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       631376                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       776036                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           144658                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          69104                       # number of replacements
system.l2.sampled_refs                          77310                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7425.563891                       # Cycle average of tags in use
system.l2.total_refs                             1011                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69052                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 28284348                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1226662                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2369347                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       162706                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2054485                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2761933                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         240203                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       520289                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      9958510                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.023562                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.108823                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      6934147     69.63%     69.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       963909      9.68%     79.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       722480      7.25%     86.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       273387      2.75%     89.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       226923      2.28%     91.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        91375      0.92%     92.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       144754      1.45%     93.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        81246      0.82%     94.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       520289      5.22%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      9958510                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193155                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212346                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       162695                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193155                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      4310774                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.079793                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.079793                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1298520                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       460981                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     19132498                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5239457                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3402632                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       805360                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        17900                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        2858981                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            2857386                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1595                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2204505                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2203330                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1175                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        654476                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            654056                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             420                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2761933                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2536884                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6054676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        47919                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             19582181                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        445747                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.255783                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2536884                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1466865                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.813511                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     10763870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.819251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.937980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        7246086     67.32%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         197663      1.84%     69.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         181825      1.69%     70.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         524834      4.88%     75.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         436592      4.06%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         246330      2.29%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         414261      3.85%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         147450      1.37%     87.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1368829     12.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     10763870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 34068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1795419                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              264550                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.122042                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            2929921                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           654476                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9261742                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11560660                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.681607                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6312867                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.070636                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11574491                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       182770                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        576869                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2424472                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1416942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       749112                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     14510458                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2275445                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       369495                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12115742                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       137232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       805360                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       141169                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       526873                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       252181                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       844205                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       117006                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        41668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       141102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.926103                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.926103                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4896369     39.22%     39.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35131      0.28%     39.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2271404     18.19%     57.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       258818      2.07%     59.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106487      0.85%     60.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1499990     12.01%     72.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       353268      2.83%     75.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35119      0.28%     75.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2372360     19.00%     94.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       656294      5.26%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12485240                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       484189                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.038781                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        15989      3.30%      3.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         4485      0.93%      4.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp           44      0.01%      4.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      4.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       269274     55.61%     59.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       114821     23.71%     83.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     83.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        78743     16.26%     99.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          833      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     10763870                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.159921                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.603112                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      5662956     52.61%     52.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1742202     16.19%     68.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1369743     12.73%     81.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       856337      7.96%     89.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       589505      5.48%     94.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       283324      2.63%     97.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       175875      1.63%     99.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        66773      0.62%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        17155      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     10763870                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.156262                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         14245908                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12485240                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4245693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        66882                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3793839                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2536892                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2536884                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       562205                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       131606                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2424472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       749112                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               10797938                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       989172                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       143540                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      5407223                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       106945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          402                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     27978344                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     18576670                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14944656                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3274111                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       805360                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       288003                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      6931686                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       750336                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 10979                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
