// Seed: 3096356315
module module_0 ();
endmodule
module module_0 #(
    parameter id_2 = 32'd28,
    parameter id_7 = 32'd75
) (
    input uwire id_0,
    input wand id_1,
    input tri1 _id_2,
    output tri0 id_3,
    input wand id_4,
    output uwire module_1,
    output tri id_6,
    input tri1 _id_7,
    input wand id_8,
    output supply1 id_9,
    input tri0 id_10
);
  assign id_9 = id_1;
  bufif0 primCall (id_3, id_4, id_8);
  logic id_12;
  ;
  integer id_13 = id_8;
  module_0 modCall_1 ();
  assign id_9 = id_2 == id_13;
  wire [id_7 : (  id_2  )] id_14;
  assign id_5 = id_8 == -1;
endmodule
