==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 101.895 ; gain = 45.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 101.895 ; gain = 45.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 203.840 ; gain = 147.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 232.973 ; gain = 176.777
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:44) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:44) into a 32-bit variable.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:26:46) to (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:26:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 290.363 ; gain = 234.168
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 293.742 ; gain = 237.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.779ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2_i_i_cast', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30) (3.36 ns)
	'sub' operation ('__Val2__', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30) (3.02 ns)
	'sub' operation ('complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31) (2.08 ns)
	'store' operation (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31) of variable 'complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31 on array 'data_OUT_M_real_V' (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.203 seconds; current allocated memory: 245.406 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 245.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 245.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 246.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_mul_mul_16s_10s_24_1_1' to 'FFT_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_mac_mulsub_16s_9s_24s_24_1_1' to 'FFT_mac_mulsub_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_mac_muladd_9s_16s_24s_24_1_1' to 'FFT_mac_muladd_9sdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_mac_muladd_9sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_mac_mulsub_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 246.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real_V' to 'FFT_data_OUT0_M_reOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag_V' to 'FFT_data_OUT0_M_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real_V' to 'FFT_data_OUT1_M_rg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag_V' to 'FFT_data_OUT1_M_ihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real_V' to 'FFT_data_OUT2_M_ribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag_V' to 'FFT_data_OUT2_M_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real_V' to 'FFT_data_OUT3_M_rkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag_V' to 'FFT_data_OUT3_M_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real_V' to 'FFT_data_OUT4_M_rmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag_V' to 'FFT_data_OUT4_M_incg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 247.796 MB.
INFO: [RTMG 210-279] Implementing memory 'FFT0_W_M_real_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0_W_M_imag_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'FFT_xin_M_real_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'FFT_rev_32_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 306.340 ; gain = 250.145
INFO: [SYSC 207-301] Generating SystemC RTL for FFT.
INFO: [VHDL 208-304] Generating VHDL RTL for FFT.
INFO: [VLOG 209-307] Generating Verilog RTL for FFT.
INFO: [HLS 200-112] Total elapsed time: 52.533 seconds; peak allocated memory: 247.796 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
