

================================================================
== Vitis HLS Report for 'alv_MIMD_Pipeline_clear_RAM_op'
================================================================
* Date:           Thu May 16 16:22:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.667 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- clear_RAM_op  |       50|       50|         1|          1|          1|    50|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 4 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln31 = store i6 0, i6 %i_2" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 5 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i11"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = load i6 %i_2" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 7 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.82ns)   --->   "%icmp_ln31 = icmp_eq  i6 %i, i6 50" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 8 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.82ns)   --->   "%add_ln31 = add i6 %i, i6 1" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 9 'add' 'add_ln31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc.i11.split, void %sw.epilog.loopexit.exitStub" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 10 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %i" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 11 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 12 'specpipeline' 'specpipeline_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 14 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ALU_operation_MEM_addr = getelementptr i32 %ALU_operation_MEM, i64 0, i64 %zext_ln31" [HLS/core.cpp:34->HLS/core.cpp:262]   --->   Operation 15 'getelementptr' 'ALU_operation_MEM_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 0, i6 %ALU_operation_MEM_addr" [HLS/core.cpp:34->HLS/core.cpp:262]   --->   Operation 16 'store' 'store_ln34' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln31 = store i6 %add_ln31, i6 %i_2" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 17 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc.i11" [HLS/core.cpp:31->HLS/core.cpp:262]   --->   Operation 18 'br' 'br_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ALU_operation_MEM]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                    (alloca           ) [ 01]
store_ln31             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
i                      (load             ) [ 00]
icmp_ln31              (icmp             ) [ 01]
add_ln31               (add              ) [ 00]
br_ln31                (br               ) [ 00]
zext_ln31              (zext             ) [ 00]
specpipeline_ln31      (specpipeline     ) [ 00]
speclooptripcount_ln31 (speclooptripcount) [ 00]
specloopname_ln31      (specloopname     ) [ 00]
ALU_operation_MEM_addr (getelementptr    ) [ 00]
store_ln34             (store            ) [ 00]
store_ln31             (store            ) [ 00]
br_ln31                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ALU_operation_MEM">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation_MEM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="i_2_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="ALU_operation_MEM_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="6" slack="0"/>
<pin id="36" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ALU_operation_MEM_addr/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="store_ln34_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="6" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="store_ln31_store_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="6" slack="0"/>
<pin id="49" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="i_load_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="6" slack="0"/>
<pin id="53" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="icmp_ln31_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="5" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add_ln31_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln31_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln31_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="6" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="76" class="1005" name="i_2_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="26" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="45"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="58"><net_src comp="51" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="51" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="51" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="75"><net_src comp="60" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="28" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="81"><net_src comp="76" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="82"><net_src comp="76" pin="1"/><net_sink comp="71" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ALU_operation_MEM | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln31 : 1
		i : 1
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		zext_ln31 : 2
		ALU_operation_MEM_addr : 3
		store_ln34 : 4
		store_ln31 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln31_fu_54 |    0    |    14   |
|----------|-----------------|---------|---------|
|    add   |  add_ln31_fu_60 |    0    |    14   |
|----------|-----------------|---------|---------|
|   zext   | zext_ln31_fu_66 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    28   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_2_reg_76|    6   |
+----------+--------+
|   Total  |    6   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   28   |
+-----------+--------+--------+
