#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sun Jul  7 14:15:51 2024
# Process ID: 17145
# Current directory: /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1
# Command line: vivado -log apex_control_mgt_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source apex_control_mgt_top.tcl
# Log file: /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/apex_control_mgt_top.vds
# Journal file: /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/vivado.jou
# Running On: uftrig01, OS: Linux, CPU Frequency: 4359.085 MHz, CPU Physical cores: 6, Host memory: 33506 MB
#-----------------------------------------------------------
source apex_control_mgt_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_buf_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 3051.129 ; gain = 1174.352 ; free physical = 8313 ; free virtual = 12550
Command: read_checkpoint -incremental /home/agreshil/bin/C:/Users/agreshil/cernbox/WINDOWS/Desktop/control/apex_kria/apex_kria.srcs/utils_1/imports/synth_1/apex_control_mgt_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/agreshil/bin/C:/Users/agreshil/cernbox/WINDOWS/Desktop/control/apex_kria/apex_kria.srcs/utils_1/imports/synth_1/apex_control_mgt_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top apex_control_mgt_top -part xck26-sfvc784-2LV-c -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17593
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'txpmaresetdone_int', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:151]
INFO: [Synth 8-11241] undeclared symbol 'xg_refclk_bufg', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/apex_control_mgt_top.sv:328]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3259.629 ; gain = 208.500 ; free physical = 7010 ; free virtual = 11247
Synthesis current peak Physical Memory [PSS] (MB): peak = 2625.594; parent = 2415.682; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4296.340; parent = 3278.477; children = 1017.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'apex_control_mgt_top' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/apex_control_mgt_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:6078]
INFO: [Synth 8-6157] synthesizing module 'C2C_imp_1JU4LGU' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_chip2chip_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_chip2chip_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_chip2chip_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_chip2chip_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'axi_c2c_s2m_intr_out' of module 'design_1_axi_chip2chip_0_0' is unconnected for instance 'axi_chip2chip_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:558]
WARNING: [Synth 8-7071] port 'aurora_pma_init_out' of module 'design_1_axi_chip2chip_0_0' is unconnected for instance 'axi_chip2chip_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:558]
WARNING: [Synth 8-7071] port 'aurora_reset_pb' of module 'design_1_axi_chip2chip_0_0' is unconnected for instance 'axi_chip2chip_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:558]
WARNING: [Synth 8-7071] port 'axi_c2c_config_error_out' of module 'design_1_axi_chip2chip_0_0' is unconnected for instance 'axi_chip2chip_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:558]
WARNING: [Synth 8-7071] port 'axi_c2c_multi_bit_error_out' of module 'design_1_axi_chip2chip_0_0' is unconnected for instance 'axi_chip2chip_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:558]
WARNING: [Synth 8-7071] port 'axi_c2c_link_error_out' of module 'design_1_axi_chip2chip_0_0' is unconnected for instance 'axi_chip2chip_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:558]
WARNING: [Synth 8-7023] instance 'axi_chip2chip_0' of module 'design_1_axi_chip2chip_0_0' has 50 connections declared, but only 44 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:558]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_chip2chip_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_chip2chip_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_chip2chip_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_chip2chip_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'axi_c2c_s2m_intr_out' of module 'design_1_axi_chip2chip_1_0' is unconnected for instance 'axi_chip2chip_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:603]
WARNING: [Synth 8-7071] port 'aurora_pma_init_out' of module 'design_1_axi_chip2chip_1_0' is unconnected for instance 'axi_chip2chip_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:603]
WARNING: [Synth 8-7071] port 'aurora_reset_pb' of module 'design_1_axi_chip2chip_1_0' is unconnected for instance 'axi_chip2chip_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:603]
WARNING: [Synth 8-7071] port 'axi_c2c_config_error_out' of module 'design_1_axi_chip2chip_1_0' is unconnected for instance 'axi_chip2chip_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:603]
WARNING: [Synth 8-7071] port 'axi_c2c_multi_bit_error_out' of module 'design_1_axi_chip2chip_1_0' is unconnected for instance 'axi_chip2chip_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:603]
WARNING: [Synth 8-7071] port 'axi_c2c_link_error_out' of module 'design_1_axi_chip2chip_1_0' is unconnected for instance 'axi_chip2chip_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:603]
WARNING: [Synth 8-7023] instance 'axi_chip2chip_1' of module 'design_1_axi_chip2chip_1_0' has 50 connections declared, but only 44 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:603]
INFO: [Synth 8-6157] synthesizing module 'design_1_axisafety_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axisafety_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axisafety_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axisafety_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M_AXI_ARESETN' of module 'design_1_axisafety_1_0' is unconnected for instance 'axisafety_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:648]
WARNING: [Synth 8-7071] port 'M_AXI_AWLOCK' of module 'design_1_axisafety_1_0' is unconnected for instance 'axisafety_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:648]
WARNING: [Synth 8-7071] port 'M_AXI_AWCACHE' of module 'design_1_axisafety_1_0' is unconnected for instance 'axisafety_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:648]
WARNING: [Synth 8-7071] port 'M_AXI_AWPROT' of module 'design_1_axisafety_1_0' is unconnected for instance 'axisafety_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:648]
WARNING: [Synth 8-7071] port 'M_AXI_AWQOS' of module 'design_1_axisafety_1_0' is unconnected for instance 'axisafety_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:648]
WARNING: [Synth 8-7071] port 'M_AXI_ARLOCK' of module 'design_1_axisafety_1_0' is unconnected for instance 'axisafety_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:648]
WARNING: [Synth 8-7071] port 'M_AXI_ARCACHE' of module 'design_1_axisafety_1_0' is unconnected for instance 'axisafety_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:648]
WARNING: [Synth 8-7071] port 'M_AXI_ARPROT' of module 'design_1_axisafety_1_0' is unconnected for instance 'axisafety_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:648]
WARNING: [Synth 8-7071] port 'M_AXI_ARQOS' of module 'design_1_axisafety_1_0' is unconnected for instance 'axisafety_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:648]
WARNING: [Synth 8-7023] instance 'axisafety_1' of module 'design_1_axisafety_1_0' has 82 connections declared, but only 73 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:648]
INFO: [Synth 8-6157] synthesizing module 'design_1_axisafety_2_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axisafety_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axisafety_2_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axisafety_2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M_AXI_ARESETN' of module 'design_1_axisafety_2_0' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:722]
WARNING: [Synth 8-7071] port 'M_AXI_AWLOCK' of module 'design_1_axisafety_2_0' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:722]
WARNING: [Synth 8-7071] port 'M_AXI_AWCACHE' of module 'design_1_axisafety_2_0' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:722]
WARNING: [Synth 8-7071] port 'M_AXI_AWPROT' of module 'design_1_axisafety_2_0' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:722]
WARNING: [Synth 8-7071] port 'M_AXI_AWQOS' of module 'design_1_axisafety_2_0' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:722]
WARNING: [Synth 8-7071] port 'M_AXI_ARLOCK' of module 'design_1_axisafety_2_0' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:722]
WARNING: [Synth 8-7071] port 'M_AXI_ARCACHE' of module 'design_1_axisafety_2_0' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:722]
WARNING: [Synth 8-7071] port 'M_AXI_ARPROT' of module 'design_1_axisafety_2_0' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:722]
WARNING: [Synth 8-7071] port 'M_AXI_ARQOS' of module 'design_1_axisafety_2_0' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:722]
WARNING: [Synth 8-7023] instance 'axisafety_2' of module 'design_1_axisafety_2_0' has 82 connections declared, but only 73 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:722]
INFO: [Synth 8-6155] done synthesizing module 'C2C_imp_1JU4LGU' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'IPMC_imp_1PS7EES' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:798]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_bram_ctrl_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_bram_ctrl_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_bram_ctrl_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_bram_ctrl_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_i2cSlave_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_i2cSlave_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_i2cSlave_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_i2cSlave_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'i2c_addr_received' of module 'design_1_i2cSlave_0_0' is unconnected for instance 'i2cSlave_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:1513]
WARNING: [Synth 8-7023] instance 'i2cSlave_0' of module 'design_1_i2cSlave_0_0' has 18 connections declared, but only 17 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:1513]
INFO: [Synth 8-6157] synthesizing module 'design_1_i2cSlave_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_i2cSlave_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_i2cSlave_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_i2cSlave_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'i2c_addr_received' of module 'design_1_i2cSlave_1_0' is unconnected for instance 'i2cSlave_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:1531]
WARNING: [Synth 8-7023] instance 'i2cSlave_1' of module 'design_1_i2cSlave_1_0' has 18 connections declared, but only 17 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:1531]
INFO: [Synth 8-6157] synthesizing module 'design_1_i2c_master_0_4' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_i2c_master_0_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_i2c_master_0_4' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_i2c_master_0_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_i2c_switch_dual_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_i2c_switch_dual_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_i2c_switch_dual_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_i2c_switch_dual_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_ipmb_watchdog_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_ipmb_watchdog_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ipmb_watchdog_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_ipmb_watchdog_0_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:1638]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_2_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_system_ila_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_2_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_system_ila_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IPMC_imp_1PS7EES' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:798]
INFO: [Synth 8-6157] synthesizing module 'JTAG_imp_Q5BD50' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:1654]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_jtag_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_jtag_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_jtag_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_jtag_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_jtag_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_jtag_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_jtag_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_jtag_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'JTAG_imp_Q5BD50' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:1654]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_dma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_dma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:7448]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:7448]
WARNING: [Synth 8-7071] port 's_axis_s2mm_tready' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:7448]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:7448]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 94 connections declared, but only 90 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:7448]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:8795]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17182]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17182]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26071]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_us_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_us_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26334]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26334]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 72 connections declared, but only 70 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26334]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26071]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26677]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_us_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_2' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_us_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_2' is unconnected for instance 'auto_us' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26804]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_2' has 34 connections declared, but only 33 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26804]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26677]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_N071UN' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:27312]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_3' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_us_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_3' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_us_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_3' is unconnected for instance 'auto_us' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:27463]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_3' has 40 connections declared, but only 39 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:27463]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_N071UN' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:27312]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_3' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_xbar_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_3' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_xbar_3_stub.v:5]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (3) of module 'design_1_xbar_3' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9575]
WARNING: [Synth 8-689] width (256) of port connection 's_axi_rdata' does not match port width (384) of module 'design_1_xbar_3' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9592]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (3) of module 'design_1_xbar_3' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9593]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (6) of module 'design_1_xbar_3' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9595]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (3) of module 'design_1_xbar_3' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9596]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_3' is unconnected for instance 'xbar' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9527]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_3' is unconnected for instance 'xbar' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9527]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_xbar_3' is unconnected for instance 'xbar' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9527]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_xbar_3' is unconnected for instance 'xbar' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9527]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_3' has 78 connections declared, but only 74 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9527]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:8795]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axis_data_fifo_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axis_data_fifo_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_jtag_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axis_jtag_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_jtag_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axis_jtag_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bram_loopback_imp_8MI6B2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:1903]
INFO: [Synth 8-6157] synthesizing module 'design_1_axisafety_2_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axisafety_2_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axisafety_2_1' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axisafety_2_1_stub.v:5]
WARNING: [Synth 8-7071] port 'o_read_fault' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'o_write_fault' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARESETN' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'comb_aresetn' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'channel_up' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_AWID' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_AWADDR' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_AWLEN' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_AWSIZE' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_AWBURST' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_AWLOCK' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_AWCACHE' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_AWPROT' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_AWQOS' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_AWVALID' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_WDATA' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_WSTRB' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_WLAST' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_WVALID' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_BREADY' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARID' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARADDR' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARLEN' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARSIZE' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARBURST' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARLOCK' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARCACHE' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARPROT' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARQOS' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_ARVALID' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7071] port 'M_AXI_RREADY' of module 'design_1_axisafety_2_1' is unconnected for instance 'axisafety_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
WARNING: [Synth 8-7023] instance 'axisafety_2' of module 'design_1_axisafety_2_1' has 82 connections declared, but only 51 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2063]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bram_loopback_imp_8MI6B2' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:1903]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_imp_11Y6JLO' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:2119]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_bram_ctrl_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_1' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_axi_bram_ctrl_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9604]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_SYZDZQ' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26407]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_280' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_data_fifo_280_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_280' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_data_fifo_280_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_s00_data_fifo_280' is unconnected for instance 's00_data_fifo' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26590]
WARNING: [Synth 8-7023] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_280' has 42 connections declared, but only 41 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26590]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_regslice_280' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_regslice_280_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_regslice_280' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_regslice_280_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_SYZDZQ' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:26407]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9604]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9814]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_MHSNH2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25505]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_us_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_us_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_281' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_data_fifo_281_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_281' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_data_fifo_281_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_s00_data_fifo_281' is unconnected for instance 's00_data_fifo' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25923]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_s00_data_fifo_281' is unconnected for instance 's00_data_fifo' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25923]
WARNING: [Synth 8-7023] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_281' has 72 connections declared, but only 70 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25923]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_regslice_281' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_regslice_281_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_regslice_281' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_regslice_281_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'design_1_s00_regslice_281' is unconnected for instance 's00_regslice' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25994]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'design_1_s00_regslice_281' is unconnected for instance 's00_regslice' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25994]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'design_1_s00_regslice_281' has 76 connections declared, but only 74 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25994]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_MHSNH2' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25505]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_1' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:9814]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_2_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:11137]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_JHHGD2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25274]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_282' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_data_fifo_282_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_282' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_data_fifo_282_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_s00_data_fifo_282' is unconnected for instance 's00_data_fifo' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25430]
WARNING: [Synth 8-7023] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_282' has 36 connections declared, but only 35 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25430]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_regslice_282' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_regslice_282_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_regslice_282' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_s00_regslice_282_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_JHHGD2' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25274]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_2_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:11137]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:10164]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1OQ6Q6S' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17454]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17613]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17613]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17613]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_0' has 42 connections declared, but only 39 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17613]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1OQ6Q6S' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17454]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_EUZJED' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18419]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_EUZJED' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18419]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1PVVHXZ' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18551]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_1' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_1' is unconnected for instance 'auto_cc' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18714]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_1' is unconnected for instance 'auto_cc' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18714]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_1' has 42 connections declared, but only 40 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18714]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1PVVHXZ' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18551]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_DF0QK6' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:19617]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_2' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_DF0QK6' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:19617]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1M47UOI' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:19833]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_3' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_3' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_3' is unconnected for instance 'auto_cc' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:19996]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_3' is unconnected for instance 'auto_cc' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:19996]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_3' has 42 connections declared, but only 40 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:19996]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1M47UOI' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:19833]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_9YHAAE' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:24502]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_9YHAAE' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:24502]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_4' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_xbar_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_4' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_xbar_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_2' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:10164]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_4_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:11317]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ENC4GM' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:24912]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_ds_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_ds_1' is unconnected for instance 'auto_ds' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25199]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'design_1_auto_ds_1' is unconnected for instance 'auto_ds' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25199]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_ds_1' is unconnected for instance 'auto_ds' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25199]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'design_1_auto_ds_1' is unconnected for instance 'auto_ds' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25199]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'design_1_auto_ds_1' has 76 connections declared, but only 72 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:25199]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ENC4GM' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:24912]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_4_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:11317]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_blk_mem_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_blk_mem_gen_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_proc_sys_reset_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_proc_sys_reset_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5103]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5103]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5103]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5103]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_proc_sys_reset_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_proc_sys_reset_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5111]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5111]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5111]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5111]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'design_1_proc_sys_reset_1_0' has 10 connections declared, but only 6 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5111]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_proc_sys_reset_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_2' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_proc_sys_reset_0_2_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5118]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'proc_sys_reset_2' of module 'design_1_proc_sys_reset_0_2' has 10 connections declared, but only 7 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5118]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5126]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_2_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_proc_sys_reset_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_2_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_proc_sys_reset_2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_3' of module 'design_1_proc_sys_reset_2_0' has 10 connections declared, but only 5 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5126]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:11687]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_RV6QXJ' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17655]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_m00_regslice_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_m00_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m00_regslice_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_m00_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_RV6QXJ' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17655]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_12MS3EE' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18029]
INFO: [Synth 8-6157] synthesizing module 'design_1_m01_regslice_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_m01_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m01_regslice_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_m01_regslice_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'design_1_m01_regslice_0' has 80 connections declared, but only 76 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18340]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_12MS3EE' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18029]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_R477TG' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18757]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_m02_regslice_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_m02_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m02_regslice_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_m02_regslice_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'design_1_m02_regslice_0' has 40 connections declared, but only 38 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:19080]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_R477TG' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:18757]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_13NGLV9' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:19121]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_4' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_4' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_m03_regslice_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_m03_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m03_regslice_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_m03_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_13NGLV9' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:19121]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_V0HHOX' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:20039]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_5' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_5' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_cc_5_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_4' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_4' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_V0HHOX' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:20039]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_ZODA9C' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:20475]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_ZODA9C' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:20475]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_TFIFYQ' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:20747]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_5' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_5' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_5_stub.v:5]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_5' has 60 connections declared, but only 57 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:20982]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_TFIFYQ' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:20747]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_10Z0P83' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:21042]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_10Z0P83' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:21042]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_VZ63MJ' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:21300]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_6' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_6' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_6_stub.v:5]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_6' has 60 connections declared, but only 58 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:21539]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_VZ63MJ' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:21300]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_17EIGXM' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:21600]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_17EIGXM' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:21600]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_7' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_7_stub.v:5]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_7' has 60 connections declared, but only 58 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:22111]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1DTG3V3' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:21872]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_8' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_8_stub.v:5]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_8' has 60 connections declared, but only 58 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:22411]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_PRNFQM' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:22172]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_9' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/.Xil/Vivado-17145-uftrig01/realtime/design_1_auto_pc_9_stub.v:5]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_9' has 60 connections declared, but only 58 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:22711]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_10' has 60 connections declared, but only 58 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:23011]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_11' has 60 connections declared, but only 58 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:23583]
WARNING: [Synth 8-7023] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_283' has 72 connections declared, but only 70 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:24346]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'design_1_s00_regslice_283' has 84 connections declared, but only 82 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:24417]
WARNING: [Synth 8-7023] instance 's01_data_fifo' of module 'design_1_s01_data_fifo_0' has 72 connections declared, but only 70 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:27166]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_5' has 78 connections declared, but only 76 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:15531]
WARNING: [Synth 8-7023] instance 'ps7_0_axi_periph' of module 'design_1_ps7_0_axi_periph_0' has 485 connections declared, but only 476 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5132]
WARNING: [Synth 8-7023] instance 'system_management_wiz_0' of module 'design_1_system_management_wiz_0_0' has 25 connections declared, but only 19 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5609]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 299 connections declared, but only 279 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:5647]
WARNING: [Synth 8-7023] instance 'cpu' of module 'cpu_imp_11Y6JLO' has 577 connections declared, but only 573 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:7718]
WARNING: [Synth 8-7023] instance 'axi_mcdma_0' of module 'design_1_axi_mcdma_0_0' has 145 connections declared, but only 143 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:16146]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_1' of module 'design_1_axis_data_fifo_1_0' has 18 connections declared, but only 15 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:16290]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_3' of module 'design_1_axis_data_fifo_3_0' has 15 connections declared, but only 12 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:16323]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_4' of module 'design_1_axis_data_fifo_4_0' has 15 connections declared, but only 12 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:16336]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_5' of module 'design_1_axis_data_fifo_5_0' has 21 connections declared, but only 18 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:16349]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:16417]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_1' has 10 connections declared, but only 5 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:16417]
WARNING: [Synth 8-7023] instance 'tx_csum_0' of module 'design_1_tx_csum_0_1' has 26 connections declared, but only 24 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:16458]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'design_1_axi_iic_0_0' has 27 connections declared, but only 26 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17045]
WARNING: [Synth 8-7023] instance 'axi_iic_1' of module 'design_1_axi_iic_1_0' has 27 connections declared, but only 26 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17072]
WARNING: [Synth 8-7023] instance 'axi_iic_2' of module 'design_1_axi_iic_2_0' has 27 connections declared, but only 26 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17099]
WARNING: [Synth 8-7023] instance 'axi_iic_3' of module 'design_1_axi_iic_3_0' has 27 connections declared, but only 26 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17126]
WARNING: [Synth 8-7023] instance 'axi_iic_4' of module 'design_1_axi_iic_3_1' has 27 connections declared, but only 26 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:17153]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:8541]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_3' has 10 connections declared, but only 7 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:8583]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:8635]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:8715]
WARNING: [Synth 8-7023] instance 'xxv_ethernet_0' of module 'design_1_xxv_ethernet_0_0' has 133 connections declared, but only 56 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:8736]
WARNING: [Synth 8-689] width (2) of port connection 'tx_polarity' does not match port width (4) of module 'design_1_wrapper' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/apex_control_mgt_top.sv:313]
WARNING: [Synth 8-689] width (1) of port connection 'txpmaresetdone_out' does not match port width (2) of module 'c2c_gth_7p8125g' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:151]
WARNING: [Synth 8-7023] instance 'c2c_gth' of module 'c2c_gth_7p8125g' has 57 connections declared, but only 56 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_i'. This will prevent further optimization [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/hdl/design_1_wrapper.v:259]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:8541]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'C2C'. This will prevent further optimization [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:7136]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'registers'. This will prevent further optimization [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:8591]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/synth/design_1.v:8635]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c2c_gth_7p8125g_vio_0_inst'. This will prevent further optimization [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c2c_gth'. This will prevent further optimization [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:98]
WARNING: [Synth 8-6014] Unused sequential element rxdata_r_reg[1] was removed.  [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:279]
WARNING: [Synth 8-6014] Unused sequential element rxdata_r_reg[0] was removed.  [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:279]
WARNING: [Synth 8-6014] Unused sequential element rxvalid_r_reg was removed.  [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:280]
WARNING: [Synth 8-6014] Unused sequential element rx_k_reg was removed.  [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:292]
WARNING: [Synth 8-3848] Net rxclkcorcnt[1] in module/entity c2c_gth_7p8125g_tux does not have driver. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:51]
WARNING: [Synth 8-3848] Net rxclkcorcnt[0] in module/entity c2c_gth_7p8125g_tux does not have driver. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/c2c_gth_7p8125g_tux.sv:51]
WARNING: [Synth 8-3848] Net g10s_mdc in module/entity apex_control_mgt_top does not have driver. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/apex_control_mgt_top.sv:132]
WARNING: [Synth 8-3848] Net g10s_mdio in module/entity apex_control_mgt_top does not have driver. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/apex_control_mgt_top.sv:134]
WARNING: [Synth 8-3848] Net xg_refclk_out in module/entity apex_control_mgt_top does not have driver. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/apex_control_mgt_top.sv:258]
WARNING: [Synth 8-3848] Net axi_link0_rx_n in module/entity apex_control_mgt_top does not have driver. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/apex_control_mgt_top.sv:106]
WARNING: [Synth 8-3848] Net axi_link0_rx_p in module/entity apex_control_mgt_top does not have driver. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/rtl/apex_control_mgt_top.sv:107]
WARNING: [Synth 8-3917] design apex_control_mgt_top has port som240_2_d48 driven by constant 1
WARNING: [Synth 8-3917] design apex_control_mgt_top has port som240_2_c59 driven by constant 0
WARNING: [Synth 8-3917] design apex_control_mgt_top has port som240_2_c60 driven by constant 1
WARNING: [Synth 8-7129] Port rxclkcorcnt[1][1] in module c2c_gth_7p8125g_tux is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxclkcorcnt[1][0] in module c2c_gth_7p8125g_tux is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxclkcorcnt[0][1] in module c2c_gth_7p8125g_tux is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxclkcorcnt[0][0] in module c2c_gth_7p8125g_tux is either unconnected or has no load
WARNING: [Synth 8-7129] Port do_cc[1] in module c2c_gth_7p8125g_tux is either unconnected or has no load
WARNING: [Synth 8-7129] Port do_cc[0] in module c2c_gth_7p8125g_tux is either unconnected or has no load
WARNING: [Synth 8-7129] Port link_up[1] in module c2c_gth_7p8125g_tux is either unconnected or has no load
WARNING: [Synth 8-7129] Port link_up[0] in module c2c_gth_7p8125g_tux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[36] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[35] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[34] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[33] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[32] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[11] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[10] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[9] in module registers_imp_1QVI28F is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[39] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[38] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[37] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[36] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[35] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[34] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[33] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[32] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[31] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[30] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[29] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[28] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[27] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[26] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[25] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[24] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[23] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[22] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[21] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[20] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[19] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[18] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[17] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[16] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[15] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[14] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[13] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[12] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[11] in module i2c_imp_DBF5UM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[10] in module i2c_imp_DBF5UM is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3386.441 ; gain = 335.312 ; free physical = 7026 ; free virtual = 11265
Synthesis current peak Physical Memory [PSS] (MB): peak = 2625.594; parent = 2415.682; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4404.309; parent = 3386.445; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3404.254 ; gain = 353.125 ; free physical = 7025 ; free virtual = 11265
Synthesis current peak Physical Memory [PSS] (MB): peak = 2625.594; parent = 2415.682; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4422.121; parent = 3404.258; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3404.254 ; gain = 353.125 ; free physical = 7025 ; free virtual = 11265
Synthesis current peak Physical Memory [PSS] (MB): peak = 2625.594; parent = 2415.682; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4422.121; parent = 3404.258; children = 1017.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3410.191 ; gain = 0.000 ; free physical = 7023 ; free virtual = 11262
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_1_0_in_context.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_1_0_in_context.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0_in_context.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0_in_context.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_1_0/design_1_axisafety_1_0/design_1_axisafety_1_0_in_context.xdc] for cell 'bdw/design_1_i/C2C/axisafety_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_1_0/design_1_axisafety_1_0/design_1_axisafety_1_0_in_context.xdc] for cell 'bdw/design_1_i/C2C/axisafety_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_2_0/design_1_axisafety_2_0/design_1_axisafety_2_0_in_context.xdc] for cell 'bdw/design_1_i/C2C/axisafety_2'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_2_0/design_1_axisafety_2_0/design_1_axisafety_2_0_in_context.xdc] for cell 'bdw/design_1_i/C2C/axisafety_2'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_1_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_1_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/axi_bram_ctrl_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/axi_bram_ctrl_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/axi_bram_ctrl_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_0_0/design_1_i2cSlave_0_0/design_1_i2cSlave_0_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/i2cSlave_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_0_0/design_1_i2cSlave_0_0/design_1_i2cSlave_0_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/i2cSlave_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_1_0/design_1_i2cSlave_1_0/design_1_i2cSlave_1_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/i2cSlave_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_1_0/design_1_i2cSlave_1_0/design_1_i2cSlave_1_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/i2cSlave_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ipmb_watchdog_0_0/design_1_ipmb_watchdog_0_0/design_1_ipmb_watchdog_0_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/ipmb_watchdog_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ipmb_watchdog_0_0/design_1_ipmb_watchdog_0_0/design_1_ipmb_watchdog_0_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/ipmb_watchdog_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/i2c_switch_dual_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/i2c_switch_dual_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0/design_1_system_ila_2_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0/design_1_system_ila_2_0_in_context.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_master_0_4/design_1_i2c_master_0_4/design_1_i2c_master_0_4_in_context.xdc] for cell 'bdw/design_1_i/IPMC/i2c_master_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_master_0_4/design_1_i2c_master_0_4/design_1_i2c_master_0_4_in_context.xdc] for cell 'bdw/design_1_i/IPMC/i2c_master_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_0_0/design_1_axi_jtag_0_0/design_1_axi_jtag_1_0_in_context.xdc] for cell 'bdw/design_1_i/JTAG/axi_jtag_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_0_0/design_1_axi_jtag_0_0/design_1_axi_jtag_1_0_in_context.xdc] for cell 'bdw/design_1_i/JTAG/axi_jtag_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_1_0/design_1_axi_jtag_1_0/design_1_axi_jtag_1_0_in_context.xdc] for cell 'bdw/design_1_i/JTAG/axi_jtag_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_1_0/design_1_axi_jtag_1_0/design_1_axi_jtag_1_0_in_context.xdc] for cell 'bdw/design_1_i/JTAG/axi_jtag_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_2_1/design_1_axisafety_2_1/design_1_axisafety_2_1_in_context.xdc] for cell 'bdw/design_1_i/bram_loopback/axisafety_2'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_2_1/design_1_axisafety_2_1/design_1_axisafety_2_1_in_context.xdc] for cell 'bdw/design_1_i/bram_loopback/axisafety_2'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_0_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_0_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/blk_mem_gen_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/blk_mem_gen_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_bram_ctrl_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_280/design_1_s00_regslice_280/design_1_s00_regslice_4_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_280/design_1_s00_regslice_280/design_1_s00_regslice_4_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_280/design_1_s00_data_fifo_280/design_1_s00_data_fifo_4_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_280/design_1_s00_data_fifo_280/design_1_s00_data_fifo_4_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_281/design_1_s00_regslice_281/design_1_s00_regslice_5_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_281/design_1_s00_regslice_281/design_1_s00_regslice_5_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_281/design_1_s00_data_fifo_281/design_1_s00_data_fifo_5_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_281/design_1_s00_data_fifo_281/design_1_s00_data_fifo_5_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4/design_1_xbar_4_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/xbar'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4/design_1_xbar_4_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/xbar'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3/design_1_auto_cc_1_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3/design_1_auto_cc_1_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_282/design_1_s00_regslice_282/design_1_s00_regslice_6_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_282/design_1_s00_regslice_282/design_1_s00_regslice_6_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_282/design_1_s00_data_fifo_282/design_1_s00_data_fifo_6_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_282/design_1_s00_data_fifo_282/design_1_s00_data_fifo_6_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5/design_1_xbar_5_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5/design_1_xbar_5_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/xbar'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_283/design_1_s00_regslice_283/design_1_s00_regslice_7_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_283/design_1_s00_regslice_283/design_1_s00_regslice_7_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_283/design_1_s00_data_fifo_283/design_1_s00_data_fifo_7_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_283/design_1_s00_data_fifo_283/design_1_s00_data_fifo_7_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0/design_1_s01_regslice_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0/design_1_s01_regslice_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0/design_1_m00_regslice_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0/design_1_m00_regslice_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0/design_1_m01_regslice_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0/design_1_m01_regslice_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0/design_1_m02_regslice_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0/design_1_m02_regslice_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0/design_1_m03_regslice_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0/design_1_m03_regslice_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4/design_1_auto_cc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4/design_1_auto_cc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_4_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_4_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5/design_1_auto_cc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5/design_1_auto_cc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_4_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_4_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10/design_1_auto_pc_2_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_11/design_1_auto_pc_11/design_1_auto_pc_11_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_11/design_1_auto_pc_11/design_1_auto_pc_11_in_context.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0_in_context.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/design_1_debug_bridge_0_0/design_1_debug_bridge_0_0_in_context.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/design_1_debug_bridge_0_0/design_1_debug_bridge_0_0_in_context.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/design_1_debug_bridge_1_0/design_1_debug_bridge_1_0_in_context.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/design_1_debug_bridge_1_0/design_1_debug_bridge_1_0_in_context.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0/design_1_axi_iic_0_0_in_context.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0/design_1_axi_iic_0_0_in_context.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_1_0/design_1_axi_iic_1_0/design_1_axi_iic_0_0_in_context.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_1_0/design_1_axi_iic_1_0/design_1_axi_iic_0_0_in_context.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_2_0/design_1_axi_iic_2_0/design_1_axi_iic_0_0_in_context.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_2'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_2_0/design_1_axi_iic_2_0/design_1_axi_iic_0_0_in_context.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_2'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_0/design_1_axi_iic_3_0/design_1_axi_iic_0_0_in_context.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_3'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_0/design_1_axi_iic_3_0/design_1_axi_iic_0_0_in_context.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_3'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_1/design_1_axi_iic_3_1/design_1_axi_iic_0_0_in_context.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_4'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_1/design_1_axi_iic_3_1/design_1_axi_iic_0_0_in_context.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_4'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'bdw/design_1_i/ila_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'bdw/design_1_i/ila_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_pok_alarm_0_0/design_1_pok_alarm_0_0/design_1_pok_alarm_0_0_in_context.xdc] for cell 'bdw/design_1_i/registers/pok_alarm_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_pok_alarm_0_0/design_1_pok_alarm_0_0/design_1_pok_alarm_0_0_in_context.xdc] for cell 'bdw/design_1_i/registers/pok_alarm_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_reg_bank_0_0/design_1_reg_bank_0_0/design_1_reg_bank_0_0_in_context.xdc] for cell 'bdw/design_1_i/registers/reg_bank_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_reg_bank_0_0/design_1_reg_bank_0_0/design_1_reg_bank_0_0_in_context.xdc] for cell 'bdw/design_1_i/registers/reg_bank_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_0/design_1_jtag_logic_0_0/design_1_jtag_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/jtag_logic_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_0/design_1_jtag_logic_0_0/design_1_jtag_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/jtag_logic_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_1/design_1_jtag_logic_0_1/design_1_jtag_logic_0_1_in_context.xdc] for cell 'bdw/design_1_i/jtag_logic_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_1/design_1_jtag_logic_0_1/design_1_jtag_logic_0_1_in_context.xdc] for cell 'bdw/design_1_i/jtag_logic_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_jtag_0_0/design_1_axis_jtag_0_0/design_1_axis_jtag_0_0_in_context.xdc] for cell 'bdw/design_1_i/axis_jtag_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_jtag_0_0/design_1_axis_jtag_0_0/design_1_axis_jtag_0_0_in_context.xdc] for cell 'bdw/design_1_i/axis_jtag_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_cntrl_strm_rd_0_0/design_1_cntrl_strm_rd_0_0/design_1_cntrl_strm_rd_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/cntrl_strm_rd_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_cntrl_strm_rd_0_0/design_1_cntrl_strm_rd_0_0/design_1_cntrl_strm_rd_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/cntrl_strm_rd_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_csum_rx_rss_0_0/design_1_csum_rx_rss_0_0/design_1_csum_rx_rss_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/csum_rx_rss_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_csum_rx_rss_0_0/design_1_csum_rx_rss_0_0/design_1_csum_rx_rss_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/csum_rx_rss_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_pkt_overflow_logic_0_0/design_1_pkt_overflow_logic_0_0/design_1_pkt_overflow_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/pkt_overflow_logic_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_pkt_overflow_logic_0_0/design_1_pkt_overflow_logic_0_0/design_1_pkt_overflow_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/pkt_overflow_logic_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tdest_align_0_0/design_1_tdest_align_0_0/design_1_tdest_align_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/tdest_align_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tdest_align_0_0/design_1_tdest_align_0_0/design_1_tdest_align_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/tdest_align_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tdest_mapper_0_0/design_1_tdest_mapper_0_0/design_1_tdest_mapper_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/tdest_mapper_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tdest_mapper_0_0/design_1_tdest_mapper_0_0/design_1_tdest_mapper_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/tdest_mapper_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_reduced_logic_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_reduced_logic_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_reduced_logic_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_reduced_logic_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_2/design_1_util_reduced_logic_0_2/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_reduced_logic_2'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_2/design_1_util_reduced_logic_0_2/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_reduced_logic_2'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_2_0/design_1_util_reduced_logic_2_0/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_reduced_logic_3'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_2_0/design_1_util_reduced_logic_2_0/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_reduced_logic_3'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_3_0/design_1_util_reduced_logic_3_0/design_1_util_reduced_logic_3_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_reduced_logic_4'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_3_0/design_1_util_reduced_logic_3_0/design_1_util_reduced_logic_3_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_reduced_logic_4'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_vector_logic_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_vector_logic_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_vector_logic_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_vector_logic_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_2/design_1_util_vector_logic_1_2/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_vector_logic_2'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_2/design_1_util_vector_logic_1_2/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_vector_logic_2'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_3/design_1_util_vector_logic_1_3/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_vector_logic_3'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_3/design_1_util_vector_logic_1_3/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/util_vector_logic_3'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axis_data_fifo_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axis_data_fifo_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axis_data_fifo_2'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axis_data_fifo_2'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_3_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axis_data_fifo_3'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_3_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axis_data_fifo_3'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_4_0/design_1_axis_data_fifo_4_0/design_1_axis_data_fifo_3_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axis_data_fifo_4'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_4_0/design_1_axis_data_fifo_4_0/design_1_axis_data_fifo_3_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axis_data_fifo_4'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_5_0/design_1_axis_data_fifo_5_0/design_1_axis_data_fifo_5_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axis_data_fifo_5'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_5_0/design_1_axis_data_fifo_5_0/design_1_axis_data_fifo_5_0_in_context.xdc] for cell 'bdw/design_1_i/hier_0/axis_data_fifo_5'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tx_csum_0_1/design_1_tx_csum_0_1/design_1_tx_csum_0_1_in_context.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tx_csum_0_1/design_1_tx_csum_0_1/design_1_tx_csum_0_1_in_context.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3_in_context.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3_in_context.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'bdw/design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'bdw/design_1_i/axi_dma_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_3_in_context.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_3_in_context.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_2_in_context.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_2_in_context.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_3_in_context.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_3_in_context.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'bdw/design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'bdw/design_1_i/axis_data_fifo_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'bdw/design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'bdw/design_1_i/clk_wiz_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'bdw/design_1_i/system_ila_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'bdw/design_1_i/system_ila_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/design_1_system_ila_1_0/design_1_system_ila_1_0_in_context.xdc] for cell 'bdw/design_1_i/system_ila_1'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/design_1_system_ila_1_0/design_1_system_ila_1_0_in_context.xdc] for cell 'bdw/design_1_i/system_ila_1'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0_in_context.xdc] for cell 'c2c_mgt/c2c_gth_7p8125g_vio_0_inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0_in_context.xdc] for cell 'c2c_mgt/c2c_gth_7p8125g_vio_0_inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g/c2c_gth_7p8125g_in_context.xdc] for cell 'c2c_mgt/c2c_gth'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g/c2c_gth_7p8125g_in_context.xdc] for cell 'c2c_mgt/c2c_gth'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_design_1_clk_wiz_0_0'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:48]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:48]
WARNING: [Vivado 12-627] No clocks matched 'xxv_ethernet_0_tx_clk_out_0'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:48]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:48]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_design_1_clk_wiz_0_0]'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks xxv_ethernet_0_tx_clk_out_0]'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_design_1_clk_wiz_0_0'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:49]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:49]
WARNING: [Vivado 12-627] No clocks matched 'xxv_ethernet_0_rx_clk_out_0'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:49]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:49]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_design_1_clk_wiz_0_0]'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks xxv_ethernet_0_rx_clk_out_0]'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/apex_control_mgt_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ */i_*_axi_if_top/*/i_*_syncer/*meta_reg*}'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/top.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ */i_*_SYNC*/*stretch_reg*}'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/top.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/top.xdc:96]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/apex_control_mgt_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/apex_control_mgt_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/apex_control_mgt_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/apex_control_mgt_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/apex_control_mgt_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3544.992 ; gain = 0.000 ; free physical = 6967 ; free virtual = 11206
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3544.992 ; gain = 0.000 ; free physical = 6967 ; free virtual = 11206
WARNING: [Timing 38-316] Clock period '6.400' specified during out-of-context synthesis of instance 'bdw/design_1_i/xxv_ethernet_0' at clock pin 'rx_core_clk_0' is different from the actual clock period '6.206', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bdw/design_1_i/cpu/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '6.400' specified during out-of-context synthesis of instance 'bdw/design_1_i/hier_0/axis_data_fifo_1' at clock pin 's_axis_aclk' is different from the actual clock period '6.206', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '6.400' specified during out-of-context synthesis of instance 'bdw/design_1_i/hier_0/proc_sys_reset_0' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.206', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '6.400' specified during out-of-context synthesis of instance 'bdw/design_1_i/hier_0/tx_csum_0' at clock pin 'm00_axis_aclk' is different from the actual clock period '6.206', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3544.992 ; gain = 493.863 ; free physical = 7070 ; free virtual = 11310
Synthesis current peak Physical Memory [PSS] (MB): peak = 2673.135; parent = 2463.849; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4562.859; parent = 3544.996; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3544.992 ; gain = 493.863 ; free physical = 7070 ; free virtual = 11310
Synthesis current peak Physical Memory [PSS] (MB): peak = 2673.135; parent = 2463.849; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4562.859; parent = 3544.996; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for som240_1_c22. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_1_c22. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for som240_1_a17. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_1_a17. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for som240_1_c20. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_1_c20. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for som240_1_a16. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_1_a16. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for som240_2_c4. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_2_c4. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for som240_2_c3. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_2_c3. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for som240_2_d2. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_2_d2. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for som240_2_d1. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_2_d1. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for som240_2_c8. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_2_c8. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for som240_2_c7. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_2_c7. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for som240_2_d6. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g/c2c_gth_7p8125g_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_2_d6. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g/c2c_gth_7p8125g_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for som240_2_d5. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g/c2c_gth_7p8125g_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_2_d5. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g/c2c_gth_7p8125g_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for som240_2_a4. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g/c2c_gth_7p8125g_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_2_a4. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g/c2c_gth_7p8125g_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for som240_2_a3. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g/c2c_gth_7p8125g_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for som240_2_a3. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g/c2c_gth_7p8125g_in_context.xdc, line 19).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/C2C/axi_chip2chip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/C2C/axi_chip2chip_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/C2C/axisafety_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/C2C/axisafety_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/IPMC/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/IPMC/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/IPMC/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/IPMC/i2cSlave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/IPMC/i2cSlave_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/IPMC/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/IPMC/ipmb_watchdog_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/IPMC/i2c_switch_dual_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/IPMC/system_ila_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/IPMC/i2c_master_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/JTAG/axi_jtag_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/JTAG/axi_jtag_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/bram_loopback/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/bram_loopback/axisafety_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/xlconcat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/proc_sys_reset_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_4/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/axi_interconnect_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/cpu/system_management_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/dbg/debug_bridge_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/dbg/debug_bridge_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/i2c/axi_iic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/i2c/axi_iic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/i2c/axi_iic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/i2c/axi_iic_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/i2c/axi_iic_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/registers/pok_alarm_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/registers/reg_bank_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/registers/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/jtag_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/jtag_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/axis_jtag_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/cntrl_strm_rd_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/csum_rx_rss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/pkt_overflow_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/tdest_align_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/tdest_mapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/util_reduced_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/util_reduced_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/util_reduced_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/util_reduced_logic_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/util_reduced_logic_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/util_vector_logic_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/xlconcat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/xlconcat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/xlconcat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/xlconcat_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/axi_mcdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/axis_data_fifo_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/axis_data_fifo_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/axis_data_fifo_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/axis_data_fifo_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/axis_data_fifo_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/hier_0/tx_csum_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/system_ila_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bdw/design_1_i/xxv_ethernet_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for c2c_mgt/c2c_gth_7p8125g_vio_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for c2c_mgt/c2c_gth. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3544.992 ; gain = 493.863 ; free physical = 7070 ; free virtual = 11310
Synthesis current peak Physical Memory [PSS] (MB): peak = 2673.135; parent = 2463.849; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4562.859; parent = 3544.996; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3544.992 ; gain = 493.863 ; free physical = 7054 ; free virtual = 11296
Synthesis current peak Physical Memory [PSS] (MB): peak = 2673.135; parent = 2463.849; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4562.859; parent = 3544.996; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design apex_control_mgt_top has port som240_2_d48 driven by constant 1
WARNING: [Synth 8-3917] design apex_control_mgt_top has port som240_2_c59 driven by constant 0
WARNING: [Synth 8-3917] design apex_control_mgt_top has port som240_2_c60 driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3544.992 ; gain = 493.863 ; free physical = 7038 ; free virtual = 11289
Synthesis current peak Physical Memory [PSS] (MB): peak = 2673.135; parent = 2463.849; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4562.859; parent = 3544.996; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3877.281 ; gain = 826.152 ; free physical = 6471 ; free virtual = 10722
Synthesis current peak Physical Memory [PSS] (MB): peak = 3197.282; parent = 2988.402; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4895.148; parent = 3877.285; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3882.281 ; gain = 831.152 ; free physical = 6467 ; free virtual = 10718
Synthesis current peak Physical Memory [PSS] (MB): peak = 3201.005; parent = 2992.125; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4900.148; parent = 3882.285; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3912.336 ; gain = 861.207 ; free physical = 6462 ; free virtual = 10713
Synthesis current peak Physical Memory [PSS] (MB): peak = 3205.095; parent = 2996.215; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.203; parent = 3912.340; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin c2c_mgt/txpmaresetdone_out_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin c2c_mgt/txpmaresetdone_out_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3912.336 ; gain = 861.207 ; free physical = 6462 ; free virtual = 10713
Synthesis current peak Physical Memory [PSS] (MB): peak = 3205.604; parent = 2996.725; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.203; parent = 3912.340; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3912.336 ; gain = 861.207 ; free physical = 6462 ; free virtual = 10713
Synthesis current peak Physical Memory [PSS] (MB): peak = 3205.620; parent = 2996.740; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.203; parent = 3912.340; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3912.336 ; gain = 861.207 ; free physical = 6460 ; free virtual = 10711
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.581; parent = 2999.701; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.203; parent = 3912.340; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3912.336 ; gain = 861.207 ; free physical = 6460 ; free virtual = 10712
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.597; parent = 2999.717; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.203; parent = 3912.340; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3912.336 ; gain = 861.207 ; free physical = 6460 ; free virtual = 10712
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.604; parent = 2999.725; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.203; parent = 3912.340; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3912.336 ; gain = 861.207 ; free physical = 6460 ; free virtual = 10711
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.659; parent = 2999.779; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.203; parent = 3912.340; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_axi_chip2chip_0_0         |         1|
|2     |design_1_axi_chip2chip_1_0         |         1|
|3     |design_1_axisafety_1_0             |         1|
|4     |design_1_axisafety_2_0             |         1|
|5     |design_1_xbar_3                    |         1|
|6     |design_1_auto_us_1                 |         1|
|7     |design_1_auto_us_2                 |         1|
|8     |design_1_auto_us_3                 |         1|
|9     |design_1_axi_gpio_0_0              |         1|
|10    |design_1_pok_alarm_0_0             |         1|
|11    |design_1_reg_bank_0_0              |         1|
|12    |design_1_axi_dma_0_0               |         1|
|13    |design_1_axis_data_fifo_0_0        |         1|
|14    |design_1_axis_jtag_0_0             |         1|
|15    |design_1_clk_wiz_0_0               |         1|
|16    |design_1_ila_0_0                   |         1|
|17    |design_1_jtag_logic_0_0            |         1|
|18    |design_1_jtag_logic_0_1            |         1|
|19    |design_1_proc_sys_reset_0_3        |         1|
|20    |design_1_system_ila_0_0            |         1|
|21    |design_1_system_ila_1_0            |         1|
|22    |design_1_xxv_ethernet_0_0          |         1|
|23    |design_1_axi_bram_ctrl_0_0         |         1|
|24    |design_1_axi_bram_ctrl_1_0         |         1|
|25    |design_1_axi_gpio_0_1              |         1|
|26    |design_1_axi_gpio_1_0              |         1|
|27    |design_1_i2cSlave_0_0              |         1|
|28    |design_1_i2cSlave_1_0              |         1|
|29    |design_1_i2c_master_0_4            |         1|
|30    |design_1_i2c_switch_dual_0_0       |         1|
|31    |design_1_ipmb_watchdog_0_0         |         1|
|32    |design_1_system_ila_2_0            |         1|
|33    |design_1_axi_jtag_0_0              |         1|
|34    |design_1_axi_jtag_1_0              |         1|
|35    |design_1_axisafety_2_1             |         1|
|36    |design_1_s00_data_fifo_280         |         1|
|37    |design_1_s00_regslice_280          |         1|
|38    |design_1_auto_us_0                 |         1|
|39    |design_1_s00_data_fifo_281         |         1|
|40    |design_1_s00_regslice_281          |         1|
|41    |design_1_s00_data_fifo_282         |         1|
|42    |design_1_s00_regslice_282          |         1|
|43    |design_1_xbar_4                    |         1|
|44    |design_1_auto_cc_0                 |         1|
|45    |design_1_auto_cc_1                 |         1|
|46    |design_1_auto_cc_2                 |         1|
|47    |design_1_auto_cc_3                 |         1|
|48    |design_1_auto_ds_0                 |         1|
|49    |design_1_auto_pc_0                 |         1|
|50    |design_1_auto_ds_1                 |         1|
|51    |design_1_xbar_5                    |         1|
|52    |design_1_auto_pc_1                 |         1|
|53    |design_1_m00_regslice_0            |         1|
|54    |design_1_m01_regslice_0            |         1|
|55    |design_1_auto_pc_2                 |         1|
|56    |design_1_m02_regslice_0            |         1|
|57    |design_1_auto_cc_4                 |         1|
|58    |design_1_auto_pc_3                 |         1|
|59    |design_1_m03_regslice_0            |         1|
|60    |design_1_auto_cc_5                 |         1|
|61    |design_1_auto_pc_4                 |         1|
|62    |design_1_auto_pc_5                 |         1|
|63    |design_1_auto_pc_6                 |         1|
|64    |design_1_auto_pc_7                 |         1|
|65    |design_1_auto_pc_8                 |         1|
|66    |design_1_auto_pc_9                 |         1|
|67    |design_1_auto_pc_10                |         1|
|68    |design_1_auto_pc_11                |         1|
|69    |design_1_auto_ds_2                 |         1|
|70    |design_1_s00_data_fifo_283         |         1|
|71    |design_1_s00_regslice_283          |         1|
|72    |design_1_s01_data_fifo_0           |         1|
|73    |design_1_s01_regslice_0            |         1|
|74    |design_1_axi_bram_ctrl_0_1         |         1|
|75    |design_1_blk_mem_gen_0_0           |         1|
|76    |design_1_proc_sys_reset_0_0        |         1|
|77    |design_1_proc_sys_reset_1_0        |         1|
|78    |design_1_proc_sys_reset_0_2        |         1|
|79    |design_1_proc_sys_reset_2_0        |         1|
|80    |design_1_system_management_wiz_0_0 |         1|
|81    |design_1_zynq_ultra_ps_e_0_0       |         1|
|82    |design_1_debug_bridge_0_0          |         1|
|83    |design_1_debug_bridge_1_0          |         1|
|84    |design_1_axi_mcdma_0_0             |         1|
|85    |design_1_axis_data_fifo_1_0        |         1|
|86    |design_1_axis_data_fifo_2_0        |         1|
|87    |design_1_axis_data_fifo_3_0        |         1|
|88    |design_1_axis_data_fifo_4_0        |         1|
|89    |design_1_axis_data_fifo_5_0        |         1|
|90    |design_1_cntrl_strm_rd_0_0         |         1|
|91    |design_1_csum_rx_rss_0_0           |         1|
|92    |design_1_pkt_overflow_logic_0_0    |         1|
|93    |design_1_proc_sys_reset_0_1        |         1|
|94    |design_1_tdest_align_0_0           |         1|
|95    |design_1_tdest_mapper_0_0          |         1|
|96    |design_1_tx_csum_0_1               |         1|
|97    |design_1_util_reduced_logic_0_0    |         1|
|98    |design_1_util_reduced_logic_0_1    |         1|
|99    |design_1_util_reduced_logic_0_2    |         1|
|100   |design_1_util_reduced_logic_2_0    |         1|
|101   |design_1_util_reduced_logic_3_0    |         1|
|102   |design_1_util_vector_logic_0_0     |         1|
|103   |design_1_util_vector_logic_1_1     |         1|
|104   |design_1_util_vector_logic_1_2     |         1|
|105   |design_1_util_vector_logic_1_3     |         1|
|106   |design_1_axi_iic_0_0               |         1|
|107   |design_1_axi_iic_1_0               |         1|
|108   |design_1_axi_iic_2_0               |         1|
|109   |design_1_axi_iic_3_0               |         1|
|110   |design_1_axi_iic_3_1               |         1|
|111   |c2c_gth_7p8125g_vio_0              |         1|
|112   |c2c_gth_7p8125g                    |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |c2c_gth_7p8125g                  |     1|
|2     |c2c_gth_7p8125g_vio              |     1|
|3     |design_1_auto_cc                 |     6|
|9     |design_1_auto_ds                 |     3|
|12    |design_1_auto_pc                 |    12|
|24    |design_1_auto_us                 |     4|
|28    |design_1_axi_bram_ctrl_0         |     2|
|30    |design_1_axi_bram_ctrl_1         |     1|
|31    |design_1_axi_chip2chip_0         |     1|
|32    |design_1_axi_chip2chip_1         |     1|
|33    |design_1_axi_dma_0               |     1|
|34    |design_1_axi_gpio_0              |     2|
|36    |design_1_axi_gpio_1              |     1|
|37    |design_1_axi_iic_0               |     1|
|38    |design_1_axi_iic_1               |     1|
|39    |design_1_axi_iic_2               |     1|
|40    |design_1_axi_iic_3               |     2|
|42    |design_1_axi_jtag_0              |     1|
|43    |design_1_axi_jtag_1              |     1|
|44    |design_1_axi_mcdma_0             |     1|
|45    |design_1_axis_data_fifo_0        |     1|
|46    |design_1_axis_data_fifo_1        |     1|
|47    |design_1_axis_data_fifo_2        |     1|
|48    |design_1_axis_data_fifo_3        |     1|
|49    |design_1_axis_data_fifo_4        |     1|
|50    |design_1_axis_data_fifo_5        |     1|
|51    |design_1_axis_jtag_0             |     1|
|52    |design_1_axisafety_1             |     1|
|53    |design_1_axisafety_2             |     2|
|55    |design_1_blk_mem_gen_0           |     1|
|56    |design_1_clk_wiz_0               |     1|
|57    |design_1_cntrl_strm_rd_0         |     1|
|58    |design_1_csum_rx_rss_0           |     1|
|59    |design_1_debug_bridge_0          |     1|
|60    |design_1_debug_bridge_1          |     1|
|61    |design_1_i2cSlave_0              |     1|
|62    |design_1_i2cSlave_1              |     1|
|63    |design_1_i2c_master_0            |     1|
|64    |design_1_i2c_switch_dual_0       |     1|
|65    |design_1_ila_0                   |     1|
|66    |design_1_ipmb_watchdog_0         |     1|
|67    |design_1_jtag_logic_0            |     2|
|69    |design_1_m00_regslice            |     1|
|70    |design_1_m01_regslice            |     1|
|71    |design_1_m02_regslice            |     1|
|72    |design_1_m03_regslice            |     1|
|73    |design_1_pkt_overflow_logic_0    |     1|
|74    |design_1_pok_alarm_0             |     1|
|75    |design_1_proc_sys_reset_0        |     4|
|79    |design_1_proc_sys_reset_1        |     1|
|80    |design_1_proc_sys_reset_2        |     1|
|81    |design_1_reg_bank_0              |     1|
|82    |design_1_s00_data_fifo           |     4|
|86    |design_1_s00_regslice            |     4|
|90    |design_1_s01_data_fifo           |     1|
|91    |design_1_s01_regslice            |     1|
|92    |design_1_system_ila_0            |     1|
|93    |design_1_system_ila_1            |     1|
|94    |design_1_system_ila_2            |     1|
|95    |design_1_system_management_wiz_0 |     1|
|96    |design_1_tdest_align_0           |     1|
|97    |design_1_tdest_mapper_0          |     1|
|98    |design_1_tx_csum_0               |     1|
|99    |design_1_util_reduced_logic_0    |     3|
|102   |design_1_util_reduced_logic_2    |     1|
|103   |design_1_util_reduced_logic_3    |     1|
|104   |design_1_util_vector_logic_0     |     1|
|105   |design_1_util_vector_logic_1     |     3|
|108   |design_1_xbar                    |     3|
|111   |design_1_xxv_ethernet_0          |     1|
|112   |design_1_zynq_ultra_ps_e_0       |     1|
|113   |LUT1                             |     8|
|114   |LUT2                             |    37|
|115   |LUT3                             |    72|
|116   |LUT4                             |    45|
|117   |LUT5                             |    35|
|118   |LUT6                             |    30|
|119   |FDRE                             |   318|
|120   |FDSE                             |    58|
|121   |IBUF                             |    19|
|122   |IOBUF                            |    11|
|123   |OBUF                             |    16|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3912.336 ; gain = 861.207 ; free physical = 6460 ; free virtual = 10711
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.675; parent = 2999.795; children = 209.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.203; parent = 3912.340; children = 1017.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3912.336 ; gain = 720.469 ; free physical = 6497 ; free virtual = 10748
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3912.344 ; gain = 861.207 ; free physical = 6497 ; free virtual = 10748
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3912.344 ; gain = 0.000 ; free physical = 6595 ; free virtual = 10846
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3969.961 ; gain = 0.000 ; free physical = 6513 ; free virtual = 10764
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 19 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 11 instances

Synth Design complete, checksum: 7817a8ba
INFO: [Common 17-83] Releasing license: Synthesis
251 Infos, 314 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3969.961 ; gain = 918.832 ; free physical = 6732 ; free virtual = 10984
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/synth_1/apex_control_mgt_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file apex_control_mgt_top_utilization_synth.rpt -pb apex_control_mgt_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul  7 14:16:54 2024...
