0.6
2018.3
Dec  6 2018
23:39:36
/home/shuhangtan/Ece_498/CORDIC/adder_sima/adder_sima.sim/sim_1/synth/timing/xsim/a_s_TB_time_synth.v,1620846322,verilog,,,,ADDER_SUBTRACTOR;A_S_TOP_LEVEL;glbl,,,,,,,,
/home/shuhangtan/Ece_498/CORDIC/adder_sima/adder_sima.srcs/sim_1/imports/new/a_s_TB.vhd,1620845263,vhdl,,,,a_s_tb,,,,,,,,
