{
	"id": 66097089,
	"body": "\u003ca id=\"c1\"\u003e\u003c/a\u003eComment 1:\n\n\u003cpre\u003edouble-word atomic operations are very rarely supported:\n(hardware transaction memory based implementation not included,\nand not to mention that HTM is still a new concept with supports\nfrom only the latest processors: intel x86 [amd has another\nincompatible proposal] and power)\n\nARMv6K+, x86/amd64 and Power ISA v2.07+ (e.g. Power 8) support\ndouble-word atomic instructions.\n\nARMv5 or below, mips, pre-v2.07 power, sparc all don't support\ndouble-word atomic operations.\n\nAlso, some (not all?) double-word atomic instructions require\ndouble-word alignment.\n\nFor those reasons, I suggest we don't use double-word atomics\nfor interface values.\u003c/pre\u003e",
	"user": {
		"login": "minux",
		"id": 135652,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2014-07-22T02:54:34Z",
	"updated_at": "2014-12-08T10:46:40Z"
}
