`timescale 1ns / 1ps    

module top(data_8bit_in,sys_clk,rst_n,data_out_8bit,dac_clk);

input sys_clk,rst_n;
input  [7:0] data_8bit_in;
output [7:0] data_out_8bit;
output dac_clk;
wire clk_50kHz;
/**例化IIR滤波器**/
IIR IIR_inst0(
    .data_8bit_in(data_8bit_in),
    .clk(clk_50kHz),
    .rst_n(rst_n),
    .data_out_8bit(data_out_8bit),
    .dac_clk(dac_clk)
);

/**例化分频器**/
clock_divider clock_divider_1(
    .clk_50MHz(sys_clk),
	.rst_n(rst_n),
    .clk_50kHz(clk_50kHz)
);

endmodule