-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 22:57:14 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v5
  Current state: extract
  Project: Catapult_2
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                     342 1865525    1865531            0  0        ? 
    Design Total:                                    342 1865525    1865531            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                         Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ------------------------------------------------------ ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                   
    BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                    
    ccs_in(14,32)                                               0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                               0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                        0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                       0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                       
    modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec()          96.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_221cc38820a0941d4772a0cf032267436375()          64.000     0.000      0.000            0.000 0.320          1           1 
    mult_a1e233277d0d5c0cfe721a9995382bef70e4()              6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                     
    mgc_add(10,0,10,0,10)                                      10.000     0.000     10.000            9.000 1.035          1           1 
    mgc_add(10,0,10,0,11)                                      10.000     0.000     10.000            9.000 1.035          0           1 
    mgc_add(10,0,2,1,11)                                       10.000     0.000     10.000            9.000 1.035          1           0 
    mgc_add(11,0,11,0,11)                                      11.000     0.000     11.000           10.000 1.050          1           0 
    mgc_add(12,0,12,0,12)                                      12.000     0.000     12.000           11.000 1.065          1           0 
    mgc_add(13,0,13,0,13)                                      13.000     0.000     13.000           12.000 1.080          2           1 
    mgc_add(14,0,14,0,14)                                      14.000     0.000     14.000           13.000 1.095          3          10 
    mgc_add(15,0,14,0,15)                                      15.000     0.000     15.000           14.000 1.110         11           1 
    mgc_add(15,0,15,0,15)                                      15.000     0.000     15.000           14.000 1.110          1           1 
    mgc_add(32,0,32,0,32)                                      32.000     0.000     32.000           31.000 1.365          2           2 
    mgc_add(4,0,1,1,4)                                          4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,2,1,5)                                          5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_and(1,2)                                                1.000     0.000      1.000            0.000 0.550          0         140 
    mgc_and(1,3)                                                1.000     0.000      1.000            0.000 0.550          0          70 
    mgc_and(1,4)                                                1.000     0.000      1.000            0.000 0.550          0          11 
    mgc_and(1,5)                                                1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_and(1,6)                                                1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_and(10,2)                                              10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_and(14,2)                                              14.000     0.000     14.000            0.000 0.550          0           1 
    mgc_and(2,2)                                                2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_mul(11,0,11,0,11)                                     608.000     1.000      0.000            0.000 3.752          1           1 
    mgc_mul(14,0,14,0,14)                                     608.000     1.000      0.000            0.000 3.871          1           2 
    mgc_mux(1,1,2)                                              1.000     0.000      1.000            0.000 0.080          0          46 
    mgc_mux(10,1,2)                                            10.000     0.000     10.000            0.000 0.080          0           2 
    mgc_mux(11,1,2)                                            11.000     0.000     11.000            0.000 0.080          0           1 
    mgc_mux(12,1,2)                                            12.000     0.000     12.000            0.000 0.080          0           1 
    mgc_mux(14,1,2)                                            14.000     0.000     14.000            0.000 0.080          0           4 
    mgc_mux(32,1,2)                                            32.000     0.000     32.000            0.000 0.080          0           9 
    mgc_mux(4,1,2)                                              4.000     0.000      4.000            0.000 0.080          0           2 
    mgc_mux1hot(1,11)                                           4.519     0.000      4.519            0.000 1.500          0           1 
    mgc_mux1hot(1,12)                                           4.903     0.000      4.903            0.000 1.500          0           1 
    mgc_mux1hot(1,13)                                           5.287     0.000      5.287            0.000 1.500          0           1 
    mgc_mux1hot(1,14)                                           5.671     0.000      5.671            0.000 1.500          0           1 
    mgc_mux1hot(1,3)                                            1.446     0.000      1.446            0.000 0.550          0           2 
    mgc_mux1hot(1,4)                                            1.830     0.000      1.830            0.000 1.500          0           2 
    mgc_mux1hot(1,5)                                            2.214     0.000      2.214            0.000 1.500          0           1 
    mgc_mux1hot(1,6)                                            2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(10,16)                                         64.386     0.000     64.386            0.000 1.500          0           1 
    mgc_mux1hot(10,5)                                          22.144     0.000     22.144            0.000 1.500          0           1 
    mgc_mux1hot(11,6)                                          28.582     0.000     28.582            0.000 1.500          0           1 
    mgc_mux1hot(12,4)                                          21.964     0.000     21.964            0.000 1.500          0           1 
    mgc_mux1hot(12,6)                                          31.181     0.000     31.181            0.000 1.500          0           1 
    mgc_mux1hot(14,8)                                          47.130     0.000     47.130            0.000 1.500          0           1 
    mgc_mux1hot(3,6)                                            7.795     0.000      7.795            0.000 1.500          0           2 
    mgc_mux1hot(4,14)                                          22.682     0.000     22.682            0.000 1.500          0           1 
    mgc_mux1hot(4,3)                                            5.785     0.000      5.785            0.000 0.550          0           1 
    mgc_mux1hot(8,4)                                           14.643     0.000     14.643            0.000 1.500          0           1 
    mgc_mux1hot(9,3)                                           13.017     0.000     13.017            0.000 0.550          0           1 
    mgc_nand(1,2)                                               1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_nand(1,3)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                                1.000     0.000      1.000            0.000 0.550          0          36 
    mgc_nor(1,3)                                                1.000     0.000      1.000            0.000 0.550          0           8 
    mgc_nor(1,4)                                                1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_nor(1,5)                                                1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nor(1,6)                                                1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,7)                                                2.000     0.000      2.000            0.000 1.500          0           5 
    mgc_nor(3,2)                                                3.000     0.000      3.000            0.000 0.550          0           2 
    mgc_not(1)                                                  0.000     0.000      0.000            0.000 0.000          0         126 
    mgc_not(10)                                                 0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(11)                                                 0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(12)                                                 0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(14)                                                 0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(32)                                                 0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(4)                                                  0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,10)                                                2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,11)                                                2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_or(1,12)                                                3.000     0.000      3.000            0.000 1.500          0           2 
    mgc_or(1,16)                                                3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_or(1,2)                                                 1.000     0.000      1.000            0.000 0.550          0          39 
    mgc_or(1,3)                                                 1.000     0.000      1.000            0.000 0.550          0          11 
    mgc_or(1,4)                                                 1.000     0.000      1.000            0.000 0.550          0          11 
    mgc_or(1,5)                                                 1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_or(1,6)                                                 1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,7)                                                 2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_or(1,8)                                                 2.000     0.000      2.000            0.000 1.500          0           3 
    mgc_or(3,2)                                                 3.000     0.000      3.000            0.000 0.550          0           2 
    mgc_or(4,2)                                                 4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                                  0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(10,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(11,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(12,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(13,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(14,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(15,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(15,0,0,1,1,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(2,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(4,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,13)                                      11.280     0.000     11.280            0.000 0.550          0           1 
    mgc_shift_l(1,0,4,14)                                      12.109     0.000     12.109            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,15)                                      12.929     0.000     12.929            0.000 0.550          1           1 
    mgc_xor(1,2)                                                1.000     0.000      1.000            0.000 0.550          0           2 
    [Lib: mgc_ioport]                                                                                                                    
    mgc_io_sync(0)                                              0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                         
    TOTAL AREA (After Assignment):                           9787.167     3.000   1510.000          257.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   8058.0          18723.7          9810.2        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           8058.0 (100%)   18700.7 (100%)   9787.2 (100%) 
      MUX:                 0.0           1268.3   (7%)    759.8   (8%) 
      FUNC:             8058.0 (100%)   17174.5  (92%)   8589.3  (88%) 
      LOGIC:               0.0            258.0   (1%)    438.0   (4%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0             23.0   (0%)     23.0   (0%) 
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0             23.0 (100%)     23.0 (100%) 
                                                                       
    
  Register-to-Variable Mappings
    Register                              Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                     32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                COMP_LOOP:twiddle_f#10.sva                            
                                                                                COMP_LOOP:twiddle_f#11.sva                            
                                                                                COMP_LOOP:twiddle_f#12.sva                            
                                                                                COMP_LOOP:twiddle_f#13.sva                            
                                                                                COMP_LOOP:twiddle_f#14.sva                            
                                                                                COMP_LOOP:twiddle_f#15.sva                            
                                                                                COMP_LOOP:twiddle_f#2.sva                             
                                                                                COMP_LOOP:twiddle_f#3.sva                             
                                                                                COMP_LOOP:twiddle_f#4.sva                             
                                                                                COMP_LOOP:twiddle_f#5.sva                             
                                                                                COMP_LOOP:twiddle_f#6.sva                             
                                                                                COMP_LOOP:twiddle_f#7.sva                             
                                                                                COMP_LOOP:twiddle_f#8.sva                             
                                                                                COMP_LOOP:twiddle_f#9.sva                             
                                                                                COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva                  32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                COMP_LOOP:twiddle_help#10.sva                         
                                                                                COMP_LOOP:twiddle_help#11.sva                         
                                                                                COMP_LOOP:twiddle_help#12.sva                         
                                                                                COMP_LOOP:twiddle_help#13.sva                         
                                                                                COMP_LOOP:twiddle_help#14.sva                         
                                                                                COMP_LOOP:twiddle_help#15.sva                         
                                                                                COMP_LOOP:twiddle_help#2.sva                          
                                                                                COMP_LOOP:twiddle_help#3.sva                          
                                                                                COMP_LOOP:twiddle_help#4.sva                          
                                                                                COMP_LOOP:twiddle_help#5.sva                          
                                                                                COMP_LOOP:twiddle_help#6.sva                          
                                                                                COMP_LOOP:twiddle_help#7.sva                          
                                                                                COMP_LOOP:twiddle_help#8.sva                          
                                                                                COMP_LOOP:twiddle_help#9.sva                          
                                                                                COMP_LOOP:twiddle_help.sva                            
    p.sva                                         32         Y           Y      p.sva                                                 
    twiddle:rsci.qa_d.bfwt(31:0)                  32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                          
    twiddle_h:rsci.qa_d.bfwt(31:0)                32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                        
    vec:rsci.qa_d.bfwt(31:0)                      32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                     32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                     15         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(14:0)#1.sva#1                      15         Y           Y      VEC_LOOP:j(14:0)#1.sva#1                              
                                                                                VEC_LOOP:j(14:0)#10.sva#1                             
                                                                                VEC_LOOP:j(14:0)#11.sva#1                             
                                                                                VEC_LOOP:j(14:0)#12.sva#1                             
                                                                                VEC_LOOP:j(14:0)#13.sva#1                             
                                                                                VEC_LOOP:j(14:0)#14.sva#1                             
                                                                                VEC_LOOP:j(14:0)#15.sva#1                             
                                                                                VEC_LOOP:j(14:0)#2.sva#1                              
                                                                                VEC_LOOP:j(14:0)#3.sva#1                              
                                                                                VEC_LOOP:j(14:0)#4.sva#1                              
                                                                                VEC_LOOP:j(14:0)#5.sva#1                              
                                                                                VEC_LOOP:j(14:0)#6.sva#1                              
                                                                                VEC_LOOP:j(14:0)#7.sva#1                              
                                                                                VEC_LOOP:j(14:0)#8.sva#1                              
                                                                                VEC_LOOP:j(14:0)#9.sva#1                              
                                                                                VEC_LOOP:j(14:0).sva#1                                
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva         14         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
    VEC_LOOP:acc#1.cse#10.sva                     14         Y           Y      VEC_LOOP:acc#1.cse#10.sva                             
                                                                                VEC_LOOP:acc#1.cse#12.sva                             
                                                                                VEC_LOOP:acc#1.cse#14.sva                             
                                                                                VEC_LOOP:acc#1.cse#2.sva                              
                                                                                VEC_LOOP:acc#1.cse#4.sva                              
                                                                                VEC_LOOP:acc#1.cse#6.sva                              
                                                                                VEC_LOOP:acc#1.cse#8.sva                              
                                                                                VEC_LOOP:acc#1.cse.sva                                
                                                                                VEC_LOOP:j(14:0)#10.sva(13:0)                         
                                                                                VEC_LOOP:j(14:0)#12.sva(13:0)                         
                                                                                VEC_LOOP:j(14:0)#14.sva(13:0)                         
                                                                                VEC_LOOP:j(14:0)#2.sva(13:0)                          
                                                                                VEC_LOOP:j(14:0)#4.sva(13:0)                          
                                                                                VEC_LOOP:j(14:0)#6.sva(13:0)                          
                                                                                VEC_LOOP:j(14:0)#8.sva(13:0)                          
                                                                                VEC_LOOP:j(14:0).sva(13:0)                            
                                                                                VEC_LOOP:j(14:0)#9.sva(13:0)                          
                                                                                VEC_LOOP:j(14:0)#11.sva(13:0)                         
                                                                                VEC_LOOP:j(14:0)#13.sva(13:0)                         
                                                                                VEC_LOOP:j(14:0)#15.sva(13:0)                         
                                                                                VEC_LOOP:j(14:0)#3.sva(13:0)                          
                                                                                VEC_LOOP:j(14:0)#5.sva(13:0)                          
                                                                                VEC_LOOP:j(14:0)#7.sva(13:0)                          
                                                                                VEC_LOOP:j(14:0)#1.sva(13:0)                          
    VEC_LOOP:acc#10.cse#1.sva                     14         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                VEC_LOOP:acc#10.cse#10.sva                            
                                                                                VEC_LOOP:acc#10.cse#11.sva                            
                                                                                VEC_LOOP:acc#10.cse#12.sva                            
                                                                                VEC_LOOP:acc#10.cse#13.sva                            
                                                                                VEC_LOOP:acc#10.cse#14.sva                            
                                                                                VEC_LOOP:acc#10.cse#15.sva                            
                                                                                VEC_LOOP:acc#10.cse#2.sva                             
                                                                                VEC_LOOP:acc#10.cse#3.sva                             
                                                                                VEC_LOOP:acc#10.cse#4.sva                             
                                                                                VEC_LOOP:acc#10.cse#5.sva                             
                                                                                VEC_LOOP:acc#10.cse#6.sva                             
                                                                                VEC_LOOP:acc#10.cse#7.sva                             
                                                                                VEC_LOOP:acc#10.cse#8.sva                             
                                                                                VEC_LOOP:acc#10.cse#9.sva                             
                                                                                VEC_LOOP:acc#10.cse.sva                               
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva         13         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP-5:twiddle_f:lshift.ncse.sva         12         Y           Y      COMP_LOOP-5:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP-9:twiddle_f:lshift.itm              11         Y           Y      COMP_LOOP-9:twiddle_f:lshift.itm                      
                                                                                VEC_LOOP:acc#14.psp.sva                               
    COMP_LOOP:k(14:4).sva(9:0)                    10         Y           Y      COMP_LOOP:k(14:4).sva(9:0)                            
    VEC_LOOP:acc#11.psp.sva(9:0)                  10         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                VEC_LOOP:acc#13.psp.sva                               
                                                                                VEC_LOOP:acc#15.psp.sva                               
                                                                                VEC_LOOP:acc#17.psp.sva                               
                                                                                VEC_LOOP:acc#12.psp.sva                               
                                                                                VEC_LOOP:acc#16.psp.sva                               
                                                                                VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP-1:twiddle_f:acc.cse.sva              4         Y           Y      COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    STAGE_LOOP:i(3:0).sva                          4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    VEC_LOOP:acc#11.psp.sva(11:10)                 2         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                VEC_LOOP:acc#13.psp.sva                               
                                                                                VEC_LOOP:acc#15.psp.sva                               
                                                                                VEC_LOOP:acc#17.psp.sva                               
                                                                                VEC_LOOP:acc#12.psp.sva                               
                                                                                VEC_LOOP:acc#16.psp.sva                               
                                                                                VEC_LOOP:acc.psp.sva                                  
    VEC_LOOP:acc#11.psp.sva(12)                    1         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                VEC_LOOP:acc#13.psp.sva                               
                                                                                VEC_LOOP:acc#15.psp.sva                               
                                                                                VEC_LOOP:acc#17.psp.sva                               
                                                                                VEC_LOOP:acc#12.psp.sva                               
                                                                                VEC_LOOP:acc#16.psp.sva                               
                                                                                VEC_LOOP:acc.psp.sva                                  
    complete:rsci.bcwt                             1                            complete:rsci.bcwt                                    
    core.wten.reg                                  1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                    1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                           1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                             1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                         1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                     1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse              1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                       1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                         1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                  1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                             1         Y           Y      run:rsci.ivld.bfwt                                    
    run_ac_sync_tmp_dobj.sva                       1         Y           Y      run_ac_sync_tmp_dobj.sva                              
    twiddle:rsci.bcwt                              1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                            1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                                  1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                1                            vec:rsci.bcwt#1                                       
                                                                                                                                      
    Total:                                       380            373         365 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.96) 
    
  Timing Report
    Critical Path
      Max Delay:  9.570738
      Slack:      0.4292619999999996
      
      Path                                                                                                                                    Startpoint                                                            Endpoint                                  Delay  Slack  
      --------------------------------------------------------------------------------------------------------------------------------------- --------------------------------------------------------------------- ----------------------------------------- ------ ------
      1                                                                                                                                       inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle:rsc.adra   9.5707 0.4293 
                                                                                                                                                                                                                                                                            
        Instance                                                                                                                              Component                                                                                                       Delta  Delay  
        --------                                                                                                                              ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                 inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313                                                                                                   mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313.itm                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#448                                                                                                   mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#433                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#478                                                                                                   mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#463                                                                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17                                                                                 mgc_or_1_2                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm                                                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158                                                                             mgc_mux1hot_12_4                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu                                                                                                                                                                                                   0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm                                                                                                                                                                                               0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg                                                                             mgc_mul_14_0_14_0_14                                                                                            3.8707 7.0207 
        inPlaceNTT_DIF_precomp:core/z.out#18                                                                                                                                                                                                                  0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5                                                                                                                                                                                 0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5.itm                                                                                                                                                                             0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm                                                                                                                                                                                          0.0000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                                   mgc_and_1_2                                                                                                     0.5500 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm                                                                                                                                                                                          0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm                                                                                                                                                0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)#2                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                  0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                               0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                       0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(13-0)                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adra                                                                                                                                                                                                               0.5000 9.5707 
                                                                                                                                                                                                                                                                            
      2                                                                                                                                       inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle:rsc.adrb   9.5707 0.4293 
                                                                                                                                                                                                                                                                            
        Instance                                                                                                                              Component                                                                                                       Delta  Delay  
        --------                                                                                                                              ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                 inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313                                                                                                   mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313.itm                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#448                                                                                                   mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#433                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#478                                                                                                   mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#463                                                                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17                                                                                 mgc_or_1_2                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm                                                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158                                                                             mgc_mux1hot_12_4                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu                                                                                                                                                                                                   0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm                                                                                                                                                                                               0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg                                                                             mgc_mul_14_0_14_0_14                                                                                            3.8707 7.0207 
        inPlaceNTT_DIF_precomp:core/z.out#18                                                                                                                                                                                                                  0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5                                                                                                                                                                                 0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5.itm                                                                                                                                                                             0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm                                                                                                                                                                                          0.0000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                                   mgc_and_1_2                                                                                                     0.5500 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm                                                                                                                                                                                          0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm                                                                                                                                                0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)#2                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                  0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                               0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                       0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(27-14)                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adrb                                                                                                                                                                                                               0.5000 9.5707 
                                                                                                                                                                                                                                                                            
      3                                                                                                                                       inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle:rsc.adrb   9.5707 0.4293 
                                                                                                                                                                                                                                                                            
        Instance                                                                                                                              Component                                                                                                       Delta  Delay  
        --------                                                                                                                              ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                 inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313                                                                                                   mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313.itm                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#448                                                                                                   mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#433                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#478                                                                                                   mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#463                                                                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17                                                                                 mgc_or_1_2                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm                                                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158                                                                             mgc_mux1hot_12_4                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu                                                                                                                                                                                                   0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm                                                                                                                                                                                               0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg                                                                             mgc_mul_14_0_14_0_14                                                                                            3.8707 7.0207 
        inPlaceNTT_DIF_precomp:core/z.out#18                                                                                                                                                                                                                  0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0)#3                                                                                                                                                                                 0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0)#3.itm                                                                                                                                                                             0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm                                                                                                                                                                                          0.0000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                                   mgc_and_1_2                                                                                                     0.5500 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm                                                                                                                                                                                          0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm                                                                                                                                                0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)#2                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                  0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                               0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                       0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(27-14)                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adrb                                                                                                                                                                                                               0.5000 9.5707 
                                                                                                                                                                                                                                                                            
      4                                                                                                                                       inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle:rsc.adrb   9.5707 0.4293 
                                                                                                                                                                                                                                                                            
        Instance                                                                                                                              Component                                                                                                       Delta  Delay  
        --------                                                                                                                              ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                 inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313                                                                                                   mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313.itm                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#448                                                                                                   mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#433                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#488                                                                                                   mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#473                                                                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17                                                                                 mgc_or_1_2                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm                                                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158                                                                             mgc_mux1hot_12_4                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu                                                                                                                                                                                                   0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm                                                                                                                                                                                               0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg                                                                             mgc_mul_14_0_14_0_14                                                                                            3.8707 7.0207 
        inPlaceNTT_DIF_precomp:core/z.out#18                                                                                                                                                                                                                  0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0)#3                                                                                                                                                                                 0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(11-0)#3.itm                                                                                                                                                                             0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm                                                                                                                                                                                          0.0000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                                   mgc_and_1_2                                                                                                     0.5500 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm                                                                                                                                                                                          0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm                                                                                                                                                0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)#2                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                  0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                               0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                       0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(27-14)                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adrb                                                                                                                                                                                                               0.5000 9.5707 
                                                                                                                                                                                                                                                                            
      5                                                                                                                                       inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle:rsc.adrb   9.5707 0.4293 
                                                                                                                                                                                                                                                                            
        Instance                                                                                                                              Component                                                                                                       Delta  Delay  
        --------                                                                                                                              ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                 inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313                                                                                                   mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313.itm                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#448                                                                                                   mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#433                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#478                                                                                                   mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#463                                                                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17                                                                                 mgc_or_1_2                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm                                                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158                                                                             mgc_mux1hot_12_4                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu                                                                                                                                                                                                   0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm                                                                                                                                                                                               0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg                                                                             mgc_mul_14_0_14_0_14                                                                                            3.8707 7.0207 
        inPlaceNTT_DIF_precomp:core/z.out#18                                                                                                                                                                                                                  0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0)#1                                                                                                                                                                                 0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0)#1.itm                                                                                                                                                                             0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm                                                                                                                                                                                          0.0000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                                   mgc_and_1_2                                                                                                     0.5500 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm                                                                                                                                                                                          0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm                                                                                                                                                0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)#2                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                  0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                               0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                       0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(27-14)                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adrb                                                                                                                                                                                                               0.5000 9.5707 
                                                                                                                                                                                                                                                                            
      6                                                                                                                                       inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle:rsc.adrb   9.5707 0.4293 
                                                                                                                                                                                                                                                                            
        Instance                                                                                                                              Component                                                                                                       Delta  Delay  
        --------                                                                                                                              ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                 inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#95                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#95.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#330                                                                                                   mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#330.itm                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#209                                                                                                   mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#194                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#478                                                                                                   mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#463                                                                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17                                                                                 mgc_or_1_2                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm                                                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158                                                                             mgc_mux1hot_12_4                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu                                                                                                                                                                                                   0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm                                                                                                                                                                                               0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg                                                                             mgc_mul_14_0_14_0_14                                                                                            3.8707 7.0207 
        inPlaceNTT_DIF_precomp:core/z.out#18                                                                                                                                                                                                                  0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0)#1                                                                                                                                                                                 0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0)#1.itm                                                                                                                                                                             0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm                                                                                                                                                                                          0.0000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                                   mgc_and_1_2                                                                                                     0.5500 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm                                                                                                                                                                                          0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm                                                                                                                                                0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)#2                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                  0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                               0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                       0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(27-14)                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adrb                                                                                                                                                                                                               0.5000 9.5707 
                                                                                                                                                                                                                                                                            
      7                                                                                                                                       inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle:rsc.adrb   9.5707 0.4293 
                                                                                                                                                                                                                                                                            
        Instance                                                                                                                              Component                                                                                                       Delta  Delay  
        --------                                                                                                                              ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                 inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#29                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#29.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/nor#37                                                                                                    mgc_nor_1_2                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#19                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#448                                                                                                   mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#433                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#478                                                                                                   mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#463                                                                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17                                                                                 mgc_or_1_2                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm                                                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158                                                                             mgc_mux1hot_12_4                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu                                                                                                                                                                                                   0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm                                                                                                                                                                                               0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg                                                                             mgc_mul_14_0_14_0_14                                                                                            3.8707 7.0207 
        inPlaceNTT_DIF_precomp:core/z.out#18                                                                                                                                                                                                                  0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0)#1                                                                                                                                                                                 0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(10-0)#1.itm                                                                                                                                                                             0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm                                                                                                                                                                                          0.0000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                                   mgc_and_1_2                                                                                                     0.5500 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#211.itm                                                                                                                                                                                          0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0).itm                                                                                                                                                0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(13-0)#2                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                  0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                               0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                       0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(27-14)                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adrb                                                                                                                                                                                                               0.5000 9.5707 
                                                                                                                                                                                                                                                                            
      8                                                                                                                                       inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra 9.5707 0.4293 
                                                                                                                                                                                                                                                                            
        Instance                                                                                                                              Component                                                                                                       Delta  Delay  
        --------                                                                                                                              ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                 inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313                                                                                                   mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#313.itm                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#448                                                                                                   mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#433                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#478                                                                                                   mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#463                                                                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17                                                                                 mgc_or_1_2                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm                                                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158                                                                             mgc_mux1hot_12_4                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu                                                                                                                                                                                                   0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm                                                                                                                                                                                               0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg                                                                             mgc_mul_14_0_14_0_14                                                                                            3.8707 7.0207 
        inPlaceNTT_DIF_precomp:core/z.out#18                                                                                                                                                                                                                  0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5                                                                                                                                                                                 0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5.itm                                                                                                                                                                             0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm                                                                                                                                                                                          0.0000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                                   mgc_and_1_2                                                                                                     0.5500 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                               0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0)                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm                                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                       0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0)#2                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                          0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                  0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(13-0)                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                             0.5000 9.5707 
                                                                                                                                                                                                                                                                            
      9                                                                                                                                       inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra 9.5707 0.4293 
                                                                                                                                                                                                                                                                            
        Instance                                                                                                                              Component                                                                                                       Delta  Delay  
        --------                                                                                                                              ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                 inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#29                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#29.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/nor#37                                                                                                    mgc_nor_1_2                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#19                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#448                                                                                                   mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#433                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#478                                                                                                   mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#463                                                                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17                                                                                 mgc_or_1_2                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm                                                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158                                                                             mgc_mux1hot_12_4                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu                                                                                                                                                                                                   0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm                                                                                                                                                                                               0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg                                                                             mgc_mul_14_0_14_0_14                                                                                            3.8707 7.0207 
        inPlaceNTT_DIF_precomp:core/z.out#18                                                                                                                                                                                                                  0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5                                                                                                                                                                                 0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5.itm                                                                                                                                                                             0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm                                                                                                                                                                                          0.0000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                                   mgc_and_1_2                                                                                                     0.5500 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                               0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0)                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm                                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                       0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0)#2                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                          0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                  0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(13-0)                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                             0.5000 9.5707 
                                                                                                                                                                                                                                                                            
      10                                                                                                                                      inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra 9.5707 0.4293 
                                                                                                                                                                                                                                                                            
        Instance                                                                                                                              Component                                                                                                       Delta  Delay  
        --------                                                                                                                              ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                 inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#43                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#43.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/nor#37                                                                                                    mgc_nor_1_2                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#19                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#448                                                                                                   mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#433                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#478                                                                                                   mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#463                                                                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17                                                                                 mgc_or_1_2                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm                                                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158                                                                             mgc_mux1hot_12_4                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#158.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu                                                                                                                                                                                                   0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm                                                                                                                                                                                               0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg                                                                             mgc_mul_14_0_14_0_14                                                                                            3.8707 7.0207 
        inPlaceNTT_DIF_precomp:core/z.out#18                                                                                                                                                                                                                  0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5                                                                                                                                                                                 0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#18)(12-0)#5.itm                                                                                                                                                                             0.0000 7.0207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm                                                                                                                                                                                          0.0000 8.5207 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                                   mgc_and_1_2                                                                                                     0.5500 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                               0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0)                                                                                                                                             0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0).itm                                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                       0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(13-0)#2                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                            0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                        0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                    0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                          0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                  0.0000 9.0707 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                              0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                   0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(13-0)                                                                                                                 0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                         0.0000 9.0707 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra                                                                                                                                                     0.0000 9.0707 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                             0.5000 9.5707 
                                                                                                                                                                                                                                                                            
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                        Slack (Delay) Messages 
      ---------------------------------------------------------------------------------------------------- --------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                       VEC_LOOP:if:nor.itm                                        8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)                                                       not#323.itm                                                8.6600  1.3400          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)                                                     and#20.rmff                                                8.9000  1.1000          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                   and#87.rmff                                                8.9000  1.1000          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                  and#121.itm                                                6.3650  3.6350          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            and#125.itm                                                8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                           mux#60.rmff                                                2.0944  7.9056          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                         and#128.rmff                                               7.4550  2.5450          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                          7.7950  2.2050          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                   p:rsci.idat                                               10.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)                                                run:rsci.ivld.mxwt                                         9.6000  0.4000          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               z.out                                                      1.5229  8.4771          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(14:4).sva(9:0))                                          COMP_LOOP:k:COMP_LOOP:k:and.itm                            7.2350  2.7650          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)                                           z.out#3                                                    1.5229  8.4771          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                            twiddle_h:rsci.qa_d.mxwt                                   7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                               twiddle:rsci.qa_d.mxwt                                     7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)                                                      VEC_LOOP:and.itm                                           6.0750  3.9250          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(14:0)#1)                                                  z.out#4                                                    6.1400  3.8600          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                     VEC_LOOP:mux1h#12.itm                                      3.4800  6.5200          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)                                                 VEC_LOOP:VEC_LOOP:slc(z.out#2)(12).itm                     5.7700  4.2300          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#1                                               VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(11-10).itm       5.6900  4.3100          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)#2                                               VEC_LOOP:slc(VEC_LOOP:mux1h#13.rgt(11:0))(9-0).itm         5.6900  4.3100          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                   COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1                    3.1293  6.8707          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)                                   COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1                    9.1300  0.8700          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)                                   COMP_LOOP:twiddle_f:slc(z.out)(11-0).itm                   6.7750  3.2250          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-9:twiddle_f:lshift)                                        COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm          5.6900  4.3100          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                 6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                              9.9200  0.0800          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                           6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                         6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                     7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                      7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm       7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                             6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm  7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                               6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                  8.0300  1.9700          
      inPlaceNTT_DIF_precomp                                                                               run:rsc.rdy                                                9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.adra                                               2.9800  7.0200          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.da                                                 8.2400  1.7600          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.wea                                                6.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.adrb                                               2.9800  7.0200          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.db                                                 8.2400  1.7600          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.web                                                6.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.triosy.lz                                          9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               p:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               r:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.adra                                           0.4293  9.5707          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.da                                             9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.wea                                            9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.adrb                                           0.4293  9.5707          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.db                                             9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.web                                            9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.triosy.lz                                      9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.adra                                         0.4293  9.5707          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.da                                           9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.wea                                          9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.adrb                                         0.4293  9.5707          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.db                                           9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.web                                          9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               complete:rsc.vld                                           9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        32     2 
    -                                                        15     2 
    -                                                        14    10 
    -                                                        13     1 
    -                                                        11     1 
    -                                                        10     1 
    and                                                               
    -                                                         2     1 
    -                                                        14     1 
    -                                                        10     1 
    -                                                         1   229 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        15     1 
    -                                                        14     1 
    -                                                        13     1 
    modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec                   
    -                                                        32     1 
    modulo_sub_221cc38820a0941d4772a0cf032267436375                   
    -                                                        32     1 
    mul                                                               
    -                                                        14     2 
    -                                                        11     1 
    mult_a1e233277d0d5c0cfe721a9995382bef70e4                         
    -                                                        32     1 
    mux                                                               
    -                                                         4     2 
    -                                                        32     9 
    -                                                        14     4 
    -                                                        12     1 
    -                                                        11     1 
    -                                                        10     2 
    -                                                         1    46 
    mux1h                                                             
    -                                                         9     1 
    -                                                         8     1 
    -                                                         4     2 
    -                                                         3     2 
    -                                                        14     1 
    -                                                        12     2 
    -                                                        11     1 
    -                                                        10     2 
    -                                                         1    10 
    nand                                                              
    -                                                         1     5 
    nor                                                               
    -                                                         3     2 
    -                                                         1    58 
    not                                                               
    -                                                         4     2 
    -                                                        32     2 
    -                                                        14     2 
    -                                                        12     1 
    -                                                        11     1 
    -                                                        10     1 
    -                                                         1   126 
    or                                                                
    -                                                         4     1 
    -                                                         3     2 
    -                                                         1    81 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         4     2 
    -                                                        32     7 
    -                                                         2     1 
    -                                                        15     2 
    -                                                        14     3 
    -                                                        13     1 
    -                                                        12     1 
    -                                                        11     1 
    -                                                        10     2 
    -                                                         1    18 
    xor                                                               
    -                                                         1     2 
    
  End of Report
