/*  Cirrus Logic, Inc.  Company Confidential */
#define slave8259       0xa0    /* slave  8259 address      */
#define master8259      0x20    /* master 8259 address      */
#define Rdistat         0x0b
#define EOI             0x20    /* End of Interrupt Register    */

/* 16550 PIC register addresses and commands */

#define PIC_CTL_REG             0x20    /* 16450 PIC control register    */
#define PIC_INT_MASK_REG        0x21    /* 16450 PIC interrupt mask reg  */
#define NON_SPEC_EOI            0x20    /* non-specific end of interrupt */

/* 16550 UART registers */

/* Access to data register depends on direction & Data Latch Access Bit(DLAB) */

#define DLAB            0x03    /* DLAB = 0: READ : RCV Data Register  */
                                /* DLAB = 0: WRITE: TXM Hold Register  */
                                /* DLAB = 1: R/W  : Divisor Latch low  */
                                /* DLAB = 1: R/W  : Divisor Latch low  */

#define THRE            0x20    /* transmit holding reg empty   */
#define TFIFOE          0x40    /* transmitter FIFO & shift register are empty */
#define CTS             0x10    /* clear to send                */
#define DSR             0x20    /* data set ready               */
#define RI              0x40    /* ring indicater               */
#define DCD             0x80    /* data carrier detect          */
#define PE              0x04    /* parity error                 */
#define FE              0x08    /* framing error                */
#define OE              0x02    /* overrun error                */
#define BI              0x10    /* break interrupt              */
#define DCTS            0x01    /* delta clear to send          */
#define DDSR            0x02    /* delta data set ready         */
#define TERI            0x04    /* trailing edge ring detect    */
#define DDCD            0x08    /* delta data carrier detect    */
#define FIFOMODE        0xC0    /* check IIR is FIFO mode or not */


/* Esprit chip registers */
#define FR              0x301  /* BDT32 */
#define IAR             0x302
#define FPTR            0x302
#define OPTR            0x303
#define IAAR            0x303
#define DPRAD           0x304   /* BDT 32 */
#define SPTR            0x304   /* sum pointer */
#define MBAD				0x305	  /* mail box addr */
#define MBDA				0x306	  /* mail box data */
#define DRAB            0x307   /* data RAM access byte */
#define TUBDR           0x308   /* test upper byte data register */
#define TCR             0x309   /* test control register */
#define SRP             0x306
#define SRA             0x307
#define REG1            0x310
#define REG2            0x311
#define SCR             0x3ff
