#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec 11 21:16:47 2023
# Process ID: 11636
# Current directory: C:/Users/Administrator/Documents/GitHub/Piano
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6100 C:\Users\Administrator\Documents\GitHub\Piano\piano.xpr
# Log file: C:/Users/Administrator/Documents/GitHub/Piano/vivado.log
# Journal file: C:/Users/Administrator/Documents/GitHub/Piano\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Documents/GitHub/Piano/piano.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/86138/Documents/GitHub/Piano' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/keyboard.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/sim_keyboard.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/TOOB.v w ]
add_files C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/TOOB.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v w ]
add_files -fileset sim_1 C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v
update_compile_order -fileset sim_1
set_property top toob_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top TOOB [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toob_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toob_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/TOOB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOOB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toob_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toob_sim_behav xil_defaultlib.toob_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port clk [C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TOOB
Compiling module xil_defaultlib.toob_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot toob_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim/xsim.dir/toob_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 11 21:38:06 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 907.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toob_sim_behav -key {Behavioral:sim_1:Functional:toob_sim} -tclbatch {toob_sim.tcl} -view {C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
WARNING: Simulation object /auto_play_tb/clk was not found in the design.
WARNING: Simulation object /auto_play_tb/reset was not found in the design.
WARNING: Simulation object /auto_play_tb/ssbtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/select was not found in the design.
WARNING: Simulation object /auto_play_tb/pausebtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/pause was not found in the design.
WARNING: Simulation object /auto_play_tb/stopbtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/stop was not found in the design.
WARNING: Simulation object /auto_play_tb/playbtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/play was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/counter was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music1 was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/s1/music was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music2 was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music3 was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/state was not found in the design.
source toob_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toob_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 924.480 ; gain = 16.941
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toob_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toob_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/TOOB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOOB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toob_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toob_sim_behav xil_defaultlib.toob_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port clk [C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TOOB
Compiling module xil_defaultlib.toob_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot toob_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toob_sim_behav -key {Behavioral:sim_1:Functional:toob_sim} -tclbatch {toob_sim.tcl} -view {C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
WARNING: Simulation object /auto_play_tb/clk was not found in the design.
WARNING: Simulation object /auto_play_tb/reset was not found in the design.
WARNING: Simulation object /auto_play_tb/ssbtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/select was not found in the design.
WARNING: Simulation object /auto_play_tb/pausebtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/pause was not found in the design.
WARNING: Simulation object /auto_play_tb/stopbtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/stop was not found in the design.
WARNING: Simulation object /auto_play_tb/playbtn was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/play was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/counter was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music1 was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/s1/music was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music2 was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/music3 was not found in the design.
WARNING: Simulation object /auto_play_tb/ap/state was not found in the design.
source toob_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toob_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/toob_sim/clk}} 
add_wave {{/toob_sim/counter}} 
add_wave {{/toob_sim/tub_sel}} 
add_wave {{/toob_sim/tub_control}} 
save_wave_config {C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toob_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toob_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toob_sim_behav xil_defaultlib.toob_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port clk [C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toob_sim_behav -key {Behavioral:sim_1:Functional:toob_sim} -tclbatch {toob_sim.tcl} -view {C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source toob_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toob_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toob_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toob_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/TOOB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOOB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toob_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toob_sim_behav xil_defaultlib.toob_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TOOB
Compiling module xil_defaultlib.toob_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot toob_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toob_sim_behav -key {Behavioral:sim_1:Functional:toob_sim} -tclbatch {toob_sim.tcl} -view {C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source toob_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toob_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 942.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toob_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toob_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/TOOB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOOB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toob_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toob_sim_behav xil_defaultlib.toob_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TOOB
Compiling module xil_defaultlib.toob_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot toob_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toob_sim_behav -key {Behavioral:sim_1:Functional:toob_sim} -tclbatch {toob_sim.tcl} -view {C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source toob_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 250 ns : File "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toob_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toob_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toob_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/TOOB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOOB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toob_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d27275362db04977b7e3347b5f3884ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toob_sim_behav xil_defaultlib.toob_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TOOB
Compiling module xil_defaultlib.toob_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot toob_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Documents/GitHub/Piano/piano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toob_sim_behav -key {Behavioral:sim_1:Functional:toob_sim} -tclbatch {toob_sim.tcl} -view {C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Documents/GitHub/Piano/freeplay_tb_behav.wcfg
source toob_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 250 ns : File "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toob_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 942.094 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v
remove_files  -fileset sim_1 C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/toob_sim.v'
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/songonTOOB.v w ]
add_files C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/songonTOOB.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 23:18:44 2023...
