// Seed: 268020089
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign module_1.id_5 = 0;
  wire id_7 = id_3;
  id_8(
      1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = -1;
  wire id_8, id_9;
  wire id_10;
  wire id_11;
  wire id_12, id_13, id_14;
  nor primCall (id_5, id_9, id_8, id_14, id_1, id_6, id_11, id_2, id_10, id_12, id_7, id_13);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_13,
      id_9,
      id_9
  );
  assign id_12 = id_7;
  wire id_15, id_16, id_17;
  always
  `define pp_18 0
endmodule
