
---------- Begin Simulation Statistics ----------
final_tick                               263853188125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   4509                       # Simulator instruction rate (inst/s)
host_mem_usage                               22775252                       # Number of bytes of host memory used
host_op_rate                                     4618                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 58152.17                       # Real time elapsed on the host
host_tick_rate                                 859799                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   262233928                       # Number of instructions simulated
sim_ops                                     268527588                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049999                       # Number of seconds simulated
sim_ticks                                 49999183125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.063052                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  245422                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               322656                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4452                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18464                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            306065                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41226                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50355                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9129                       # Number of indirect misses.
system.cpu.branchPred.lookups                  554633                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   95891                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5240                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3104568                       # Number of instructions committed
system.cpu.committedOps                       3445841                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.733119                       # CPI: cycles per instruction
system.cpu.discardedOps                         55544                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1759010                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            758128                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           346893                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7293912                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.267873                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4434                       # number of quiesce instructions executed
system.cpu.numCycles                         11589721                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4434                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2061775     59.83%     59.83% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13769      0.40%     60.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::MemRead                 836582     24.28%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                533715     15.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3445841                       # Class of committed instruction
system.cpu.quiesceCycles                     68408972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4295809                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10841                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2088869                       # Transaction distribution
system.membus.trans_dist::ReadResp            2092777                       # Transaction distribution
system.membus.trans_dist::WriteReq            1223357                       # Transaction distribution
system.membus.trans_dist::WriteResp           1223357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3411                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1929                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1579                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1580                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            305                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3611                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          829                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        69798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       103204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6536812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6536812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6640775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       532416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98157                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       684353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    209177208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    209177208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               209881081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3320411                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000073                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008519                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3320170     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     241      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3320411                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8905841215                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            87940500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1471812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17596870                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           77887210                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12879451775                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1531000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       103328                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       119712                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         3229                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        19613                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      1310741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       327685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      1638427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       327685                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2066594                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      2394279                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      1638427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      2394279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      4032706                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2411196                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2411196                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4246860                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4246858                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        69798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        81984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13054003                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13103155                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         6520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         7481                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        14001                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13316110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26774                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70179                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           65                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98157                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1704680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    208864008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    209650440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       104320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       119712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       224032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    212038789                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22775883375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.6                       # Network utilization (%)
system.acctest.local_bus.numRequests         14662387                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          730                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18233902787                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11481982000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       110592                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5242966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1966112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2621483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9830561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2621483                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1966112                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4587595                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5242966                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4587595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4587595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14418156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1966112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4587595                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6553707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1966112                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       676011                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2642123                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1966112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6553707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       676011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9195830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2084410                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2084402                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1184000                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1184000                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6502440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6536812                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    208077704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    209177208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4093827                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4093827    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4093827                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9700752215                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11605988000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     23963456                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     25405248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656104                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311464                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      5990864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      6035920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20512                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184352                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    479276950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13107414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     15728897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    508113261                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     13107414                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13122294                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26229709                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    492384364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26229709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     15728897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    534342970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    139919368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     74973184                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       104320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    215127944                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     79757312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    133890824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213648136                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     34979842                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2342912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         3260                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37330110                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19939328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4184090                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24123418                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2621483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2798433079                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1499488178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2086434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4302629174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1595172301                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2677860230                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4273032531                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2621483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4393605381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4177348407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2086434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8575661705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        18112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        37632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19520                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19520                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          305                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          283                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          588                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       390406                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       362246                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         752652                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       390406                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       390406                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       390406                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       362246                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        752652                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    133104712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         314048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133715448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       218304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     74973184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75994304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2079763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2089312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1171456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1187411                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5257846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2662137733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       676011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6281063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2674352652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4366151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13107414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1499488178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2621483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       327685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1519910912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4366151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18365260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4161625911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2621483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       327685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       676011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6281063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4194263564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3250996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000233547500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1849                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1849                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3750483                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1265777                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2089317                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1187411                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2089317                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1187411                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    314                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            130524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74207                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67978226245                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10445015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122814554995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32540.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58790.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2684                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1948571                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1104877                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2089313                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1187411                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1838345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 200859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6714                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       222959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.484735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.935069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.337786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5418      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5098      2.29%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4065      1.82%      6.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3171      1.42%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3565      1.60%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3116      1.40%     10.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4132      1.85%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3277      1.47%     14.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       191117     85.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       222959                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1128.122228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    970.710494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           699     37.80%     37.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.11%     37.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.11%     38.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.11%     38.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     38.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.05%     38.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          288     15.58%     53.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.05%     53.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.11%     53.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     54.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      0.27%     54.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          819     44.29%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.11%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.05%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           11      0.59%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.11%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           10      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1849                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     642.182802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    221.770089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    487.966128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            665     35.97%     35.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      0.92%     36.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      0.38%     37.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.11%     37.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.16%     37.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.05%     37.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.38%     37.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.22%     38.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.05%     38.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.05%     38.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.11%     38.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.16%     38.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           55      2.97%     41.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1081     58.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1849                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133696192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75993344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133715768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75994304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2673.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1519.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2674.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1519.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49999231625                       # Total gap between requests
system.mem_ctrls.avgGap                      15258.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    133090440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       308544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       218304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     74972224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5257845.900057392195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2661852288.011755466461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 676011.044330436736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6170980.818399121054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4366151.331997386180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13107414.142378551885                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1499468977.574421167374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2621482.828475710470                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 327685.353559463809                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2079768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3411                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1171456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    395479145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122148250255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     69062215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    201763380                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20698511475                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9690943565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 957105708795                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3297069140                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     88497375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     96176.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58731.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    130306.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41117.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6068165.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    946381.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    817022.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1609897.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    345692.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         110018972.249989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76790179.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3799423312.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1650205827                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478668455.999897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1020209879.662459                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     232406560.800008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7367723187.412711                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.356871                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11728628770                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2704800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35567915355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8868                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4434                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9643068.645692                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2543774.593722                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4434    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       285375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18965375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4434                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    221095821750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42757366375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1168009                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1168009                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1168009                       # number of overall hits
system.cpu.icache.overall_hits::total         1168009                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          305                       # number of overall misses
system.cpu.icache.overall_misses::total           305                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13244375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13244375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13244375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13244375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1168314                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1168314                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1168314                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1168314                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000261                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000261                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43424.180328                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43424.180328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43424.180328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43424.180328                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          305                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          305                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          305                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          305                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12765000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12765000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12765000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12765000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41852.459016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41852.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41852.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41852.459016                       # average overall mshr miss latency
system.cpu.icache.replacements                    149                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1168009                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1168009                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           305                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13244375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13244375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1168314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1168314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43424.180328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43424.180328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          305                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          305                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12765000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12765000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41852.459016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41852.459016                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.777991                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3978615                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               149                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          26702.114094                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.777991                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.888238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.888238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2336933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2336933                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1327189                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1327189                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1327189                       # number of overall hits
system.cpu.dcache.overall_hits::total         1327189                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6634                       # number of overall misses
system.cpu.dcache.overall_misses::total          6634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    476774125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    476774125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    476774125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    476774125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1333823                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1333823                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1333823                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1333823                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004974                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004974                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004974                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004974                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71868.273289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71868.273289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71868.273289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71868.273289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3411                       # number of writebacks
system.cpu.dcache.writebacks::total              3411                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1444                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43816                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43816                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    374399875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    374399875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    374399875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    374399875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96829875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96829875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003891                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003891                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003891                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003891                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72138.704239                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72138.704239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72138.704239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72138.704239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.920463                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.920463                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5191                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       835931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          835931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    273154000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    273154000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       839548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       839548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75519.491291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75519.491291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4459                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4459                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    267372875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    267372875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96829875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96829875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74043.997508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74043.997508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21715.603274                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21715.603274                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       491258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3017                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3017                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    203620125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    203620125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       494275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67490.926417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67490.926417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39357                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39357                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107027000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107027000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67781.507283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67781.507283                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              578562                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.454826                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5340483                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5340483                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263853188125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               263854956875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   4509                       # Simulator instruction rate (inst/s)
host_mem_usage                               22775252                       # Number of bytes of host memory used
host_op_rate                                     4618                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 58152.23                       # Real time elapsed on the host
host_tick_rate                                 859829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   262235090                       # Number of instructions simulated
sim_ops                                     268529018                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050001                       # Number of seconds simulated
sim_ticks                                 50000951875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.046591                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  245486                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               322810                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4452                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18484                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            306104                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41226                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50355                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9129                       # Number of indirect misses.
system.cpu.branchPred.lookups                  554856                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   95949                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5240                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3105730                       # Number of instructions committed
system.cpu.committedOps                       3447271                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.732633                       # CPI: cycles per instruction
system.cpu.discardedOps                         55599                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1759810                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            758464                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           347010                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7295216                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.267907                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4434                       # number of quiesce instructions executed
system.cpu.numCycles                         11592551                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4434                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2062610     59.83%     59.83% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13770      0.40%     60.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.23% # Class of committed instruction
system.cpu.op_class_0::MemRead                 836906     24.28%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                533984     15.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3447271                       # Class of committed instruction
system.cpu.quiesceCycles                     68408972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4297335                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10862                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2089020                       # Transaction distribution
system.membus.trans_dist::ReadResp            2092940                       # Transaction distribution
system.membus.trans_dist::WriteReq            1223357                       # Transaction distribution
system.membus.trans_dist::WriteResp           1223357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3419                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1931                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1579                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1580                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            306                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3621                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        69798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       103234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6537115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6537115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6641110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        18176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       533504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98157                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       685505                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    209186936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    209186936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               209892025                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3320573                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000073                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008537                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3320331     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     242      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3320573                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8906050590                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            87940500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1474437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17596870                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           77940420                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12880280795                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1536000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       108032                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       124416                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         3376                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        19760                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      1310695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       327674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      1638369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       327674                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2160599                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      2488273                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      1638369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      2488273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      4126641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2411344                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2411343                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4247301                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4247301                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        69798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        81984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13054592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13103744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         6815                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         7776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        14591                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13317289                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26774                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70179                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           65                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98157                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1704680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    208873416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    209659848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       109024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       124416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       233440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    212057605                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22777649375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.6                       # Network utilization (%)
system.acctest.local_bus.numRequests         14663714                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          730                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18235595875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11482866000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       110592                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5242780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1966043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2621390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9830213                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2621390                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1966043                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4587433                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5242780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4587433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4587433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14417646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1966043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4587433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6553475                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1966043                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       675987                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2642030                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1966043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6553475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       675987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9195505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2084561                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2084554                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1184000                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1184000                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6502743                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6537115                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    208087432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    209186936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4093978                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4093978    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4093978                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9700903215                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11606748000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     23963456                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     25405248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656104                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311464                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      5990864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      6035920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20512                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184352                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    479259996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13106950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     15728341                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    508095287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     13106950                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13121830                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26228781                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    492366947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26228781                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     15728341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    534324068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    139919368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     74973184                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       109056                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    215132680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     79757312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    133900232                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213657544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     34979842                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2342912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         3408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37330258                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19939328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4184384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24123712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2621390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2798334087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1499435135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2181078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4302571690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1595115873                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2677953658                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4273069531                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2621390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4393449960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4177388793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2181078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8575641221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        18176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        37760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          306                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          284                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          590                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       391673                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       363513                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         755186                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       391673                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       391673                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       391673                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       363513                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        755186                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    133114440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         314624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133725752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       218816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     74973184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75994816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2079915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2089473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3419                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1171456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1187419                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5257660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2662238118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       675987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6292360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2674464125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4376237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13106950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1499435135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2621390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       327674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1519867386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4376237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18364610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4161673252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2621390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       327674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       675987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6292360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4194331510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3251147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000233547500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1849                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1850                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3750762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1265782                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2089477                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1187419                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2089477                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1187419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    314                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            130524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74207                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67983450635                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10445810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122823953135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32541.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58790.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2684                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1948715                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1104880                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2089473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1187419                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1838431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 200859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6714                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       222974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.464521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.890121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.370268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5421      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5101      2.29%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4065      1.82%      6.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3171      1.42%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3565      1.60%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3117      1.40%     10.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4132      1.85%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3277      1.47%     14.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       191125     85.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       222974                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1129.277838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    971.720022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           699     37.78%     37.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.11%     37.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.11%     38.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.11%     38.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     38.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.05%     38.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          288     15.57%     53.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.05%     53.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.11%     53.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     54.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      0.27%     54.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          819     44.27%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.11%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.05%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           11      0.59%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.11%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.05%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           10      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1850                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     642.182802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    221.770089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    487.966128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            665     35.97%     35.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      0.92%     36.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      0.38%     37.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.11%     37.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.16%     37.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.05%     37.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.38%     37.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.22%     38.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.05%     38.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.05%     38.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.11%     38.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.16%     38.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           55      2.97%     41.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1081     58.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1849                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133706368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75993728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133726008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75994816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2674.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1519.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2674.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1519.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50000992625                       # Total gap between requests
system.mem_ctrls.avgGap                      15258.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    133100040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       309120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       218368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     74972544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5257659.907299514860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2661950123.124531269073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 675987.130894995644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6182282.304800622165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4367276.857966816984                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13106950.476430306211                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1499422334.747302293777                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2621390.095286061056                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 327673.761910757632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2079919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3419                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1171456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    395479145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122157159855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     69062215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    202251920                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20754133440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9690943565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 957388013495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3297069140                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     88497375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     96176.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58731.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    130306.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41141.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6070234.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    946381.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    817263.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1609897.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    345692.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         110027360.474989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76794656.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3799714312.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1650205827                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478668455.999897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1020257688.974959                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     232406560.800008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7368074862.150211                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.358692                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11728628770                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2704800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35569684105                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8868                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4434                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9643068.645692                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2543774.593722                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4434    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       285375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18965375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4434                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    221097590500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42757366375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1168409                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1168409                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1168409                       # number of overall hits
system.cpu.icache.overall_hits::total         1168409                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          306                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            306                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          306                       # number of overall misses
system.cpu.icache.overall_misses::total           306                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13287500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13287500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13287500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13287500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1168715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1168715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1168715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1168715                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000262                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000262                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000262                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000262                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43423.202614                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43423.202614                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43423.202614                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43423.202614                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          306                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          306                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          306                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12806500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12806500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12806500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12806500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000262                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000262                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000262                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000262                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.307190                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.307190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.307190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.307190                       # average overall mshr miss latency
system.cpu.icache.replacements                    149                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1168409                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1168409                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          306                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           306                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1168715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1168715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000262                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000262                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43423.202614                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43423.202614                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12806500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12806500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.307190                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.307190                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.778175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            71295278                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               609                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          117069.422003                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.778175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.888239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.888239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2337736                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2337736                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1327789                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1327789                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1327789                       # number of overall hits
system.cpu.dcache.overall_hits::total         1327789                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6644                       # number of overall misses
system.cpu.dcache.overall_misses::total          6644                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    477608500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    477608500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    477608500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    477608500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1334433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1334433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1334433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1334433                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004979                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004979                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004979                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004979                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71885.686334                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71885.686334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71885.686334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71885.686334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3419                       # number of writebacks
system.cpu.dcache.writebacks::total              3419                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1444                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43816                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43816                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    375218875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    375218875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    375218875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    375218875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96829875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96829875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003897                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003897                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003897                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003897                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72157.475962                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72157.475962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72157.475962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72157.475962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.920463                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.920463                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5201                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       836262                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          836262                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    273988375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    273988375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       839889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       839889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75541.322029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75541.322029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4459                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4459                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    268191875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    268191875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96829875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96829875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74065.693179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74065.693179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21715.603274                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21715.603274                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       491527                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491527                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3017                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3017                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    203620125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    203620125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       494544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67490.926417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67490.926417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39357                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39357                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107027000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107027000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67781.507283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67781.507283                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1351157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5713                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.505689                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5342933                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5342933                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263854956875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
