// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

// This file is autogenerated by cml-utils 2023-08-31 08:35:25 +0200.
// Commit ID: 0ae094c5beb24bfb82787768bce4e6f969c0175c (dirty)

#include "vtss_fa_cil.h"
#if 0
#if defined(VTSS_ARCH_FA)
#include "fla_regs_def.h"
static unsigned int fla_grp_regs[GRP_OFFSET_LAST];
static unsigned int fla_grp_regs_sz[GRP_OFFSET_SZ_LAST];
static unsigned int fla_grp_regs_cnt[GRP_CNT_ENUM_LAST];
static unsigned int fla_tgt_regs[VTSS_TO_LAST];
static unsigned int fla_unstable_regs[REG_ENUM_LAST];
static unsigned int fla_unstable_flds[FLD_ENUM_LAST];
static unsigned int fla_reg_cnt[REG_CNT_ENUM_LAST];
// Register assignment _START_
void fla_init_regs(vtss_state_t *vtss_state, BOOL FA)
{
	fla_grp_regs[GRP_AFI_MISC] = FA ? FA_GRP_AFI_MISC :  LA_GRP_AFI_MISC;
	fla_grp_regs[GRP_AFI_FRM_TBL] = FA ? FA_GRP_AFI_FRM_TBL :  LA_GRP_AFI_FRM_TBL;
	fla_grp_regs[GRP_AFI_DTI_TBL] = FA ? FA_GRP_AFI_DTI_TBL :  LA_GRP_AFI_DTI_TBL;
	fla_grp_regs[GRP_AFI_DTI_MISC] = FA ? FA_GRP_AFI_DTI_MISC :  LA_GRP_AFI_DTI_MISC;
	fla_grp_regs[GRP_AFI_TTI_TICKS] = FA ? FA_GRP_AFI_TTI_TICKS :  LA_GRP_AFI_TTI_TICKS;
	fla_grp_regs[GRP_AFI_TTI_MISC] = FA ? FA_GRP_AFI_TTI_MISC :  LA_GRP_AFI_TTI_MISC;
	fla_grp_regs[GRP_AFI_PORT_TBL] = FA ? FA_GRP_AFI_PORT_TBL :  LA_GRP_AFI_PORT_TBL;
	fla_grp_regs[GRP_ANA_AC_RAM_CTRL] = FA ? FA_GRP_ANA_AC_RAM_CTRL :  LA_GRP_ANA_AC_RAM_CTRL;
	fla_grp_regs[GRP_ANA_AC_COREMEM] = FA ? FA_GRP_ANA_AC_COREMEM :  LA_GRP_ANA_AC_COREMEM;
	fla_grp_regs[GRP_ANA_AC_PS_COMMON] = FA ? FA_GRP_ANA_AC_PS_COMMON :  LA_GRP_ANA_AC_PS_COMMON;
	fla_grp_regs[GRP_ANA_AC_MIRROR_PROBE] = FA ? FA_GRP_ANA_AC_MIRROR_PROBE :  LA_GRP_ANA_AC_MIRROR_PROBE;
	fla_grp_regs[GRP_ANA_AC_AGGR] = FA ? FA_GRP_ANA_AC_AGGR :  LA_GRP_ANA_AC_AGGR;
	fla_grp_regs[GRP_ANA_AC_SRC] = FA ? FA_GRP_ANA_AC_SRC :  LA_GRP_ANA_AC_SRC;
	fla_grp_regs[GRP_ANA_AC_SFLOW] = FA ? FA_GRP_ANA_AC_SFLOW :  LA_GRP_ANA_AC_SFLOW;
	fla_grp_regs[GRP_ANA_AC_UPSID] = FA ? FA_GRP_ANA_AC_UPSID :  LA_GRP_ANA_AC_UPSID;
	fla_grp_regs[GRP_ANA_AC_GLAG] = FA ? FA_GRP_ANA_AC_GLAG :  LA_GRP_ANA_AC_GLAG;
	fla_grp_regs[GRP_ANA_AC_PGID] = FA ? FA_GRP_ANA_AC_PGID :  LA_GRP_ANA_AC_PGID;
	fla_grp_regs[GRP_ANA_AC_CSD] = FA ? FA_GRP_ANA_AC_CSD :  LA_GRP_ANA_AC_CSD;
	fla_grp_regs[GRP_ANA_AC_LAG_RST] = FA ? FA_GRP_ANA_AC_LAG_RST :  LA_GRP_ANA_AC_LAG_RST;
	fla_grp_regs[GRP_ANA_AC_PS_STICKY] = FA ? FA_GRP_ANA_AC_PS_STICKY :  LA_GRP_ANA_AC_PS_STICKY;
	fla_grp_regs[GRP_ANA_AC_PS_STICKY_MASK] = FA ? FA_GRP_ANA_AC_PS_STICKY_MASK :  LA_GRP_ANA_AC_PS_STICKY_MASK;
	fla_grp_regs[GRP_ANA_AC_FRER_GEN] = FA ? FA_GRP_ANA_AC_FRER_GEN :  LA_GRP_ANA_AC_FRER_GEN;
	fla_grp_regs[GRP_ANA_AC_FRER_GEN_STATE_ACC] = FA ? FA_GRP_ANA_AC_FRER_GEN_STATE_ACC :  LA_GRP_ANA_AC_FRER_GEN_STATE_ACC;
	fla_grp_regs[GRP_ANA_AC_FRER_GEN_STATE] = FA ? FA_GRP_ANA_AC_FRER_GEN_STATE :  LA_GRP_ANA_AC_FRER_GEN_STATE;
	fla_grp_regs[GRP_ANA_AC_TSN_SF] = FA ? FA_GRP_ANA_AC_TSN_SF :  LA_GRP_ANA_AC_TSN_SF;
	fla_grp_regs[GRP_ANA_AC_TSN_SF_CFG] = FA ? FA_GRP_ANA_AC_TSN_SF_CFG :  LA_GRP_ANA_AC_TSN_SF_CFG;
	fla_grp_regs[GRP_ANA_AC_TSN_SF_STATUS] = FA ? FA_GRP_ANA_AC_TSN_SF_STATUS :  LA_GRP_ANA_AC_TSN_SF_STATUS;
	fla_grp_regs[GRP_ANA_AC_SG_ACCESS] = FA ? FA_GRP_ANA_AC_SG_ACCESS :  LA_GRP_ANA_AC_SG_ACCESS;
	fla_grp_regs[GRP_ANA_AC_SG_CONFIG] = FA ? FA_GRP_ANA_AC_SG_CONFIG :  LA_GRP_ANA_AC_SG_CONFIG;
	fla_grp_regs[GRP_ANA_AC_SG_STATUS] = FA ? FA_GRP_ANA_AC_SG_STATUS :  LA_GRP_ANA_AC_SG_STATUS;
	fla_grp_regs[GRP_ANA_AC_SG_STATUS_STICKY] = FA ? FA_GRP_ANA_AC_SG_STATUS_STICKY :  LA_GRP_ANA_AC_SG_STATUS_STICKY;
	fla_grp_regs[GRP_ANA_AC_STAT_GLOBAL_CFG_PORT] = FA ? FA_GRP_ANA_AC_STAT_GLOBAL_CFG_PORT :  LA_GRP_ANA_AC_STAT_GLOBAL_CFG_PORT;
	fla_grp_regs[GRP_ANA_AC_STAT_CNT_CFG_PORT] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_PORT :  LA_GRP_ANA_AC_STAT_CNT_CFG_PORT;
	fla_grp_regs[GRP_ANA_AC_STAT_GLOBAL_CFG_ACL] = FA ? FA_GRP_ANA_AC_STAT_GLOBAL_CFG_ACL :  LA_GRP_ANA_AC_STAT_GLOBAL_CFG_ACL;
	fla_grp_regs[GRP_ANA_AC_STAT_CNT_CFG_ACL] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_ACL :  LA_GRP_ANA_AC_STAT_CNT_CFG_ACL;
	fla_grp_regs[GRP_ANA_AC_STAT_GLOBAL_CFG_QUEUE] = FA ? FA_GRP_ANA_AC_STAT_GLOBAL_CFG_QUEUE :  LA_GRP_ANA_AC_STAT_GLOBAL_CFG_QUEUE;
	fla_grp_regs[GRP_ANA_AC_STAT_CNT_CFG_QUEUE] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_QUEUE :  LA_GRP_ANA_AC_STAT_CNT_CFG_QUEUE;
	fla_grp_regs[GRP_ANA_AC_STAT_GLOBAL_CFG_ISDX] = FA ? FA_GRP_ANA_AC_STAT_GLOBAL_CFG_ISDX :  LA_GRP_ANA_AC_STAT_GLOBAL_CFG_ISDX;
	fla_grp_regs[GRP_ANA_AC_STAT_CNT_CFG_ISDX] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_ISDX :  LA_GRP_ANA_AC_STAT_CNT_CFG_ISDX;
	fla_grp_regs[GRP_ANA_AC_STAT_GLOBAL_CFG_BDLB] = FA ? FA_GRP_ANA_AC_STAT_GLOBAL_CFG_BDLB :  LA_GRP_ANA_AC_STAT_GLOBAL_CFG_BDLB;
	fla_grp_regs[GRP_ANA_AC_STAT_CNT_CFG_BDLB] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_BDLB :  LA_GRP_ANA_AC_STAT_CNT_CFG_BDLB;
	fla_grp_regs[GRP_ANA_AC_STAT_GLOBAL_CFG_BUM] = FA ? FA_GRP_ANA_AC_STAT_GLOBAL_CFG_BUM :  LA_GRP_ANA_AC_STAT_GLOBAL_CFG_BUM;
	fla_grp_regs[GRP_ANA_AC_STAT_CNT_CFG_BUM] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_BUM :  LA_GRP_ANA_AC_STAT_CNT_CFG_BUM;
	fla_grp_regs[GRP_ANA_AC_STAT_GLOBAL_CFG_IRLEG] = FA ? FA_GRP_ANA_AC_STAT_GLOBAL_CFG_IRLEG :  LA_GRP_ANA_AC_STAT_GLOBAL_CFG_IRLEG;
	fla_grp_regs[GRP_ANA_AC_STAT_CNT_CFG_IRLEG] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_IRLEG :  LA_GRP_ANA_AC_STAT_CNT_CFG_IRLEG;
	fla_grp_regs[GRP_ANA_AC_STAT_GLOBAL_CFG_ERLEG] = FA ? FA_GRP_ANA_AC_STAT_GLOBAL_CFG_ERLEG :  LA_GRP_ANA_AC_STAT_GLOBAL_CFG_ERLEG;
	fla_grp_regs[GRP_ANA_AC_STAT_CNT_CFG_ERLEG] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_ERLEG :  LA_GRP_ANA_AC_STAT_CNT_CFG_ERLEG;
	fla_grp_regs[GRP_ANA_AC_OAM_MOD_VOE_SRV_LM_CNT] = FA ? FA_GRP_ANA_AC_OAM_MOD_VOE_SRV_LM_CNT :  LA_GRP_ANA_AC_OAM_MOD_VOE_SRV_LM_CNT;
	fla_grp_regs[GRP_ANA_AC_OAM_MOD_VOE_PORT_LM_CNT] = FA ? FA_GRP_ANA_AC_OAM_MOD_VOE_PORT_LM_CNT :  LA_GRP_ANA_AC_OAM_MOD_VOE_PORT_LM_CNT;
	fla_grp_regs[GRP_ANA_AC_OAM_MOD_OAM_PDU_MOD_CONT] = FA ? FA_GRP_ANA_AC_OAM_MOD_OAM_PDU_MOD_CONT :  LA_GRP_ANA_AC_OAM_MOD_OAM_PDU_MOD_CONT;
	fla_grp_regs[GRP_ANA_AC_OAM_MOD_PDU_MOD_CFG] = FA ? FA_GRP_ANA_AC_OAM_MOD_PDU_MOD_CFG :  LA_GRP_ANA_AC_OAM_MOD_PDU_MOD_CFG;
	fla_grp_regs[GRP_ANA_AC_POL_POL_ALL_CFG] = FA ? FA_GRP_ANA_AC_POL_POL_ALL_CFG :  LA_GRP_ANA_AC_POL_POL_ALL_CFG;
	fla_grp_regs[GRP_ANA_AC_POL_POL_PORT_CFG] = FA ? FA_GRP_ANA_AC_POL_POL_PORT_CFG :  LA_GRP_ANA_AC_POL_POL_PORT_CFG;
	fla_grp_regs[GRP_ANA_AC_POL_POL_PORT_CTRL] = FA ? FA_GRP_ANA_AC_POL_POL_PORT_CTRL :  LA_GRP_ANA_AC_POL_POL_PORT_CTRL;
	fla_grp_regs[GRP_ANA_AC_POL_PORT_PT_CTRL] = FA ? FA_GRP_ANA_AC_POL_PORT_PT_CTRL :  LA_GRP_ANA_AC_POL_PORT_PT_CTRL;
	fla_grp_regs[GRP_ANA_AC_POL_COMMON_BDLB] = FA ? FA_GRP_ANA_AC_POL_COMMON_BDLB :  LA_GRP_ANA_AC_POL_COMMON_BDLB;
	fla_grp_regs[GRP_ANA_AC_POL_BDLB] = FA ? FA_GRP_ANA_AC_POL_BDLB :  LA_GRP_ANA_AC_POL_BDLB;
	fla_grp_regs[GRP_ANA_AC_POL_COMMON_BUM_SLB] = FA ? FA_GRP_ANA_AC_POL_COMMON_BUM_SLB :  LA_GRP_ANA_AC_POL_COMMON_BUM_SLB;
	fla_grp_regs[GRP_ANA_AC_POL_BUM_SLB] = FA ? FA_GRP_ANA_AC_POL_BUM_SLB :  LA_GRP_ANA_AC_POL_BUM_SLB;
	fla_grp_regs[GRP_ANA_AC_SDLB_MISC] = FA ? FA_GRP_ANA_AC_SDLB_MISC :  LA_GRP_ANA_AC_SDLB_MISC;
	fla_grp_regs[GRP_ANA_AC_SDLB_LBGRP_TBL] = FA ? FA_GRP_ANA_AC_SDLB_LBGRP_TBL :  LA_GRP_ANA_AC_SDLB_LBGRP_TBL;
	fla_grp_regs[GRP_ANA_ACL_COMMON] = FA ? FA_GRP_ANA_ACL_COMMON :  LA_GRP_ANA_ACL_COMMON;
	fla_grp_regs[GRP_ANA_ACL_PORT] = FA ? FA_GRP_ANA_ACL_PORT :  LA_GRP_ANA_ACL_PORT;
	fla_grp_regs[GRP_ANA_ACL_KEY_SEL] = FA ? FA_GRP_ANA_ACL_KEY_SEL :  LA_GRP_ANA_ACL_KEY_SEL;
	fla_grp_regs[GRP_ANA_ACL_CNT_B] = FA ? FA_GRP_ANA_ACL_CNT_B :  LA_GRP_ANA_ACL_CNT_B;
	fla_grp_regs[GRP_ANA_ACL_PTP_MASTER_CFG] = FA ? FA_GRP_ANA_ACL_PTP_MASTER_CFG :  LA_GRP_ANA_ACL_PTP_MASTER_CFG;
	fla_grp_regs[GRP_ANA_ACL_STICKY] = FA ? FA_GRP_ANA_ACL_STICKY :  LA_GRP_ANA_ACL_STICKY;
	fla_grp_regs[GRP_ANA_CL_PORT] = FA ? FA_GRP_ANA_CL_PORT :  LA_GRP_ANA_CL_PORT;
	fla_grp_regs[GRP_ANA_CL_COMMON] = FA ? FA_GRP_ANA_CL_COMMON :  LA_GRP_ANA_CL_COMMON;
	fla_grp_regs[GRP_ANA_CL_MPLS_PROFILE] = FA ? FA_GRP_ANA_CL_MPLS_PROFILE :  LA_GRP_ANA_CL_MPLS_PROFILE;
	fla_grp_regs[GRP_ANA_CL_MIP_TBL] = FA ? FA_GRP_ANA_CL_MIP_TBL :  LA_GRP_ANA_CL_MIP_TBL;
	fla_grp_regs[GRP_ANA_CL_L2CP_TBL] = FA ? FA_GRP_ANA_CL_L2CP_TBL :  LA_GRP_ANA_CL_L2CP_TBL;
	fla_grp_regs[GRP_ANA_CL_MAP_TBL] = FA ? FA_GRP_ANA_CL_MAP_TBL :  LA_GRP_ANA_CL_MAP_TBL;
	fla_grp_regs[GRP_ANA_CL_IPT] = FA ? FA_GRP_ANA_CL_IPT :  LA_GRP_ANA_CL_IPT;
	fla_grp_regs[GRP_ANA_CL_PPT] = FA ? FA_GRP_ANA_CL_PPT :  LA_GRP_ANA_CL_PPT;
	fla_grp_regs[GRP_ANA_CL_VMID] = FA ? FA_GRP_ANA_CL_VMID :  LA_GRP_ANA_CL_VMID;
	fla_grp_regs[GRP_ANA_CL_CSC] = FA ? FA_GRP_ANA_CL_CSC :  LA_GRP_ANA_CL_CSC;
	fla_grp_regs[GRP_ANA_CL_STICKY] = FA ? FA_GRP_ANA_CL_STICKY :  LA_GRP_ANA_CL_STICKY;
	fla_grp_regs[GRP_ANA_CL_STICKY_MASK] = FA ? FA_GRP_ANA_CL_STICKY_MASK :  LA_GRP_ANA_CL_STICKY_MASK;
	fla_grp_regs[GRP_ANA_L2_COMMON] = FA ? FA_GRP_ANA_L2_COMMON :  LA_GRP_ANA_L2_COMMON;
	fla_grp_regs[GRP_ANA_L2_PORT_LIMIT] = FA ? FA_GRP_ANA_L2_PORT_LIMIT :  LA_GRP_ANA_L2_PORT_LIMIT;
	fla_grp_regs[GRP_ANA_L2_STICKY] = FA ? FA_GRP_ANA_L2_STICKY :  LA_GRP_ANA_L2_STICKY;
	fla_grp_regs[GRP_ANA_L2_STICKY_MASK] = FA ? FA_GRP_ANA_L2_STICKY_MASK :  LA_GRP_ANA_L2_STICKY_MASK;
	fla_grp_regs[GRP_ANA_L3_COMMON] = FA ? FA_GRP_ANA_L3_COMMON :  LA_GRP_ANA_L3_COMMON;
	fla_grp_regs[GRP_ANA_L3_MSTP] = FA ? FA_GRP_ANA_L3_MSTP :  LA_GRP_ANA_L3_MSTP;
	fla_grp_regs[GRP_ANA_L3_VMID] = FA ? FA_GRP_ANA_L3_VMID :  LA_GRP_ANA_L3_VMID;
	fla_grp_regs[GRP_ANA_L3_ARP_PTR_REMAP] = FA ? FA_GRP_ANA_L3_ARP_PTR_REMAP :  LA_GRP_ANA_L3_ARP_PTR_REMAP;
	fla_grp_regs[GRP_ANA_L3_ARP] = FA ? FA_GRP_ANA_L3_ARP :  LA_GRP_ANA_L3_ARP;
	fla_grp_regs[GRP_ANA_L3_L3MC] = FA ? FA_GRP_ANA_L3_L3MC :  LA_GRP_ANA_L3_L3MC;
	fla_grp_regs[GRP_ANA_L3_LPM_REMAP_STICKY] = FA ? FA_GRP_ANA_L3_LPM_REMAP_STICKY :  LA_GRP_ANA_L3_LPM_REMAP_STICKY;
	fla_grp_regs[GRP_ANA_L3_VLAN_ARP_L3MC_STICKY] = FA ? FA_GRP_ANA_L3_VLAN_ARP_L3MC_STICKY :  LA_GRP_ANA_L3_VLAN_ARP_L3MC_STICKY;
	fla_grp_regs[GRP_ANA_L3_L3_STICKY_MASK] = FA ? FA_GRP_ANA_L3_L3_STICKY_MASK :  LA_GRP_ANA_L3_L3_STICKY_MASK;
	fla_grp_regs[GRP_ASM_CFG] = FA ? FA_GRP_ASM_CFG :  LA_GRP_ASM_CFG;
	fla_grp_regs[GRP_ASM_DBG] = FA ? FA_GRP_ASM_DBG :  LA_GRP_ASM_DBG;
	fla_grp_regs[GRP_ASM_PORT_STATUS] = FA ? FA_GRP_ASM_PORT_STATUS :  LA_GRP_ASM_PORT_STATUS;
	fla_grp_regs[GRP_ASM_PFC] = FA ? FA_GRP_ASM_PFC :  LA_GRP_ASM_PFC;
	fla_grp_regs[GRP_ASM_PFC_TIMER_CFG] = FA ? FA_GRP_ASM_PFC_TIMER_CFG :  LA_GRP_ASM_PFC_TIMER_CFG;
	fla_grp_regs[GRP_ASM_LBK_WM_CFG] = FA ? FA_GRP_ASM_LBK_WM_CFG :  LA_GRP_ASM_LBK_WM_CFG;
	fla_grp_regs[GRP_ASM_LBK_MISC_CFG] = FA ? FA_GRP_ASM_LBK_MISC_CFG :  LA_GRP_ASM_LBK_MISC_CFG;
	fla_grp_regs[GRP_ASM_LBK_STAT] = FA ? FA_GRP_ASM_LBK_STAT :  LA_GRP_ASM_LBK_STAT;
	fla_grp_regs[GRP_ASM_RAM_CTRL] = FA ? FA_GRP_ASM_RAM_CTRL :  LA_GRP_ASM_RAM_CTRL;
	fla_grp_regs[GRP_ASM_COREMEM] = FA ? FA_GRP_ASM_COREMEM :  LA_GRP_ASM_COREMEM;
	fla_grp_regs[GRP_CHIP_TOP_OTP_MEM] = FA ? FA_GRP_CHIP_TOP_OTP_MEM :  LA_GRP_CHIP_TOP_OTP_MEM;
	fla_grp_regs[GRP_CPU_VCORE_ACC] = FA ? FA_GRP_CPU_VCORE_ACC :  LA_GRP_CPU_VCORE_ACC;
	fla_grp_regs[GRP_CPU_MSIX_ACC] = FA ? FA_GRP_CPU_MSIX_ACC :  LA_GRP_CPU_MSIX_ACC;
	fla_grp_regs[GRP_CPU_EXT_IF_ACC_STAT] = FA ? FA_GRP_CPU_EXT_IF_ACC_STAT :  LA_GRP_CPU_EXT_IF_ACC_STAT;
	fla_grp_regs[GRP_CPU_INTR] = FA ? FA_GRP_CPU_INTR :  LA_GRP_CPU_INTR;
	fla_grp_regs[GRP_CPU_DDRCTRL] = FA ? FA_GRP_CPU_DDRCTRL :  LA_GRP_CPU_DDRCTRL;
	fla_grp_regs[GRP_DEV1G_MM_CONFIG] = FA ? FA_GRP_DEV1G_MM_CONFIG :  LA_GRP_DEV1G_MM_CONFIG;
	fla_grp_regs[GRP_DEV1G_MM_STATISTICS] = FA ? FA_GRP_DEV1G_MM_STATISTICS :  LA_GRP_DEV1G_MM_STATISTICS;
	fla_grp_regs[GRP_DEV1G_DEV1G_INTR_CFG_STATUS] = FA ? FA_GRP_DEV1G_DEV1G_INTR_CFG_STATUS :  LA_GRP_DEV1G_DEV1G_INTR_CFG_STATUS;
	fla_grp_regs[GRP_DEV1G_DEV2G5U_INTR_CFG_STATUS] = FA ? FA_GRP_DEV1G_DEV2G5U_INTR_CFG_STATUS :  LA_GRP_DEV1G_DEV2G5U_INTR_CFG_STATUS;
	fla_grp_regs[GRP_DEVCPU_GCB_SI_REGS] = FA ? FA_GRP_DEVCPU_GCB_SI_REGS :  LA_GRP_DEVCPU_GCB_SI_REGS;
	fla_grp_regs[GRP_DEVCPU_GCB_SW_REGS] = FA ? FA_GRP_DEVCPU_GCB_SW_REGS :  LA_GRP_DEVCPU_GCB_SW_REGS;
	fla_grp_regs[GRP_DEVCPU_GCB_VCORE_ACCESS] = FA ? FA_GRP_DEVCPU_GCB_VCORE_ACCESS :  LA_GRP_DEVCPU_GCB_VCORE_ACCESS;
	fla_grp_regs[GRP_DEVCPU_GCB_GPIO] = FA ? FA_GRP_DEVCPU_GCB_GPIO :  LA_GRP_DEVCPU_GCB_GPIO;
	fla_grp_regs[GRP_DEVCPU_GCB_MIIM] = FA ? FA_GRP_DEVCPU_GCB_MIIM :  LA_GRP_DEVCPU_GCB_MIIM;
	fla_grp_regs[GRP_DEVCPU_GCB_MIIM_READ_SCAN] = FA ? FA_GRP_DEVCPU_GCB_MIIM_READ_SCAN :  LA_GRP_DEVCPU_GCB_MIIM_READ_SCAN;
	fla_grp_regs[GRP_DEVCPU_GCB_ROSC] = FA ? FA_GRP_DEVCPU_GCB_ROSC :  LA_GRP_DEVCPU_GCB_ROSC;
	fla_grp_regs[GRP_DEVCPU_GCB_SIO_CTRL] = FA ? FA_GRP_DEVCPU_GCB_SIO_CTRL :  LA_GRP_DEVCPU_GCB_SIO_CTRL;
	fla_grp_regs[GRP_DEVCPU_GCB_FAN_CTRL] = FA ? FA_GRP_DEVCPU_GCB_FAN_CTRL :  LA_GRP_DEVCPU_GCB_FAN_CTRL;
	fla_grp_regs[GRP_DEVCPU_GCB_MEMITGR] = FA ? FA_GRP_DEVCPU_GCB_MEMITGR :  LA_GRP_DEVCPU_GCB_MEMITGR;
	fla_grp_regs[GRP_DEVCPU_GCB_ETHERACCESS] = FA ? FA_GRP_DEVCPU_GCB_ETHERACCESS :  LA_GRP_DEVCPU_GCB_ETHERACCESS;
	fla_grp_regs[GRP_DEVCPU_PTP_PTP_CFG] = FA ? FA_GRP_DEVCPU_PTP_PTP_CFG :  LA_GRP_DEVCPU_PTP_PTP_CFG;
	fla_grp_regs[GRP_DEVCPU_PTP_PTP_TOD_DOMAINS] = FA ? FA_GRP_DEVCPU_PTP_PTP_TOD_DOMAINS :  LA_GRP_DEVCPU_PTP_PTP_TOD_DOMAINS;
	fla_grp_regs[GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL] = FA ? FA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL :  LA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL;
	fla_grp_regs[GRP_EACL_COMMON] = FA ? FA_GRP_EACL_COMMON :  LA_GRP_EACL_COMMON;
	fla_grp_regs[GRP_EACL_INTERFACE_MAP] = FA ? FA_GRP_EACL_INTERFACE_MAP :  LA_GRP_EACL_INTERFACE_MAP;
	fla_grp_regs[GRP_EACL_ES2_KEY_SELECT_PROFILE] = FA ? FA_GRP_EACL_ES2_KEY_SELECT_PROFILE :  LA_GRP_EACL_ES2_KEY_SELECT_PROFILE;
	fla_grp_regs[GRP_EACL_CNT_TBL] = FA ? FA_GRP_EACL_CNT_TBL :  LA_GRP_EACL_CNT_TBL;
	fla_grp_regs[GRP_EACL_POL_CFG] = FA ? FA_GRP_EACL_POL_CFG :  LA_GRP_EACL_POL_CFG;
	fla_grp_regs[GRP_EACL_ES2_STICKY] = FA ? FA_GRP_EACL_ES2_STICKY :  LA_GRP_EACL_ES2_STICKY;
	fla_grp_regs[GRP_EACL_DBG_STICKY] = FA ? FA_GRP_EACL_DBG_STICKY :  LA_GRP_EACL_DBG_STICKY;
	fla_grp_regs[GRP_EACL_FRER_CFG] = FA ? FA_GRP_EACL_FRER_CFG :  LA_GRP_EACL_FRER_CFG;
	fla_grp_regs[GRP_EACL_FRER_CFG_COMPOUND] = FA ? FA_GRP_EACL_FRER_CFG_COMPOUND :  LA_GRP_EACL_FRER_CFG_COMPOUND;
	fla_grp_regs[GRP_EACL_FRER_CFG_MEMBER] = FA ? FA_GRP_EACL_FRER_CFG_MEMBER :  LA_GRP_EACL_FRER_CFG_MEMBER;
	fla_grp_regs[GRP_EACL_FRER_STA_COMPOUND] = FA ? FA_GRP_EACL_FRER_STA_COMPOUND :  LA_GRP_EACL_FRER_STA_COMPOUND;
	fla_grp_regs[GRP_EACL_FRER_STA_MEMBER] = FA ? FA_GRP_EACL_FRER_STA_MEMBER :  LA_GRP_EACL_FRER_STA_MEMBER;
	fla_grp_regs[GRP_EACL_FRER_CNT_COMPOUND] = FA ? FA_GRP_EACL_FRER_CNT_COMPOUND :  LA_GRP_EACL_FRER_CNT_COMPOUND;
	fla_grp_regs[GRP_EACL_FRER_CNT_MEMBER] = FA ? FA_GRP_EACL_FRER_CNT_MEMBER :  LA_GRP_EACL_FRER_CNT_MEMBER;
	fla_grp_regs[GRP_EACL_STAT_GLOBAL_CFG_EACL] = FA ? FA_GRP_EACL_STAT_GLOBAL_CFG_EACL :  LA_GRP_EACL_STAT_GLOBAL_CFG_EACL;
	fla_grp_regs[GRP_EACL_STAT_CNT_CFG_EACL] = FA ? FA_GRP_EACL_STAT_CNT_CFG_EACL :  LA_GRP_EACL_STAT_CNT_CFG_EACL;
	fla_grp_regs[GRP_EACL_RAM_CTRL] = FA ? FA_GRP_EACL_RAM_CTRL :  LA_GRP_EACL_RAM_CTRL;
	fla_grp_regs[GRP_EACL_COREMEM] = FA ? FA_GRP_EACL_COREMEM :  LA_GRP_EACL_COREMEM;
	fla_grp_regs[GRP_HSCH_HSCH_L0_CFG] = FA ? FA_GRP_HSCH_HSCH_L0_CFG :  LA_GRP_HSCH_HSCH_L0_CFG;
	fla_grp_regs[GRP_HSCH_HSCH_L1_CFG] = FA ? FA_GRP_HSCH_HSCH_L1_CFG :  LA_GRP_HSCH_HSCH_L1_CFG;
	fla_grp_regs[GRP_HSCH_HSCH_STATUS] = FA ? FA_GRP_HSCH_HSCH_STATUS :  LA_GRP_HSCH_HSCH_STATUS;
	fla_grp_regs[GRP_HSCH_QSHP_CFG] = FA ? FA_GRP_HSCH_QSHP_CFG :  LA_GRP_HSCH_QSHP_CFG;
	fla_grp_regs[GRP_HSCH_QSHP_ALLOC_CFG] = FA ? FA_GRP_HSCH_QSHP_ALLOC_CFG :  LA_GRP_HSCH_QSHP_ALLOC_CFG;
	fla_grp_regs[GRP_HSCH_QSHP_STATUS] = FA ? FA_GRP_HSCH_QSHP_STATUS :  LA_GRP_HSCH_QSHP_STATUS;
	fla_grp_regs[GRP_HSCH_HSCH_INP_STATE] = FA ? FA_GRP_HSCH_HSCH_INP_STATE :  LA_GRP_HSCH_HSCH_INP_STATE;
	fla_grp_regs[GRP_HSCH_HSCH_DWRR] = FA ? FA_GRP_HSCH_HSCH_DWRR :  LA_GRP_HSCH_HSCH_DWRR;
	fla_grp_regs[GRP_HSCH_HSCH_MISC] = FA ? FA_GRP_HSCH_HSCH_MISC :  LA_GRP_HSCH_HSCH_MISC;
	fla_grp_regs[GRP_HSCH_HSCH_LEAK_LISTS] = FA ? FA_GRP_HSCH_HSCH_LEAK_LISTS :  LA_GRP_HSCH_HSCH_LEAK_LISTS;
	fla_grp_regs[GRP_HSCH_SYSTEM] = FA ? FA_GRP_HSCH_SYSTEM :  LA_GRP_HSCH_SYSTEM;
	fla_grp_regs[GRP_HSCH_MMGT] = FA ? FA_GRP_HSCH_MMGT :  LA_GRP_HSCH_MMGT;
	fla_grp_regs[GRP_HSCH_TAS_CONFIG] = FA ? FA_GRP_HSCH_TAS_CONFIG :  LA_GRP_HSCH_TAS_CONFIG;
	fla_grp_regs[GRP_HSCH_TAS_PROFILE_CFG] = FA ? FA_GRP_HSCH_TAS_PROFILE_CFG :  LA_GRP_HSCH_TAS_PROFILE_CFG;
	fla_grp_regs[GRP_HSCH_TAS_LIST_CFG] = FA ? FA_GRP_HSCH_TAS_LIST_CFG :  LA_GRP_HSCH_TAS_LIST_CFG;
	fla_grp_regs[GRP_HSCH_TAS_GCL_CFG] = FA ? FA_GRP_HSCH_TAS_GCL_CFG :  LA_GRP_HSCH_TAS_GCL_CFG;
	fla_grp_regs[GRP_HSCH_HSCH_TAS_STATE] = FA ? FA_GRP_HSCH_HSCH_TAS_STATE :  LA_GRP_HSCH_HSCH_TAS_STATE;
	fla_grp_regs[GRP_HSIOWRAP_SYNC_ETH_CFG] = FA ? FA_GRP_HSIOWRAP_SYNC_ETH_CFG :  LA_GRP_HSIOWRAP_SYNC_ETH_CFG;
	fla_grp_regs[GRP_HSIOWRAP_GPIO_CFG] = FA ? FA_GRP_HSIOWRAP_GPIO_CFG :  LA_GRP_HSIOWRAP_GPIO_CFG;
	fla_grp_regs[GRP_PORT_CONF_USXGMII_CFG] = FA ? FA_GRP_PORT_CONF_USXGMII_CFG :  LA_GRP_PORT_CONF_USXGMII_CFG;
	fla_grp_regs[GRP_PORT_CONF_USXGMII_STAT] = FA ? FA_GRP_PORT_CONF_USXGMII_STAT :  LA_GRP_PORT_CONF_USXGMII_STAT;
	fla_grp_regs[GRP_QSYS_MMGT_PORT] = FA ? FA_GRP_QSYS_MMGT_PORT :  LA_GRP_QSYS_MMGT_PORT;
	fla_grp_regs[GRP_QSYS_SOFDATA_POOL] = FA ? FA_GRP_QSYS_SOFDATA_POOL :  LA_GRP_QSYS_SOFDATA_POOL;
	fla_grp_regs[GRP_QSYS_CALCFG] = FA ? FA_GRP_QSYS_CALCFG :  LA_GRP_QSYS_CALCFG;
	fla_grp_regs[GRP_QSYS_RAM_CTRL] = FA ? FA_GRP_QSYS_RAM_CTRL :  LA_GRP_QSYS_RAM_CTRL;
	fla_grp_regs[GRP_QSYS_COREMEM] = FA ? FA_GRP_QSYS_COREMEM :  LA_GRP_QSYS_COREMEM;
	fla_grp_regs[GRP_REW_COMMON] = FA ? FA_GRP_REW_COMMON :  LA_GRP_REW_COMMON;
	fla_grp_regs[GRP_REW_MAP_RES_A] = FA ? FA_GRP_REW_MAP_RES_A :  LA_GRP_REW_MAP_RES_A;
	fla_grp_regs[GRP_REW_MAP_RES_B] = FA ? FA_GRP_REW_MAP_RES_B :  LA_GRP_REW_MAP_RES_B;
	fla_grp_regs[GRP_REW_PORT] = FA ? FA_GRP_REW_PORT :  LA_GRP_REW_PORT;
	fla_grp_regs[GRP_REW_MIP_TBL] = FA ? FA_GRP_REW_MIP_TBL :  LA_GRP_REW_MIP_TBL;
	fla_grp_regs[GRP_REW_MAC_TBL] = FA ? FA_GRP_REW_MAC_TBL :  LA_GRP_REW_MAC_TBL;
	fla_grp_regs[GRP_REW_ISDX_TBL] = FA ? FA_GRP_REW_ISDX_TBL :  LA_GRP_REW_ISDX_TBL;
	fla_grp_regs[GRP_REW_ENCAP_IP4] = FA ? FA_GRP_REW_ENCAP_IP4 :  LA_GRP_REW_ENCAP_IP4;
	fla_grp_regs[GRP_REW_VMID] = FA ? FA_GRP_REW_VMID :  LA_GRP_REW_VMID;
	fla_grp_regs[GRP_REW_PTP_SEQ_NO] = FA ? FA_GRP_REW_PTP_SEQ_NO :  LA_GRP_REW_PTP_SEQ_NO;
	fla_grp_regs[GRP_REW_VOE_SRV_LM_CNT] = FA ? FA_GRP_REW_VOE_SRV_LM_CNT :  LA_GRP_REW_VOE_SRV_LM_CNT;
	fla_grp_regs[GRP_REW_VOE_PORT_LM_CNT] = FA ? FA_GRP_REW_VOE_PORT_LM_CNT :  LA_GRP_REW_VOE_PORT_LM_CNT;
	fla_grp_regs[GRP_REW_OAM_PDU_MOD_CONT] = FA ? FA_GRP_REW_OAM_PDU_MOD_CONT :  LA_GRP_REW_OAM_PDU_MOD_CONT;
	fla_grp_regs[GRP_REW_PDU_MOD_CFG] = FA ? FA_GRP_REW_PDU_MOD_CFG :  LA_GRP_REW_PDU_MOD_CFG;
	fla_grp_regs[GRP_REW_RAM_CTRL] = FA ? FA_GRP_REW_RAM_CTRL :  LA_GRP_REW_RAM_CTRL;
	fla_grp_regs[GRP_REW_COREMEM] = FA ? FA_GRP_REW_COREMEM :  LA_GRP_REW_COREMEM;
	fla_grp_regs[GRP_VOP_COMMON] = FA ? FA_GRP_VOP_COMMON :  LA_GRP_VOP_COMMON;
	fla_grp_regs[GRP_VOP_VOE_CONF_REG] = FA ? FA_GRP_VOP_VOE_CONF_REG :  LA_GRP_VOP_VOE_CONF_REG;
	fla_grp_regs[GRP_VOP_VOE_STAT] = FA ? FA_GRP_VOP_VOE_STAT :  LA_GRP_VOP_VOE_STAT;
	fla_grp_regs[GRP_VOP_VOE_STAT_REG] = FA ? FA_GRP_VOP_VOE_STAT_REG :  LA_GRP_VOP_VOE_STAT_REG;
	fla_grp_regs[GRP_VOP_VOE_CCM_LM] = FA ? FA_GRP_VOP_VOE_CCM_LM :  LA_GRP_VOP_VOE_CCM_LM;
	fla_grp_regs[GRP_VOP_VOE_CONTEXT_ANA] = FA ? FA_GRP_VOP_VOE_CONTEXT_ANA :  LA_GRP_VOP_VOE_CONTEXT_ANA;
	fla_grp_regs[GRP_VOP_VOE_CONTEXT_REW] = FA ? FA_GRP_VOP_VOE_CONTEXT_REW :  LA_GRP_VOP_VOE_CONTEXT_REW;
	fla_grp_regs[GRP_VOP_VOE_CRC_ERR] = FA ? FA_GRP_VOP_VOE_CRC_ERR :  LA_GRP_VOP_VOE_CRC_ERR;
	fla_grp_regs[GRP_VOP_ANA_COSID_MAP_CONF] = FA ? FA_GRP_VOP_ANA_COSID_MAP_CONF :  LA_GRP_VOP_ANA_COSID_MAP_CONF;
	fla_grp_regs[GRP_VOP_REW_COSID_MAP_CONF] = FA ? FA_GRP_VOP_REW_COSID_MAP_CONF :  LA_GRP_VOP_REW_COSID_MAP_CONF;
	fla_grp_regs[GRP_VOP_PORT_COSID_MAP_CONF] = FA ? FA_GRP_VOP_PORT_COSID_MAP_CONF :  LA_GRP_VOP_PORT_COSID_MAP_CONF;
	fla_grp_regs[GRP_VOP_SAM_COSID_SEQ_CNT] = FA ? FA_GRP_VOP_SAM_COSID_SEQ_CNT :  LA_GRP_VOP_SAM_COSID_SEQ_CNT;
	fla_grp_regs[GRP_VOP_RAM_CTRL] = FA ? FA_GRP_VOP_RAM_CTRL :  LA_GRP_VOP_RAM_CTRL;
	fla_grp_regs[GRP_VOP_COREMEM] = FA ? FA_GRP_VOP_COREMEM :  LA_GRP_VOP_COREMEM;
	fla_grp_regs[GRP_VOP_L3_VOE_STAT_L3] = FA ? FA_GRP_VOP_L3_VOE_STAT_L3 :  LA_GRP_VOP_L3_VOE_STAT_L3;
	fla_grp_regs[GRP_VOP_MPLS_VOE_CONF_MPLS] = FA ? FA_GRP_VOP_MPLS_VOE_CONF_MPLS :  LA_GRP_VOP_MPLS_VOE_CONF_MPLS;
	fla_grp_regs[GRP_XQS_SYSTEM] = FA ? FA_GRP_XQS_SYSTEM :  LA_GRP_XQS_SYSTEM;
	fla_grp_regs[GRP_XQS_QMAP_SE_TBL] = FA ? FA_GRP_XQS_QMAP_SE_TBL :  LA_GRP_XQS_QMAP_SE_TBL;
	fla_grp_regs[GRP_XQS_QMAP_QOS_TBL] = FA ? FA_GRP_XQS_QMAP_QOS_TBL :  LA_GRP_XQS_QMAP_QOS_TBL;
	fla_grp_regs[GRP_XQS_QLIMIT_QUEUE] = FA ? FA_GRP_XQS_QLIMIT_QUEUE :  LA_GRP_XQS_QLIMIT_QUEUE;
	fla_grp_regs[GRP_XQS_QLIMIT_SE] = FA ? FA_GRP_XQS_QLIMIT_SE :  LA_GRP_XQS_QLIMIT_SE;
	fla_grp_regs[GRP_XQS_QLIMIT_CFG] = FA ? FA_GRP_XQS_QLIMIT_CFG :  LA_GRP_XQS_QLIMIT_CFG;
	fla_grp_regs[GRP_XQS_QLIMIT_SHR] = FA ? FA_GRP_XQS_QLIMIT_SHR :  LA_GRP_XQS_QLIMIT_SHR;
	fla_grp_regs[GRP_XQS_QLIMIT_MON] = FA ? FA_GRP_XQS_QLIMIT_MON :  LA_GRP_XQS_QLIMIT_MON;
	fla_grp_regs_sz[GRP_ANA_AC_SRC_SZ] = FA ? FA_GRP_ANA_AC_SRC_SZ : LA_GRP_ANA_AC_SRC_SZ;
	fla_grp_regs_sz[GRP_ANA_AC_STAT_GLOBAL_CFG_ISDX_SZ] = FA ? FA_GRP_ANA_AC_STAT_GLOBAL_CFG_ISDX_SZ : LA_GRP_ANA_AC_STAT_GLOBAL_CFG_ISDX_SZ;
	fla_grp_regs_sz[GRP_ANA_L2_COMMON_SZ] = FA ? FA_GRP_ANA_L2_COMMON_SZ : LA_GRP_ANA_L2_COMMON_SZ;
	fla_grp_regs_sz[GRP_ASM_CFG_SZ] = FA ? FA_GRP_ASM_CFG_SZ : LA_GRP_ASM_CFG_SZ;
	fla_grp_regs_sz[GRP_ASM_PORT_STATUS_SZ] = FA ? FA_GRP_ASM_PORT_STATUS_SZ : LA_GRP_ASM_PORT_STATUS_SZ;
	fla_grp_regs_sz[GRP_CPU_CPU_REGS_SZ] = FA ? FA_GRP_CPU_CPU_REGS_SZ : LA_GRP_CPU_CPU_REGS_SZ;
	fla_grp_regs_sz[GRP_CPU_INTR_SZ] = FA ? FA_GRP_CPU_INTR_SZ : LA_GRP_CPU_INTR_SZ;
	fla_grp_regs_sz[GRP_CPU_DDRCTRL_SZ] = FA ? FA_GRP_CPU_DDRCTRL_SZ : LA_GRP_CPU_DDRCTRL_SZ;
	fla_grp_regs_sz[GRP_DEV10G_PHASE_DETECTOR_CTRL_SZ] = FA ? FA_GRP_DEV10G_PHASE_DETECTOR_CTRL_SZ : LA_GRP_DEV10G_PHASE_DETECTOR_CTRL_SZ;
	fla_grp_regs_sz[GRP_DEV1G_PHASE_DETECTOR_CTRL_SZ] = FA ? FA_GRP_DEV1G_PHASE_DETECTOR_CTRL_SZ : LA_GRP_DEV1G_PHASE_DETECTOR_CTRL_SZ;
	fla_grp_regs_sz[GRP_DEVCPU_GCB_CHIP_REGS_SZ] = FA ? FA_GRP_DEVCPU_GCB_CHIP_REGS_SZ : LA_GRP_DEVCPU_GCB_CHIP_REGS_SZ;
	fla_grp_regs_sz[GRP_DEVCPU_GCB_VCORE_ACCESS_SZ] = FA ? FA_GRP_DEVCPU_GCB_VCORE_ACCESS_SZ : LA_GRP_DEVCPU_GCB_VCORE_ACCESS_SZ;
	fla_grp_regs_sz[GRP_DEVCPU_GCB_GPIO_SZ] = FA ? FA_GRP_DEVCPU_GCB_GPIO_SZ : LA_GRP_DEVCPU_GCB_GPIO_SZ;
	fla_grp_regs_sz[GRP_DEVCPU_GCB_MIIM_READ_SCAN_SZ] = FA ? FA_GRP_DEVCPU_GCB_MIIM_READ_SCAN_SZ : LA_GRP_DEVCPU_GCB_MIIM_READ_SCAN_SZ;
	fla_grp_regs_sz[GRP_DEVCPU_GCB_ROSC_SZ] = FA ? FA_GRP_DEVCPU_GCB_ROSC_SZ : LA_GRP_DEVCPU_GCB_ROSC_SZ;
	fla_grp_regs_sz[GRP_DEVCPU_ORG_ORG_SZ] = FA ? FA_GRP_DEVCPU_ORG_ORG_SZ : LA_GRP_DEVCPU_ORG_ORG_SZ;
	fla_grp_regs_sz[GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL_SZ] = FA ? FA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL_SZ : LA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL_SZ;
	fla_grp_regs_sz[GRP_FDMA_FDMA_SZ] = FA ? FA_GRP_FDMA_FDMA_SZ : LA_GRP_FDMA_FDMA_SZ;
	fla_grp_regs_sz[GRP_HSCH_TAS_CONFIG_SZ] = FA ? FA_GRP_HSCH_TAS_CONFIG_SZ : LA_GRP_HSCH_TAS_CONFIG_SZ;
	fla_grp_regs_sz[GRP_HSCH_TAS_PROFILE_CFG_SZ] = FA ? FA_GRP_HSCH_TAS_PROFILE_CFG_SZ : LA_GRP_HSCH_TAS_PROFILE_CFG_SZ;
	fla_grp_regs_sz[GRP_HSCH_TAS_GCL_CFG_SZ] = FA ? FA_GRP_HSCH_TAS_GCL_CFG_SZ : LA_GRP_HSCH_TAS_GCL_CFG_SZ;
	fla_grp_regs_sz[GRP_HSIOWRAP_GPIO_CFG_SZ] = FA ? FA_GRP_HSIOWRAP_GPIO_CFG_SZ : LA_GRP_HSIOWRAP_GPIO_CFG_SZ;
	fla_grp_regs_sz[GRP_QSYS_PAUSE_CFG_SZ] = FA ? FA_GRP_QSYS_PAUSE_CFG_SZ : LA_GRP_QSYS_PAUSE_CFG_SZ;
	fla_grp_regs_sz[GRP_VOP_COMMON_SZ] = FA ? FA_GRP_VOP_COMMON_SZ : LA_GRP_VOP_COMMON_SZ;
	fla_grp_regs_sz[GRP_XQS_QMAP_VPORT_TBL_SZ] = FA ? FA_GRP_XQS_QMAP_VPORT_TBL_SZ : LA_GRP_XQS_QMAP_VPORT_TBL_SZ;
	fla_tgt_regs[TGT_TO_AFI] = FA ? ((FA_VTSS_TO_AFI - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_AFI - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_ANA_AC] = FA ? ((FA_VTSS_TO_ANA_AC - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_ANA_AC - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_ANA_AC_OAM_MOD] = FA ? ((FA_VTSS_TO_ANA_AC_OAM_MOD - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_ANA_AC_OAM_MOD - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_ANA_AC_POL] = FA ? ((FA_VTSS_TO_ANA_AC_POL - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_ANA_AC_POL - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_ANA_AC_SDLB] = FA ? ((FA_VTSS_TO_ANA_AC_SDLB - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_ANA_AC_SDLB - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_ANA_ACL] = FA ? ((FA_VTSS_TO_ANA_ACL - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_ANA_ACL - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_ANA_CL] = FA ? ((FA_VTSS_TO_ANA_CL - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_ANA_CL - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_ANA_L2] = FA ? ((FA_VTSS_TO_ANA_L2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_ANA_L2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_ANA_L3] = FA ? ((FA_VTSS_TO_ANA_L3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_ANA_L3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_ASM] = FA ? ((FA_VTSS_TO_ASM - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_ASM - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_CHIP_TOP] = FA ? ((FA_VTSS_TO_CHIP_TOP - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_CHIP_TOP - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_CPU] = FA ? ((FA_VTSS_TO_CPU - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_CPU - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV10G_0] = FA ? ((FA_VTSS_TO_DEV10G_0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV10G_0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV10G_1] = FA ? ((FA_VTSS_TO_DEV10G_1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV10G_1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV10G_2] = FA ? ((FA_VTSS_TO_DEV10G_2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV10G_2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV10G_3] = FA ? ((FA_VTSS_TO_DEV10G_3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV10G_3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV10G_4] = FA ? ((FA_VTSS_TO_DEV10G_4 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV10G_4 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV10G_5] = FA ? ((FA_VTSS_TO_DEV10G_5 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV10G_5 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV10G_6] = FA ? ((FA_VTSS_TO_DEV10G_6 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV10G_6 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV10G_7] = FA ? ((FA_VTSS_TO_DEV10G_7 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV10G_7 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV10G_8] = FA ? ((FA_VTSS_TO_DEV10G_8 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV10G_8 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV10G_9] = FA ? ((FA_VTSS_TO_DEV10G_9 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV10G_9 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV5G_0] = FA ? ((FA_VTSS_TO_DEV5G_0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV5G_0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV5G_1] = FA ? ((FA_VTSS_TO_DEV5G_1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV5G_1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV5G_2] = FA ? ((FA_VTSS_TO_DEV5G_2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV5G_2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV5G_3] = FA ? ((FA_VTSS_TO_DEV5G_3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV5G_3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_0] = FA ? ((FA_VTSS_TO_DEV2G5_0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_1] = FA ? ((FA_VTSS_TO_DEV2G5_1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_2] = FA ? ((FA_VTSS_TO_DEV2G5_2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_3] = FA ? ((FA_VTSS_TO_DEV2G5_3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_4] = FA ? ((FA_VTSS_TO_DEV2G5_4 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_4 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_5] = FA ? ((FA_VTSS_TO_DEV2G5_5 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_5 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_6] = FA ? ((FA_VTSS_TO_DEV2G5_6 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_6 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_7] = FA ? ((FA_VTSS_TO_DEV2G5_7 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_7 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_8] = FA ? ((FA_VTSS_TO_DEV2G5_8 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_8 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_9] = FA ? ((FA_VTSS_TO_DEV2G5_9 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_9 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_10] = FA ? ((FA_VTSS_TO_DEV2G5_10 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_10 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_11] = FA ? ((FA_VTSS_TO_DEV2G5_11 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_11 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_12] = FA ? ((FA_VTSS_TO_DEV2G5_12 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_12 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_13] = FA ? ((FA_VTSS_TO_DEV2G5_13 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_13 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_14] = FA ? ((FA_VTSS_TO_DEV2G5_14 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_14 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_15] = FA ? ((FA_VTSS_TO_DEV2G5_15 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_15 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_16] = FA ? ((FA_VTSS_TO_DEV2G5_16 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_16 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_17] = FA ? ((FA_VTSS_TO_DEV2G5_17 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_17 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_18] = FA ? ((FA_VTSS_TO_DEV2G5_18 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_18 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_19] = FA ? ((FA_VTSS_TO_DEV2G5_19 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_19 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_20] = FA ? ((FA_VTSS_TO_DEV2G5_20 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_20 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_21] = FA ? ((FA_VTSS_TO_DEV2G5_21 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_21 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_22] = FA ? ((FA_VTSS_TO_DEV2G5_22 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_22 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_23] = FA ? ((FA_VTSS_TO_DEV2G5_23 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_23 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_24] = FA ? ((FA_VTSS_TO_DEV2G5_24 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_24 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_25] = FA ? ((FA_VTSS_TO_DEV2G5_25 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_25 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_26] = FA ? ((FA_VTSS_TO_DEV2G5_26 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_26 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEV2G5_27] = FA ? ((FA_VTSS_TO_DEV2G5_27 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEV2G5_27 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEVCPU_GCB] = FA ? ((FA_VTSS_TO_DEVCPU_GCB - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEVCPU_GCB - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEVCPU_ORG0] = FA ? ((FA_VTSS_TO_DEVCPU_ORG0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEVCPU_ORG0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEVCPU_ORG1] = FA ? ((FA_VTSS_TO_DEVCPU_ORG1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEVCPU_ORG1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEVCPU_ORG2] = FA ? ((FA_VTSS_TO_DEVCPU_ORG2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEVCPU_ORG2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEVCPU_PTP] = FA ? ((FA_VTSS_TO_DEVCPU_PTP - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEVCPU_PTP - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DEVCPU_QS] = FA ? ((FA_VTSS_TO_DEVCPU_QS - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DEVCPU_QS - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_DSM] = FA ? ((FA_VTSS_TO_DSM - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_DSM - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_EACL] = FA ? ((FA_VTSS_TO_EACL - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_EACL - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_FDMA] = FA ? ((FA_VTSS_TO_FDMA - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_FDMA - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_HSCH] = FA ? ((FA_VTSS_TO_HSCH - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_HSCH - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_HSIO_WRAP] = FA ? ((FA_VTSS_TO_HSIO_WRAP - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_HSIO_WRAP - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_LRN] = FA ? ((FA_VTSS_TO_LRN - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_LRN - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS10G_BR_0] = FA ? ((FA_VTSS_TO_PCS10G_BR_0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS10G_BR_0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS10G_BR_1] = FA ? ((FA_VTSS_TO_PCS10G_BR_1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS10G_BR_1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS10G_BR_2] = FA ? ((FA_VTSS_TO_PCS10G_BR_2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS10G_BR_2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS10G_BR_3] = FA ? ((FA_VTSS_TO_PCS10G_BR_3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS10G_BR_3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS10G_BR_4] = FA ? ((FA_VTSS_TO_PCS10G_BR_4 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS10G_BR_4 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS10G_BR_5] = FA ? ((FA_VTSS_TO_PCS10G_BR_5 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS10G_BR_5 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS10G_BR_6] = FA ? ((FA_VTSS_TO_PCS10G_BR_6 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS10G_BR_6 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS10G_BR_7] = FA ? ((FA_VTSS_TO_PCS10G_BR_7 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS10G_BR_7 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS10G_BR_8] = FA ? ((FA_VTSS_TO_PCS10G_BR_8 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS10G_BR_8 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS10G_BR_9] = FA ? ((FA_VTSS_TO_PCS10G_BR_9 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS10G_BR_9 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS5G_BR_0] = FA ? ((FA_VTSS_TO_PCS5G_BR_0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS5G_BR_0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS5G_BR_1] = FA ? ((FA_VTSS_TO_PCS5G_BR_1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS5G_BR_1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS5G_BR_2] = FA ? ((FA_VTSS_TO_PCS5G_BR_2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS5G_BR_2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PCS5G_BR_3] = FA ? ((FA_VTSS_TO_PCS5G_BR_3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PCS5G_BR_3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_PORT_CONF] = FA ? ((FA_VTSS_TO_PORT_CONF - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_PORT_CONF - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_QFWD] = FA ? ((FA_VTSS_TO_QFWD - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_QFWD - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_QRES] = FA ? ((FA_VTSS_TO_QRES - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_QRES - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_QSYS] = FA ? ((FA_VTSS_TO_QSYS - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_QSYS - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_REW] = FA ? ((FA_VTSS_TO_REW - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_REW - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_0] = FA ? ((FA_VTSS_TO_SD_CMU_0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_1] = FA ? ((FA_VTSS_TO_SD_CMU_1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_2] = FA ? ((FA_VTSS_TO_SD_CMU_2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_3] = FA ? ((FA_VTSS_TO_SD_CMU_3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_4] = FA ? ((FA_VTSS_TO_SD_CMU_4 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_4 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_5] = FA ? ((FA_VTSS_TO_SD_CMU_5 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_5 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_CFG_0] = FA ? ((FA_VTSS_TO_SD_CMU_CFG_0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_CFG_0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_CFG_1] = FA ? ((FA_VTSS_TO_SD_CMU_CFG_1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_CFG_1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_CFG_2] = FA ? ((FA_VTSS_TO_SD_CMU_CFG_2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_CFG_2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_CFG_3] = FA ? ((FA_VTSS_TO_SD_CMU_CFG_3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_CFG_3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_CFG_4] = FA ? ((FA_VTSS_TO_SD_CMU_CFG_4 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_CFG_4 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_CMU_CFG_5] = FA ? ((FA_VTSS_TO_SD_CMU_CFG_5 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_CMU_CFG_5 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_LANE_0] = FA ? ((FA_VTSS_TO_SD10G_LANE_0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_LANE_0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_LANE_1] = FA ? ((FA_VTSS_TO_SD10G_LANE_1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_LANE_1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_LANE_2] = FA ? ((FA_VTSS_TO_SD10G_LANE_2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_LANE_2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_LANE_3] = FA ? ((FA_VTSS_TO_SD10G_LANE_3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_LANE_3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_LANE_4] = FA ? ((FA_VTSS_TO_SD10G_LANE_4 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_LANE_4 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_LANE_5] = FA ? ((FA_VTSS_TO_SD10G_LANE_5 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_LANE_5 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_LANE_6] = FA ? ((FA_VTSS_TO_SD10G_LANE_6 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_LANE_6 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_LANE_7] = FA ? ((FA_VTSS_TO_SD10G_LANE_7 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_LANE_7 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_LANE_8] = FA ? ((FA_VTSS_TO_SD10G_LANE_8 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_LANE_8 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_LANE_9] = FA ? ((FA_VTSS_TO_SD10G_LANE_9 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_LANE_9 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_KR_0] = FA ? ((FA_VTSS_TO_SD10G_KR_0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_KR_0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_KR_1] = FA ? ((FA_VTSS_TO_SD10G_KR_1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_KR_1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_KR_2] = FA ? ((FA_VTSS_TO_SD10G_KR_2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_KR_2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_KR_3] = FA ? ((FA_VTSS_TO_SD10G_KR_3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_KR_3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_KR_4] = FA ? ((FA_VTSS_TO_SD10G_KR_4 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_KR_4 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_KR_5] = FA ? ((FA_VTSS_TO_SD10G_KR_5 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_KR_5 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_KR_6] = FA ? ((FA_VTSS_TO_SD10G_KR_6 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_KR_6 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_KR_7] = FA ? ((FA_VTSS_TO_SD10G_KR_7 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_KR_7 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_KR_8] = FA ? ((FA_VTSS_TO_SD10G_KR_8 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_KR_8 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD10G_KR_9] = FA ? ((FA_VTSS_TO_SD10G_KR_9 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD10G_KR_9 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_LANE_0] = FA ? ((FA_VTSS_TO_SD_LANE_0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_LANE_0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_LANE_1] = FA ? ((FA_VTSS_TO_SD_LANE_1 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_LANE_1 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_LANE_2] = FA ? ((FA_VTSS_TO_SD_LANE_2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_LANE_2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_LANE_3] = FA ? ((FA_VTSS_TO_SD_LANE_3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_LANE_3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_LANE_4] = FA ? ((FA_VTSS_TO_SD_LANE_4 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_LANE_4 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_LANE_5] = FA ? ((FA_VTSS_TO_SD_LANE_5 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_LANE_5 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_LANE_6] = FA ? ((FA_VTSS_TO_SD_LANE_6 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_LANE_6 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_LANE_7] = FA ? ((FA_VTSS_TO_SD_LANE_7 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_LANE_7 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_LANE_8] = FA ? ((FA_VTSS_TO_SD_LANE_8 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_LANE_8 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_SD_LANE_9] = FA ? ((FA_VTSS_TO_SD_LANE_9 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_SD_LANE_9 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_VCAP_ES0] = FA ? ((FA_VTSS_TO_VCAP_ES0 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_VCAP_ES0 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_VCAP_ES2] = FA ? ((FA_VTSS_TO_VCAP_ES2 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_VCAP_ES2 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_VCAP_IP6PFX] = FA ? ((FA_VTSS_TO_VCAP_IP6PFX - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_VCAP_IP6PFX - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_VCAP_SUPER] = FA ? ((FA_VTSS_TO_VCAP_SUPER - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_VCAP_SUPER - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_VOP] = FA ? ((FA_VTSS_TO_VOP - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_VOP - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_VOP_L3] = FA ? ((FA_VTSS_TO_VOP_L3 - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_VOP_L3 - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_VOP_MPLS] = FA ? ((FA_VTSS_TO_VOP_MPLS - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_VOP_MPLS - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_tgt_regs[TGT_TO_XQS] = FA ? ((FA_VTSS_TO_XQS - FA_VTSS_IO_ORIGIN2_OFFSET) >> 2) : ((LA_VTSS_TO_XQS - LA_VTSS_IO_ORIGIN2_OFFSET) >> 2);
	fla_unstable_regs[REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG]  = FA ? FA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG : LA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG;
	fla_unstable_regs[REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK]  = FA ? FA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK : LA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK;
	fla_unstable_regs[REG_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT]  = FA ? FA_REG_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT : LA_REG_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT;
	fla_unstable_regs[REG_CPU_RESET]  = FA ? FA_REG_CPU_RESET : LA_REG_CPU_RESET;
	fla_unstable_regs[REG_CPU_RESET_PROT_STAT]  = FA ? FA_REG_CPU_RESET_PROT_STAT : LA_REG_CPU_RESET_PROT_STAT;
	fla_unstable_regs[REG_CPU_GENERAL_CTRL]  = FA ? FA_REG_CPU_GENERAL_CTRL : LA_REG_CPU_GENERAL_CTRL;
	fla_unstable_regs[REG_CPU_GENERAL_STAT]  = FA ? FA_REG_CPU_GENERAL_STAT : LA_REG_CPU_GENERAL_STAT;
	fla_unstable_regs[REG_CPU_ENDIANNESS]  = FA ? FA_REG_CPU_ENDIANNESS : LA_REG_CPU_ENDIANNESS;
	fla_unstable_regs[REG_CPU_PROC_CTRL]  = FA ? FA_REG_CPU_PROC_CTRL : LA_REG_CPU_PROC_CTRL;
	fla_unstable_regs[REG_CPU_CPU0_RVBAR_LSB]  = FA ? FA_REG_CPU_CPU0_RVBAR_LSB : LA_REG_CPU_CPU0_RVBAR_LSB;
	fla_unstable_regs[REG_CPU_CPU0_RVBAR_MSB]  = FA ? FA_REG_CPU_CPU0_RVBAR_MSB : LA_REG_CPU_CPU0_RVBAR_MSB;
	fla_unstable_regs[REG_CPU_PROC_STAT]  = FA ? FA_REG_CPU_PROC_STAT : LA_REG_CPU_PROC_STAT;
	fla_unstable_regs[REG_CPU_INTR_TRIGGER]  = FA ? FA_REG_CPU_INTR_TRIGGER : LA_REG_CPU_INTR_TRIGGER;
	fla_unstable_regs[REG_CPU_INTR_TRIGGER1]  = FA ? FA_REG_CPU_INTR_TRIGGER1 : LA_REG_CPU_INTR_TRIGGER1;
	fla_unstable_regs[REG_CPU_INTR_FORCE]  = FA ? FA_REG_CPU_INTR_FORCE : LA_REG_CPU_INTR_FORCE;
	fla_unstable_regs[REG_CPU_INTR_FORCE1]  = FA ? FA_REG_CPU_INTR_FORCE1 : LA_REG_CPU_INTR_FORCE1;
	fla_unstable_regs[REG_CPU_INTR_STICKY]  = FA ? FA_REG_CPU_INTR_STICKY : LA_REG_CPU_INTR_STICKY;
	fla_unstable_regs[REG_CPU_INTR_STICKY1]  = FA ? FA_REG_CPU_INTR_STICKY1 : LA_REG_CPU_INTR_STICKY1;
	fla_unstable_regs[REG_CPU_INTR_BYPASS]  = FA ? FA_REG_CPU_INTR_BYPASS : LA_REG_CPU_INTR_BYPASS;
	fla_unstable_regs[REG_CPU_INTR_BYPASS1]  = FA ? FA_REG_CPU_INTR_BYPASS1 : LA_REG_CPU_INTR_BYPASS1;
	fla_unstable_regs[REG_CPU_INTR_ENA]  = FA ? FA_REG_CPU_INTR_ENA : LA_REG_CPU_INTR_ENA;
	fla_unstable_regs[REG_CPU_INTR_ENA1]  = FA ? FA_REG_CPU_INTR_ENA1 : LA_REG_CPU_INTR_ENA1;
	fla_unstable_regs[REG_CPU_INTR_ENA_CLR]  = FA ? FA_REG_CPU_INTR_ENA_CLR : LA_REG_CPU_INTR_ENA_CLR;
	fla_unstable_regs[REG_CPU_INTR_ENA_CLR1]  = FA ? FA_REG_CPU_INTR_ENA_CLR1 : LA_REG_CPU_INTR_ENA_CLR1;
	fla_unstable_regs[REG_CPU_INTR_ENA_SET]  = FA ? FA_REG_CPU_INTR_ENA_SET : LA_REG_CPU_INTR_ENA_SET;
	fla_unstable_regs[REG_CPU_INTR_ENA_SET1]  = FA ? FA_REG_CPU_INTR_ENA_SET1 : LA_REG_CPU_INTR_ENA_SET1;
	fla_unstable_regs[REG_CPU_INTR_IDENT]  = FA ? FA_REG_CPU_INTR_IDENT : LA_REG_CPU_INTR_IDENT;
	fla_unstable_regs[REG_CPU_INTR_IDENT1]  = FA ? FA_REG_CPU_INTR_IDENT1 : LA_REG_CPU_INTR_IDENT1;
	fla_unstable_regs[REG_CPU_DST_INTR_MAP]  = FA ? FA_REG_CPU_DST_INTR_MAP : LA_REG_CPU_DST_INTR_MAP;
	fla_unstable_regs[REG_CPU_DST_INTR_MAP1]  = FA ? FA_REG_CPU_DST_INTR_MAP1 : LA_REG_CPU_DST_INTR_MAP1;
	fla_unstable_regs[REG_CPU_DST_INTR_IDENT]  = FA ? FA_REG_CPU_DST_INTR_IDENT : LA_REG_CPU_DST_INTR_IDENT;
	fla_unstable_regs[REG_CPU_DST_INTR_IDENT1]  = FA ? FA_REG_CPU_DST_INTR_IDENT1 : LA_REG_CPU_DST_INTR_IDENT1;
	fla_unstable_regs[REG_CPU_EXT_SRC_INTR_POL]  = FA ? FA_REG_CPU_EXT_SRC_INTR_POL : LA_REG_CPU_EXT_SRC_INTR_POL;
	fla_unstable_regs[REG_CPU_EXT_DST_INTR_POL]  = FA ? FA_REG_CPU_EXT_DST_INTR_POL : LA_REG_CPU_EXT_DST_INTR_POL;
	fla_unstable_regs[REG_CPU_EXT_DST_INTR_DRV]  = FA ? FA_REG_CPU_EXT_DST_INTR_DRV : LA_REG_CPU_EXT_DST_INTR_DRV;
	fla_unstable_regs[REG_CPU_DEV_INTR_POL]  = FA ? FA_REG_CPU_DEV_INTR_POL : LA_REG_CPU_DEV_INTR_POL;
	fla_unstable_regs[REG_CPU_DEV_INTR_RAW]  = FA ? FA_REG_CPU_DEV_INTR_RAW : LA_REG_CPU_DEV_INTR_RAW;
	fla_unstable_regs[REG_CPU_DEV_INTR_TRIGGER]  = FA ? FA_REG_CPU_DEV_INTR_TRIGGER : LA_REG_CPU_DEV_INTR_TRIGGER;
	fla_unstable_regs[REG_CPU_DEV_INTR_STICKY]  = FA ? FA_REG_CPU_DEV_INTR_STICKY : LA_REG_CPU_DEV_INTR_STICKY;
	fla_unstable_regs[REG_CPU_DEV_INTR_BYPASS]  = FA ? FA_REG_CPU_DEV_INTR_BYPASS : LA_REG_CPU_DEV_INTR_BYPASS;
	fla_unstable_regs[REG_CPU_DEV_INTR_ENA]  = FA ? FA_REG_CPU_DEV_INTR_ENA : LA_REG_CPU_DEV_INTR_ENA;
	fla_unstable_regs[REG_CPU_DEV_INTR_IDENT]  = FA ? FA_REG_CPU_DEV_INTR_IDENT : LA_REG_CPU_DEV_INTR_IDENT;
	fla_unstable_regs[REG_DEVCPU_GCB_GPR]  = FA ? FA_REG_DEVCPU_GCB_GPR : LA_REG_DEVCPU_GCB_GPR;
	fla_unstable_regs[REG_DEVCPU_GCB_SOFT_RST]  = FA ? FA_REG_DEVCPU_GCB_SOFT_RST : LA_REG_DEVCPU_GCB_SOFT_RST;
	fla_unstable_regs[REG_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG]  = FA ? FA_REG_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG : LA_REG_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG;
	fla_unstable_regs[REG_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG]  = FA ? FA_REG_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG : LA_REG_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG;
	fla_unstable_regs[REG_DEVCPU_GCB_VA_DATA]  = FA ? FA_REG_DEVCPU_GCB_VA_DATA : LA_REG_DEVCPU_GCB_VA_DATA;
	fla_unstable_regs[REG_DEVCPU_GCB_VA_DATA_INCR]  = FA ? FA_REG_DEVCPU_GCB_VA_DATA_INCR : LA_REG_DEVCPU_GCB_VA_DATA_INCR;
	fla_unstable_regs[REG_DEVCPU_GCB_VA_DATA_INERT]  = FA ? FA_REG_DEVCPU_GCB_VA_DATA_INERT : LA_REG_DEVCPU_GCB_VA_DATA_INERT;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_OUT_CLR]  = FA ? FA_REG_DEVCPU_GCB_GPIO_OUT_CLR : LA_REG_DEVCPU_GCB_GPIO_OUT_CLR;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_OUT_CLR1]  = FA ? FA_REG_DEVCPU_GCB_GPIO_OUT_CLR1 : LA_REG_DEVCPU_GCB_GPIO_OUT_CLR1;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_OUT]  = FA ? FA_REG_DEVCPU_GCB_GPIO_OUT : LA_REG_DEVCPU_GCB_GPIO_OUT;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_OUT1]  = FA ? FA_REG_DEVCPU_GCB_GPIO_OUT1 : LA_REG_DEVCPU_GCB_GPIO_OUT1;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_IN]  = FA ? FA_REG_DEVCPU_GCB_GPIO_IN : LA_REG_DEVCPU_GCB_GPIO_IN;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_IN1]  = FA ? FA_REG_DEVCPU_GCB_GPIO_IN1 : LA_REG_DEVCPU_GCB_GPIO_IN1;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_OE]  = FA ? FA_REG_DEVCPU_GCB_GPIO_OE : LA_REG_DEVCPU_GCB_GPIO_OE;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_OE1]  = FA ? FA_REG_DEVCPU_GCB_GPIO_OE1 : LA_REG_DEVCPU_GCB_GPIO_OE1;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_INTR]  = FA ? FA_REG_DEVCPU_GCB_GPIO_INTR : LA_REG_DEVCPU_GCB_GPIO_INTR;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_INTR1]  = FA ? FA_REG_DEVCPU_GCB_GPIO_INTR1 : LA_REG_DEVCPU_GCB_GPIO_INTR1;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_INTR_ENA]  = FA ? FA_REG_DEVCPU_GCB_GPIO_INTR_ENA : LA_REG_DEVCPU_GCB_GPIO_INTR_ENA;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_INTR_ENA1]  = FA ? FA_REG_DEVCPU_GCB_GPIO_INTR_ENA1 : LA_REG_DEVCPU_GCB_GPIO_INTR_ENA1;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_INTR_IDENT]  = FA ? FA_REG_DEVCPU_GCB_GPIO_INTR_IDENT : LA_REG_DEVCPU_GCB_GPIO_INTR_IDENT;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_INTR_IDENT1]  = FA ? FA_REG_DEVCPU_GCB_GPIO_INTR_IDENT1 : LA_REG_DEVCPU_GCB_GPIO_INTR_IDENT1;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_ALT]  = FA ? FA_REG_DEVCPU_GCB_GPIO_ALT : LA_REG_DEVCPU_GCB_GPIO_ALT;
	fla_unstable_regs[REG_DEVCPU_GCB_GPIO_ALT1]  = FA ? FA_REG_DEVCPU_GCB_GPIO_ALT1 : LA_REG_DEVCPU_GCB_GPIO_ALT1;
	fla_unstable_regs[REG_DEVCPU_GCB_ROSC_MEASURE_CFG]  = FA ? FA_REG_DEVCPU_GCB_ROSC_MEASURE_CFG : LA_REG_DEVCPU_GCB_ROSC_MEASURE_CFG;
	fla_unstable_regs[REG_DEVCPU_GCB_ROSC_FREQ_CNT]  = FA ? FA_REG_DEVCPU_GCB_ROSC_FREQ_CNT : LA_REG_DEVCPU_GCB_ROSC_FREQ_CNT;
	fla_unstable_regs[REG_VOP_HMO_PERIOD_CFG]  = FA ? FA_REG_VOP_HMO_PERIOD_CFG : LA_REG_VOP_HMO_PERIOD_CFG;
	fla_unstable_regs[REG_VOP_HMO_FORCE_SLOT_CFG]  = FA ? FA_REG_VOP_HMO_FORCE_SLOT_CFG : LA_REG_VOP_HMO_FORCE_SLOT_CFG;
	fla_unstable_regs[REG_VOP_HMO_TIMER_CFG]  = FA ? FA_REG_VOP_HMO_TIMER_CFG : LA_REG_VOP_HMO_TIMER_CFG;
	fla_unstable_regs[REG_VOP_LOC_SCAN_STICKY]  = FA ? FA_REG_VOP_LOC_SCAN_STICKY : LA_REG_VOP_LOC_SCAN_STICKY;
	fla_unstable_regs[REG_VOP_MASTER_INTR_CTRL]  = FA ? FA_REG_VOP_MASTER_INTR_CTRL : LA_REG_VOP_MASTER_INTR_CTRL;
	fla_unstable_regs[REG_VOP_VOE32_INTR]  = FA ? FA_REG_VOP_VOE32_INTR : LA_REG_VOP_VOE32_INTR;
	fla_unstable_regs[REG_VOP_INTR]  = FA ? FA_REG_VOP_INTR : LA_REG_VOP_INTR;
	fla_unstable_regs[REG_VOP_COMMON_MEP_MC_MAC_LSB]  = FA ? FA_REG_VOP_COMMON_MEP_MC_MAC_LSB : LA_REG_VOP_COMMON_MEP_MC_MAC_LSB;
	fla_unstable_regs[REG_VOP_COMMON_MEP_MC_MAC_MSB]  = FA ? FA_REG_VOP_COMMON_MEP_MC_MAC_MSB : LA_REG_VOP_COMMON_MEP_MC_MAC_MSB;
	fla_unstable_flds[FLD_P_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA]  = FA ? FA_FLD_P_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA : LA_FLD_P_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA;
	fla_unstable_flds[FLD_P_ANA_L2_MISC_CFG_CT_DIS]  = FA ? FA_FLD_P_ANA_L2_MISC_CFG_CT_DIS : LA_FLD_P_ANA_L2_MISC_CFG_CT_DIS;
	fla_unstable_flds[FLD_P_ANA_L2_MISC_CFG_RSDX_DIS]  = FA ? FA_FLD_P_ANA_L2_MISC_CFG_RSDX_DIS : LA_FLD_P_ANA_L2_MISC_CFG_RSDX_DIS;
	fla_unstable_flds[FLD_P_CPU_RESET_VCORE_RST]  = FA ? FA_FLD_P_CPU_RESET_VCORE_RST : LA_FLD_P_CPU_RESET_VCORE_RST;
	fla_unstable_flds[FLD_P_CPU_RESET_CPU_CORE_0_WARM_RST]  = FA ? FA_FLD_P_CPU_RESET_CPU_CORE_0_WARM_RST : LA_FLD_P_CPU_RESET_CPU_CORE_0_WARM_RST;
	fla_unstable_flds[FLD_P_CPU_RESET_PROC_DBG_RST]  = FA ? FA_FLD_P_CPU_RESET_PROC_DBG_RST : LA_FLD_P_CPU_RESET_PROC_DBG_RST;
	fla_unstable_flds[FLD_P_CPU_RESET_CPU_L2_RST]  = FA ? FA_FLD_P_CPU_RESET_CPU_L2_RST : LA_FLD_P_CPU_RESET_CPU_L2_RST;
	fla_unstable_flds[FLD_P_CPU_RESET_MEM_RST]  = FA ? FA_FLD_P_CPU_RESET_MEM_RST : LA_FLD_P_CPU_RESET_MEM_RST;
	fla_unstable_flds[FLD_P_CPU_RESET_WDT_FORCE_RST]  = FA ? FA_FLD_P_CPU_RESET_WDT_FORCE_RST : LA_FLD_P_CPU_RESET_WDT_FORCE_RST;
	fla_unstable_flds[FLD_P_CPU_RESET_CPU_CORE_0_COLD_RST]  = FA ? FA_FLD_P_CPU_RESET_CPU_CORE_0_COLD_RST : LA_FLD_P_CPU_RESET_CPU_CORE_0_COLD_RST;
	fla_unstable_flds[FLD_P_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE]  = FA ? FA_FLD_P_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE : LA_FLD_P_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE;
	fla_unstable_flds[FLD_P_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA]  = FA ? FA_FLD_P_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA : LA_FLD_P_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA;
	fla_unstable_flds[FLD_P_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT]  = FA ? FA_FLD_P_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT : LA_FLD_P_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT;
	fla_unstable_flds[FLD_P_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT]  = FA ? FA_FLD_P_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT : LA_FLD_P_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT;
	fla_unstable_flds[FLD_P_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT]  = FA ? FA_FLD_P_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT : LA_FLD_P_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT;
	fla_unstable_flds[FLD_P_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA]  = FA ? FA_FLD_P_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA : LA_FLD_P_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA;
	fla_unstable_flds[FLD_P_CPU_GENERAL_CTRL_IF_SI_OWNER]  = FA ? FA_FLD_P_CPU_GENERAL_CTRL_IF_SI_OWNER : LA_FLD_P_CPU_GENERAL_CTRL_IF_SI_OWNER;
	fla_unstable_flds[FLD_W_CPU_GENERAL_CTRL_IF_SI_OWNER] = FA ? FA_FLD_W_CPU_GENERAL_CTRL_IF_SI_OWNER : LA_FLD_W_CPU_GENERAL_CTRL_IF_SI_OWNER;
	fla_unstable_flds[FLD_P_CPU_GENERAL_CTRL_VCORE_CPU_DIS]  = FA ? FA_FLD_P_CPU_GENERAL_CTRL_VCORE_CPU_DIS : LA_FLD_P_CPU_GENERAL_CTRL_VCORE_CPU_DIS;
	fla_unstable_flds[FLD_P_CPU_GENERAL_STAT_REG_IF_ERR]  = FA ? FA_FLD_P_CPU_GENERAL_STAT_REG_IF_ERR : LA_FLD_P_CPU_GENERAL_STAT_REG_IF_ERR;
	fla_unstable_flds[FLD_P_CPU_PROC_CTRL_AARCH64_MODE_ENA]  = FA ? FA_FLD_P_CPU_PROC_CTRL_AARCH64_MODE_ENA : LA_FLD_P_CPU_PROC_CTRL_AARCH64_MODE_ENA;
	fla_unstable_flds[FLD_P_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS]  = FA ? FA_FLD_P_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS : LA_FLD_P_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS;
	fla_unstable_flds[FLD_P_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS]  = FA ? FA_FLD_P_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS : LA_FLD_P_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS;
	fla_unstable_flds[FLD_P_CPU_PROC_CTRL_BE_EXCEP_MODE]  = FA ? FA_FLD_P_CPU_PROC_CTRL_BE_EXCEP_MODE : LA_FLD_P_CPU_PROC_CTRL_BE_EXCEP_MODE;
	fla_unstable_flds[FLD_P_CPU_PROC_CTRL_VINITHI]  = FA ? FA_FLD_P_CPU_PROC_CTRL_VINITHI : LA_FLD_P_CPU_PROC_CTRL_VINITHI;
	fla_unstable_flds[FLD_P_CPU_PROC_CTRL_CFGTE]  = FA ? FA_FLD_P_CPU_PROC_CTRL_CFGTE : LA_FLD_P_CPU_PROC_CTRL_CFGTE;
	fla_unstable_flds[FLD_P_CPU_PROC_CTRL_CP15S_DISABLE]  = FA ? FA_FLD_P_CPU_PROC_CTRL_CP15S_DISABLE : LA_FLD_P_CPU_PROC_CTRL_CP15S_DISABLE;
	fla_unstable_flds[FLD_P_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE]  = FA ? FA_FLD_P_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE : LA_FLD_P_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE;
	fla_unstable_flds[FLD_P_CPU_PROC_CTRL_L2_FLUSH_REQ]  = FA ? FA_FLD_P_CPU_PROC_CTRL_L2_FLUSH_REQ : LA_FLD_P_CPU_PROC_CTRL_L2_FLUSH_REQ;
	fla_unstable_flds[FLD_P_CPU_PROC_STAT_DAP_JTAG_SW_MODE]  = FA ? FA_FLD_P_CPU_PROC_STAT_DAP_JTAG_SW_MODE : LA_FLD_P_CPU_PROC_STAT_DAP_JTAG_SW_MODE;
	fla_unstable_flds[FLD_P_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA]  = FA ? FA_FLD_P_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA : LA_FLD_P_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA;
	fla_unstable_flds[FLD_P_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA]  = FA ? FA_FLD_P_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA : LA_FLD_P_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA;
	fla_unstable_flds[FLD_P_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA]  = FA ? FA_FLD_P_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA : LA_FLD_P_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA;
	fla_unstable_flds[FLD_P_CPU_DDRCTRL_RST_DDRPHY_APB_RST]  = FA ? FA_FLD_P_CPU_DDRCTRL_RST_DDRPHY_APB_RST : LA_FLD_P_CPU_DDRCTRL_RST_DDRPHY_APB_RST;
	fla_unstable_flds[FLD_P_CPU_DDRCTRL_RST_DDRPHY_CTL_RST]  = FA ? FA_FLD_P_CPU_DDRCTRL_RST_DDRPHY_CTL_RST : LA_FLD_P_CPU_DDRCTRL_RST_DDRPHY_CTL_RST;
	fla_unstable_flds[FLD_P_CPU_DDRCTRL_RST_DDR_APB_RST]  = FA ? FA_FLD_P_CPU_DDRCTRL_RST_DDR_APB_RST : LA_FLD_P_CPU_DDRCTRL_RST_DDR_APB_RST;
	fla_unstable_flds[FLD_P_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT]  = FA ? FA_FLD_P_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT : LA_FLD_P_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT;
	fla_unstable_flds[FLD_P_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK]  = FA ? FA_FLD_P_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK : LA_FLD_P_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK;
	fla_unstable_flds[FLD_P_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT]  = FA ? FA_FLD_P_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT : LA_FLD_P_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT;
	fla_unstable_flds[FLD_P_DEV10G_PHAD_CTRL_PHAD_ENA]  = FA ? FA_FLD_P_DEV10G_PHAD_CTRL_PHAD_ENA : LA_FLD_P_DEV10G_PHAD_CTRL_PHAD_ENA;
	fla_unstable_flds[FLD_P_DEV10G_PHAD_CTRL_PHAD_FAILED]  = FA ? FA_FLD_P_DEV10G_PHAD_CTRL_PHAD_FAILED : LA_FLD_P_DEV10G_PHAD_CTRL_PHAD_FAILED;
	fla_unstable_flds[FLD_P_DEV1G_PHAD_CTRL_PHAD_ENA]  = FA ? FA_FLD_P_DEV1G_PHAD_CTRL_PHAD_ENA : LA_FLD_P_DEV1G_PHAD_CTRL_PHAD_ENA;
	fla_unstable_flds[FLD_P_DEV1G_PHAD_CTRL_PHAD_FAILED]  = FA ? FA_FLD_P_DEV1G_PHAD_CTRL_PHAD_FAILED : LA_FLD_P_DEV1G_PHAD_CTRL_PHAD_FAILED;
	fla_unstable_flds[FLD_P_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US]  = FA ? FA_FLD_P_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US : LA_FLD_P_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US;
	fla_unstable_flds[FLD_W_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US] = FA ? FA_FLD_W_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US : LA_FLD_W_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US;
	fla_unstable_flds[FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION]  = FA ? FA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION : LA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION;
	fla_unstable_flds[FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC]  = FA ? FA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC : LA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC;
	fla_unstable_flds[FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL]  = FA ? FA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL : LA_FLD_P_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL;
	fla_unstable_flds[FLD_P_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA]  = FA ? FA_FLD_P_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA : LA_FLD_P_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA;
	fla_unstable_flds[FLD_P_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED]  = FA ? FA_FLD_P_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED : LA_FLD_P_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED;
	fla_unstable_flds[FLD_P_FDMA_FDMA_CH_STATUS_CH_FILL_LVL]  = FA ? FA_FLD_P_FDMA_FDMA_CH_STATUS_CH_FILL_LVL : LA_FLD_P_FDMA_FDMA_CH_STATUS_CH_FILL_LVL;
	fla_unstable_flds[FLD_W_FDMA_FDMA_CH_STATUS_CH_FILL_LVL] = FA ? FA_FLD_W_FDMA_FDMA_CH_STATUS_CH_FILL_LVL : LA_FLD_W_FDMA_FDMA_CH_STATUS_CH_FILL_LVL;
	fla_unstable_flds[FLD_P_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE]  = FA ? FA_FLD_P_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE : LA_FLD_P_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE;
	fla_unstable_flds[FLD_P_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY]  = FA ? FA_FLD_P_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY : LA_FLD_P_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY;
	fla_unstable_flds[FLD_P_FDMA_FDMA_CH_CFG_CH_INJ_PORT]  = FA ? FA_FLD_P_FDMA_FDMA_CH_CFG_CH_INJ_PORT : LA_FLD_P_FDMA_FDMA_CH_CFG_CH_INJ_PORT;
	fla_unstable_flds[FLD_P_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN]  = FA ? FA_FLD_P_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN : LA_FLD_P_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN;
	fla_grp_regs_cnt[GRP_AFI_FRM_TBL_CNT] = FA ? FA_GRP_AFI_FRM_TBL_CNT : LA_GRP_AFI_FRM_TBL_CNT;
	fla_grp_regs_cnt[GRP_AFI_DTI_TBL_CNT] = FA ? FA_GRP_AFI_DTI_TBL_CNT : LA_GRP_AFI_DTI_TBL_CNT;
	fla_grp_regs_cnt[GRP_AFI_DTI_MISC_CNT] = FA ? FA_GRP_AFI_DTI_MISC_CNT : LA_GRP_AFI_DTI_MISC_CNT;
	fla_grp_regs_cnt[GRP_AFI_TTI_TBL_CNT] = FA ? FA_GRP_AFI_TTI_TBL_CNT : LA_GRP_AFI_TTI_TBL_CNT;
	fla_grp_regs_cnt[GRP_AFI_PORT_TBL_CNT] = FA ? FA_GRP_AFI_PORT_TBL_CNT : LA_GRP_AFI_PORT_TBL_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_SRC_CNT] = FA ? FA_GRP_ANA_AC_SRC_CNT : LA_GRP_ANA_AC_SRC_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_SFLOW_CNT] = FA ? FA_GRP_ANA_AC_SFLOW_CNT : LA_GRP_ANA_AC_SFLOW_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_PGID_CNT] = FA ? FA_GRP_ANA_AC_PGID_CNT : LA_GRP_ANA_AC_PGID_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_LAG_RST_CNT] = FA ? FA_GRP_ANA_AC_LAG_RST_CNT : LA_GRP_ANA_AC_LAG_RST_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_FRER_GEN_CNT] = FA ? FA_GRP_ANA_AC_FRER_GEN_CNT : LA_GRP_ANA_AC_FRER_GEN_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_TSN_SF_CFG_CNT] = FA ? FA_GRP_ANA_AC_TSN_SF_CFG_CNT : LA_GRP_ANA_AC_TSN_SF_CFG_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_STAT_CNT_CFG_PORT_CNT] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_PORT_CNT : LA_GRP_ANA_AC_STAT_CNT_CFG_PORT_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_STAT_CNT_CFG_ACL_CNT] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_ACL_CNT : LA_GRP_ANA_AC_STAT_CNT_CFG_ACL_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_STAT_CNT_CFG_QUEUE_CNT] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_QUEUE_CNT : LA_GRP_ANA_AC_STAT_CNT_CFG_QUEUE_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_STAT_CNT_CFG_ISDX_CNT] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_ISDX_CNT : LA_GRP_ANA_AC_STAT_CNT_CFG_ISDX_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_STAT_CNT_CFG_BDLB_CNT] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_BDLB_CNT : LA_GRP_ANA_AC_STAT_CNT_CFG_BDLB_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_STAT_CNT_CFG_BUM_CNT] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_BUM_CNT : LA_GRP_ANA_AC_STAT_CNT_CFG_BUM_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_STAT_CNT_CFG_IRLEG_CNT] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_IRLEG_CNT : LA_GRP_ANA_AC_STAT_CNT_CFG_IRLEG_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_STAT_CNT_CFG_ERLEG_CNT] = FA ? FA_GRP_ANA_AC_STAT_CNT_CFG_ERLEG_CNT : LA_GRP_ANA_AC_STAT_CNT_CFG_ERLEG_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_OAM_MOD_VOE_SRV_LM_CNT_CNT] = FA ? FA_GRP_ANA_AC_OAM_MOD_VOE_SRV_LM_CNT_CNT : LA_GRP_ANA_AC_OAM_MOD_VOE_SRV_LM_CNT_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_OAM_MOD_VOE_PORT_LM_CNT_CNT] = FA ? FA_GRP_ANA_AC_OAM_MOD_VOE_PORT_LM_CNT_CNT : LA_GRP_ANA_AC_OAM_MOD_VOE_PORT_LM_CNT_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_OAM_MOD_OAM_PDU_MOD_CONT_CNT] = FA ? FA_GRP_ANA_AC_OAM_MOD_OAM_PDU_MOD_CONT_CNT : LA_GRP_ANA_AC_OAM_MOD_OAM_PDU_MOD_CONT_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_POL_POL_PORT_CTRL_CNT] = FA ? FA_GRP_ANA_AC_POL_POL_PORT_CTRL_CNT : LA_GRP_ANA_AC_POL_POL_PORT_CTRL_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_POL_PORT_PT_CTRL_CNT] = FA ? FA_GRP_ANA_AC_POL_PORT_PT_CTRL_CNT : LA_GRP_ANA_AC_POL_PORT_PT_CTRL_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_POL_BDLB_CNT] = FA ? FA_GRP_ANA_AC_POL_BDLB_CNT : LA_GRP_ANA_AC_POL_BDLB_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_POL_BUM_SLB_CNT] = FA ? FA_GRP_ANA_AC_POL_BUM_SLB_CNT : LA_GRP_ANA_AC_POL_BUM_SLB_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_SDLB_LBGRP_TBL_CNT] = FA ? FA_GRP_ANA_AC_SDLB_LBGRP_TBL_CNT : LA_GRP_ANA_AC_SDLB_LBGRP_TBL_CNT;
	fla_grp_regs_cnt[GRP_ANA_AC_SDLB_LBSET_TBL_CNT] = FA ? FA_GRP_ANA_AC_SDLB_LBSET_TBL_CNT : LA_GRP_ANA_AC_SDLB_LBSET_TBL_CNT;
	fla_grp_regs_cnt[GRP_ANA_ACL_PORT_CNT] = FA ? FA_GRP_ANA_ACL_PORT_CNT : LA_GRP_ANA_ACL_PORT_CNT;
	fla_grp_regs_cnt[GRP_ANA_ACL_KEY_SEL_CNT] = FA ? FA_GRP_ANA_ACL_KEY_SEL_CNT : LA_GRP_ANA_ACL_KEY_SEL_CNT;
	fla_grp_regs_cnt[GRP_ANA_ACL_CNT_A_CNT] = FA ? FA_GRP_ANA_ACL_CNT_A_CNT : LA_GRP_ANA_ACL_CNT_A_CNT;
	fla_grp_regs_cnt[GRP_ANA_ACL_CNT_B_CNT] = FA ? FA_GRP_ANA_ACL_CNT_B_CNT : LA_GRP_ANA_ACL_CNT_B_CNT;
	fla_grp_regs_cnt[GRP_ANA_CL_PORT_CNT] = FA ? FA_GRP_ANA_CL_PORT_CNT : LA_GRP_ANA_CL_PORT_CNT;
	fla_grp_regs_cnt[GRP_ANA_CL_MIP_TBL_CNT] = FA ? FA_GRP_ANA_CL_MIP_TBL_CNT : LA_GRP_ANA_CL_MIP_TBL_CNT;
	fla_grp_regs_cnt[GRP_ANA_CL_L2CP_TBL_CNT] = FA ? FA_GRP_ANA_CL_L2CP_TBL_CNT : LA_GRP_ANA_CL_L2CP_TBL_CNT;
	fla_grp_regs_cnt[GRP_ANA_CL_MAP_TBL_CNT] = FA ? FA_GRP_ANA_CL_MAP_TBL_CNT : LA_GRP_ANA_CL_MAP_TBL_CNT;
	fla_grp_regs_cnt[GRP_ANA_CL_IPT_CNT] = FA ? FA_GRP_ANA_CL_IPT_CNT : LA_GRP_ANA_CL_IPT_CNT;
	fla_grp_regs_cnt[GRP_ANA_CL_VMID_CNT] = FA ? FA_GRP_ANA_CL_VMID_CNT : LA_GRP_ANA_CL_VMID_CNT;
	fla_grp_regs_cnt[GRP_ANA_L2_LRN_LIMIT_CNT] = FA ? FA_GRP_ANA_L2_LRN_LIMIT_CNT : LA_GRP_ANA_L2_LRN_LIMIT_CNT;
	fla_grp_regs_cnt[GRP_ANA_L2_ISDX_LIMIT_CNT] = FA ? FA_GRP_ANA_L2_ISDX_LIMIT_CNT : LA_GRP_ANA_L2_ISDX_LIMIT_CNT;
	fla_grp_regs_cnt[GRP_ANA_L2_PORT_LIMIT_CNT] = FA ? FA_GRP_ANA_L2_PORT_LIMIT_CNT : LA_GRP_ANA_L2_PORT_LIMIT_CNT;
	fla_grp_regs_cnt[GRP_ANA_L2_ISDX_CNT] = FA ? FA_GRP_ANA_L2_ISDX_CNT : LA_GRP_ANA_L2_ISDX_CNT;
	fla_grp_regs_cnt[GRP_ANA_L3_VLAN_CNT] = FA ? FA_GRP_ANA_L3_VLAN_CNT : LA_GRP_ANA_L3_VLAN_CNT;
	fla_grp_regs_cnt[GRP_ANA_L3_VMID_CNT] = FA ? FA_GRP_ANA_L3_VMID_CNT : LA_GRP_ANA_L3_VMID_CNT;
	fla_grp_regs_cnt[GRP_ANA_L3_ARP_CNT] = FA ? FA_GRP_ANA_L3_ARP_CNT : LA_GRP_ANA_L3_ARP_CNT;
	fla_grp_regs_cnt[GRP_ANA_L3_L3MC_CNT] = FA ? FA_GRP_ANA_L3_L3MC_CNT : LA_GRP_ANA_L3_L3MC_CNT;
	fla_grp_regs_cnt[GRP_ASM_DEV_STATISTICS_CNT] = FA ? FA_GRP_ASM_DEV_STATISTICS_CNT : LA_GRP_ASM_DEV_STATISTICS_CNT;
	fla_grp_regs_cnt[GRP_ASM_PFC_CNT] = FA ? FA_GRP_ASM_PFC_CNT : LA_GRP_ASM_PFC_CNT;
	fla_grp_regs_cnt[GRP_DEVCPU_GCB_MIIM_CNT] = FA ? FA_GRP_DEVCPU_GCB_MIIM_CNT : LA_GRP_DEVCPU_GCB_MIIM_CNT;
	fla_grp_regs_cnt[GRP_DEVCPU_GCB_SIO_CTRL_CNT] = FA ? FA_GRP_DEVCPU_GCB_SIO_CTRL_CNT : LA_GRP_DEVCPU_GCB_SIO_CTRL_CNT;
	fla_grp_regs_cnt[GRP_DEVCPU_PTP_PTP_PINS_CNT] = FA ? FA_GRP_DEVCPU_PTP_PTP_PINS_CNT : LA_GRP_DEVCPU_PTP_PTP_PINS_CNT;
	fla_grp_regs_cnt[GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL_CNT] = FA ? FA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL_CNT : LA_GRP_DEVCPU_PTP_PHASE_DETECTOR_CTRL_CNT;
	fla_grp_regs_cnt[GRP_EACL_INTERFACE_MAP_CNT] = FA ? FA_GRP_EACL_INTERFACE_MAP_CNT : LA_GRP_EACL_INTERFACE_MAP_CNT;
	fla_grp_regs_cnt[GRP_EACL_ES2_KEY_SELECT_PROFILE_CNT] = FA ? FA_GRP_EACL_ES2_KEY_SELECT_PROFILE_CNT : LA_GRP_EACL_ES2_KEY_SELECT_PROFILE_CNT;
	fla_grp_regs_cnt[GRP_EACL_CNT_TBL_CNT] = FA ? FA_GRP_EACL_CNT_TBL_CNT : LA_GRP_EACL_CNT_TBL_CNT;
	fla_grp_regs_cnt[GRP_EACL_FRER_MAP_CNT] = FA ? FA_GRP_EACL_FRER_MAP_CNT : LA_GRP_EACL_FRER_MAP_CNT;
	fla_grp_regs_cnt[GRP_EACL_FRER_CFG_COMPOUND_CNT] = FA ? FA_GRP_EACL_FRER_CFG_COMPOUND_CNT : LA_GRP_EACL_FRER_CFG_COMPOUND_CNT;
	fla_grp_regs_cnt[GRP_EACL_FRER_CFG_MEMBER_CNT] = FA ? FA_GRP_EACL_FRER_CFG_MEMBER_CNT : LA_GRP_EACL_FRER_CFG_MEMBER_CNT;
	fla_grp_regs_cnt[GRP_EACL_FRER_CNT_COMPOUND_CNT] = FA ? FA_GRP_EACL_FRER_CNT_COMPOUND_CNT : LA_GRP_EACL_FRER_CNT_COMPOUND_CNT;
	fla_grp_regs_cnt[GRP_EACL_FRER_CNT_MEMBER_CNT] = FA ? FA_GRP_EACL_FRER_CNT_MEMBER_CNT : LA_GRP_EACL_FRER_CNT_MEMBER_CNT;
	fla_grp_regs_cnt[GRP_EACL_STAT_CNT_CFG_EACL_CNT] = FA ? FA_GRP_EACL_STAT_CNT_CFG_EACL_CNT : LA_GRP_EACL_STAT_CNT_CFG_EACL_CNT;
	fla_grp_regs_cnt[GRP_HSCH_HSCH_L0_CFG_CNT] = FA ? FA_GRP_HSCH_HSCH_L0_CFG_CNT : LA_GRP_HSCH_HSCH_L0_CFG_CNT;
	fla_grp_regs_cnt[GRP_HSCH_HSCH_L1_CFG_CNT] = FA ? FA_GRP_HSCH_HSCH_L1_CFG_CNT : LA_GRP_HSCH_HSCH_L1_CFG_CNT;
	fla_grp_regs_cnt[GRP_HSCH_HSCH_CFG_CNT] = FA ? FA_GRP_HSCH_HSCH_CFG_CNT : LA_GRP_HSCH_HSCH_CFG_CNT;
	fla_grp_regs_cnt[GRP_HSCH_HSCH_STATUS_CNT] = FA ? FA_GRP_HSCH_HSCH_STATUS_CNT : LA_GRP_HSCH_HSCH_STATUS_CNT;
	fla_grp_regs_cnt[GRP_HSCH_QSHP_CFG_CNT] = FA ? FA_GRP_HSCH_QSHP_CFG_CNT : LA_GRP_HSCH_QSHP_CFG_CNT;
	fla_grp_regs_cnt[GRP_HSCH_QSHP_ALLOC_CFG_CNT] = FA ? FA_GRP_HSCH_QSHP_ALLOC_CFG_CNT : LA_GRP_HSCH_QSHP_ALLOC_CFG_CNT;
	fla_grp_regs_cnt[GRP_HSCH_QSHP_STATUS_CNT] = FA ? FA_GRP_HSCH_QSHP_STATUS_CNT : LA_GRP_HSCH_QSHP_STATUS_CNT;
	fla_grp_regs_cnt[GRP_HSCH_HSCH_INP_STATE_CNT] = FA ? FA_GRP_HSCH_HSCH_INP_STATE_CNT : LA_GRP_HSCH_HSCH_INP_STATE_CNT;
	fla_grp_regs_cnt[GRP_HSCH_HSCH_DWRR_CNT] = FA ? FA_GRP_HSCH_HSCH_DWRR_CNT : LA_GRP_HSCH_HSCH_DWRR_CNT;
	fla_grp_regs_cnt[GRP_HSCH_TAS_PROFILE_CFG_CNT] = FA ? FA_GRP_HSCH_TAS_PROFILE_CFG_CNT : LA_GRP_HSCH_TAS_PROFILE_CFG_CNT;
	fla_grp_regs_cnt[GRP_PORT_CONF_USXGMII_CFG_CNT] = FA ? FA_GRP_PORT_CONF_USXGMII_CFG_CNT : LA_GRP_PORT_CONF_USXGMII_CFG_CNT;
	fla_grp_regs_cnt[GRP_PORT_CONF_USXGMII_STAT_CNT] = FA ? FA_GRP_PORT_CONF_USXGMII_STAT_CNT : LA_GRP_PORT_CONF_USXGMII_STAT_CNT;
	fla_grp_regs_cnt[GRP_REW_MAP_RES_A_CNT] = FA ? FA_GRP_REW_MAP_RES_A_CNT : LA_GRP_REW_MAP_RES_A_CNT;
	fla_grp_regs_cnt[GRP_REW_MAP_RES_B_CNT] = FA ? FA_GRP_REW_MAP_RES_B_CNT : LA_GRP_REW_MAP_RES_B_CNT;
	fla_grp_regs_cnt[GRP_REW_PORT_CNT] = FA ? FA_GRP_REW_PORT_CNT : LA_GRP_REW_PORT_CNT;
	fla_grp_regs_cnt[GRP_REW_MIP_TBL_CNT] = FA ? FA_GRP_REW_MIP_TBL_CNT : LA_GRP_REW_MIP_TBL_CNT;
	fla_grp_regs_cnt[GRP_REW_ISDX_TBL_CNT] = FA ? FA_GRP_REW_ISDX_TBL_CNT : LA_GRP_REW_ISDX_TBL_CNT;
	fla_grp_regs_cnt[GRP_REW_ENCAP_CNT] = FA ? FA_GRP_REW_ENCAP_CNT : LA_GRP_REW_ENCAP_CNT;
	fla_grp_regs_cnt[GRP_REW_ENCAP_IP4_CNT] = FA ? FA_GRP_REW_ENCAP_IP4_CNT : LA_GRP_REW_ENCAP_IP4_CNT;
	fla_grp_regs_cnt[GRP_REW_VMID_CNT] = FA ? FA_GRP_REW_VMID_CNT : LA_GRP_REW_VMID_CNT;
	fla_grp_regs_cnt[GRP_REW_VOE_SRV_LM_CNT_CNT] = FA ? FA_GRP_REW_VOE_SRV_LM_CNT_CNT : LA_GRP_REW_VOE_SRV_LM_CNT_CNT;
	fla_grp_regs_cnt[GRP_REW_VOE_PORT_LM_CNT_CNT] = FA ? FA_GRP_REW_VOE_PORT_LM_CNT_CNT : LA_GRP_REW_VOE_PORT_LM_CNT_CNT;
	fla_grp_regs_cnt[GRP_REW_OAM_PDU_MOD_CONT_CNT] = FA ? FA_GRP_REW_OAM_PDU_MOD_CONT_CNT : LA_GRP_REW_OAM_PDU_MOD_CONT_CNT;
	fla_grp_regs_cnt[GRP_VOP_VOE_CONF_REG_CNT] = FA ? FA_GRP_VOP_VOE_CONF_REG_CNT : LA_GRP_VOP_VOE_CONF_REG_CNT;
	fla_grp_regs_cnt[GRP_VOP_VOE_CONF_CNT] = FA ? FA_GRP_VOP_VOE_CONF_CNT : LA_GRP_VOP_VOE_CONF_CNT;
	fla_grp_regs_cnt[GRP_VOP_VOE_STAT_CNT] = FA ? FA_GRP_VOP_VOE_STAT_CNT : LA_GRP_VOP_VOE_STAT_CNT;
	fla_grp_regs_cnt[GRP_VOP_VOE_STAT_REG_CNT] = FA ? FA_GRP_VOP_VOE_STAT_REG_CNT : LA_GRP_VOP_VOE_STAT_REG_CNT;
	fla_grp_regs_cnt[GRP_VOP_VOE_CCM_LM_CNT] = FA ? FA_GRP_VOP_VOE_CCM_LM_CNT : LA_GRP_VOP_VOE_CCM_LM_CNT;
	fla_grp_regs_cnt[GRP_VOP_VOE_CONTEXT_ANA_CNT] = FA ? FA_GRP_VOP_VOE_CONTEXT_ANA_CNT : LA_GRP_VOP_VOE_CONTEXT_ANA_CNT;
	fla_grp_regs_cnt[GRP_VOP_VOE_CONTEXT_REW_CNT] = FA ? FA_GRP_VOP_VOE_CONTEXT_REW_CNT : LA_GRP_VOP_VOE_CONTEXT_REW_CNT;
	fla_grp_regs_cnt[GRP_VOP_VOE_CRC_ERR_CNT] = FA ? FA_GRP_VOP_VOE_CRC_ERR_CNT : LA_GRP_VOP_VOE_CRC_ERR_CNT;
	fla_grp_regs_cnt[GRP_VOP_ANA_COSID_MAP_CONF_CNT] = FA ? FA_GRP_VOP_ANA_COSID_MAP_CONF_CNT : LA_GRP_VOP_ANA_COSID_MAP_CONF_CNT;
	fla_grp_regs_cnt[GRP_VOP_REW_COSID_MAP_CONF_CNT] = FA ? FA_GRP_VOP_REW_COSID_MAP_CONF_CNT : LA_GRP_VOP_REW_COSID_MAP_CONF_CNT;
	fla_grp_regs_cnt[GRP_VOP_PORT_COSID_MAP_CONF_CNT] = FA ? FA_GRP_VOP_PORT_COSID_MAP_CONF_CNT : LA_GRP_VOP_PORT_COSID_MAP_CONF_CNT;
	fla_grp_regs_cnt[GRP_VOP_L3_VOE_CONF_L3_CNT] = FA ? FA_GRP_VOP_L3_VOE_CONF_L3_CNT : LA_GRP_VOP_L3_VOE_CONF_L3_CNT;
	fla_grp_regs_cnt[GRP_VOP_L3_VOE_STAT_L3_CNT] = FA ? FA_GRP_VOP_L3_VOE_STAT_L3_CNT : LA_GRP_VOP_L3_VOE_STAT_L3_CNT;
	fla_grp_regs_cnt[GRP_VOP_MPLS_VOE_CONF_MPLS_CNT] = FA ? FA_GRP_VOP_MPLS_VOE_CONF_MPLS_CNT : LA_GRP_VOP_MPLS_VOE_CONF_MPLS_CNT;
	fla_grp_regs_cnt[GRP_VOP_MPLS_VOE_STAT_MPLS_CNT] = FA ? FA_GRP_VOP_MPLS_VOE_STAT_MPLS_CNT : LA_GRP_VOP_MPLS_VOE_STAT_MPLS_CNT;
	fla_reg_cnt[REG_ANA_AC_PS_COMMON_OWN_UPSID_CNT]  = FA ? FA_REG_ANA_AC_PS_COMMON_OWN_UPSID_CNT : LA_REG_ANA_AC_PS_COMMON_OWN_UPSID_CNT;
	fla_reg_cnt[REG_ANA_AC_PS_COMMON_VSTAX_CTRL_CNT]  = FA ? FA_REG_ANA_AC_PS_COMMON_VSTAX_CTRL_CNT : LA_REG_ANA_AC_PS_COMMON_VSTAX_CTRL_CNT;
	fla_reg_cnt[REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_CNT]  = FA ? FA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_CNT : LA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_CNT;
	fla_reg_cnt[REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_CNT]  = FA ? FA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_CNT : LA_REG_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_CNT;
	fla_reg_cnt[REG_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_CNT]  = FA ? FA_REG_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_CNT : LA_REG_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_CNT;
	fla_reg_cnt[REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_CNT]  = FA ? FA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_CNT : LA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_CNT;
	fla_reg_cnt[REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_CNT]  = FA ? FA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_CNT : LA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_CNT;
	fla_reg_cnt[REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_CNT]  = FA ? FA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_CNT : LA_REG_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_CNT;
	fla_reg_cnt[REG_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_CNT]  = FA ? FA_REG_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_CNT : LA_REG_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_CNT;
	fla_reg_cnt[REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_CNT]  = FA ? FA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_CNT : LA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_CNT;
	fla_reg_cnt[REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_CNT]  = FA ? FA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_CNT : LA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_CNT;
	fla_reg_cnt[REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_CNT]  = FA ? FA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_CNT : LA_REG_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_CNT;
	fla_reg_cnt[REG_ANA_ACL_VCAP_S2_CFG_CNT]  = FA ? FA_REG_ANA_ACL_VCAP_S2_CFG_CNT : LA_REG_ANA_ACL_VCAP_S2_CFG_CNT;
	fla_reg_cnt[REG_ANA_ACL_OWN_UPSID_CNT]  = FA ? FA_REG_ANA_ACL_OWN_UPSID_CNT : LA_REG_ANA_ACL_OWN_UPSID_CNT;
	fla_reg_cnt[REG_ANA_CL_OWN_UPSID_CNT]  = FA ? FA_REG_ANA_CL_OWN_UPSID_CNT : LA_REG_ANA_CL_OWN_UPSID_CNT;
	fla_reg_cnt[REG_ANA_CL_PP_CFG_CNT]  = FA ? FA_REG_ANA_CL_PP_CFG_CNT : LA_REG_ANA_CL_PP_CFG_CNT;
	fla_reg_cnt[REG_ANA_L2_PORT_DLB_CFG_CNT]  = FA ? FA_REG_ANA_L2_PORT_DLB_CFG_CNT : LA_REG_ANA_L2_PORT_DLB_CFG_CNT;
	fla_reg_cnt[REG_ANA_L2_PORT_ISDX_LIMIT_CFG_CNT]  = FA ? FA_REG_ANA_L2_PORT_ISDX_LIMIT_CFG_CNT : LA_REG_ANA_L2_PORT_ISDX_LIMIT_CFG_CNT;
	fla_reg_cnt[REG_ANA_L2_OWN_UPSID_CNT]  = FA ? FA_REG_ANA_L2_OWN_UPSID_CNT : LA_REG_ANA_L2_OWN_UPSID_CNT;
	fla_reg_cnt[REG_ASM_MAC_ADDR_HIGH_CFG_CNT]  = FA ? FA_REG_ASM_MAC_ADDR_HIGH_CFG_CNT : LA_REG_ASM_MAC_ADDR_HIGH_CFG_CNT;
	fla_reg_cnt[REG_ASM_MAC_ADDR_LOW_CFG_CNT]  = FA ? FA_REG_ASM_MAC_ADDR_LOW_CFG_CNT : LA_REG_ASM_MAC_ADDR_LOW_CFG_CNT;
	fla_reg_cnt[REG_ASM_PORT_CFG_CNT]  = FA ? FA_REG_ASM_PORT_CFG_CNT : LA_REG_ASM_PORT_CFG_CNT;
	fla_reg_cnt[REG_ASM_PAUSE_CFG_CNT]  = FA ? FA_REG_ASM_PAUSE_CFG_CNT : LA_REG_ASM_PAUSE_CFG_CNT;
	fla_reg_cnt[REG_ASM_ERR_STICKY_CNT]  = FA ? FA_REG_ASM_ERR_STICKY_CNT : LA_REG_ASM_ERR_STICKY_CNT;
	fla_reg_cnt[REG_ASM_CELLBUF_STAT_CNT]  = FA ? FA_REG_ASM_CELLBUF_STAT_CNT : LA_REG_ASM_CELLBUF_STAT_CNT;
	fla_reg_cnt[REG_ASM_PORT_STICKY_CNT]  = FA ? FA_REG_ASM_PORT_STICKY_CNT : LA_REG_ASM_PORT_STICKY_CNT;
	fla_reg_cnt[REG_ASM_LBK_AGING_DIS_CNT]  = FA ? FA_REG_ASM_LBK_AGING_DIS_CNT : LA_REG_ASM_LBK_AGING_DIS_CNT;
	fla_reg_cnt[REG_ASM_LBK_OVFLW_STICKY_CNT]  = FA ? FA_REG_ASM_LBK_OVFLW_STICKY_CNT : LA_REG_ASM_LBK_OVFLW_STICKY_CNT;
	fla_reg_cnt[REG_ASM_LBK_AGING_STICKY_CNT]  = FA ? FA_REG_ASM_LBK_AGING_STICKY_CNT : LA_REG_ASM_LBK_AGING_STICKY_CNT;
	fla_reg_cnt[REG_CPU_DST_INTR_MAP_CNT]  = FA ? FA_REG_CPU_DST_INTR_MAP_CNT : LA_REG_CPU_DST_INTR_MAP_CNT;
	fla_reg_cnt[REG_CPU_DST_INTR_MAP1_CNT]  = FA ? FA_REG_CPU_DST_INTR_MAP1_CNT : LA_REG_CPU_DST_INTR_MAP1_CNT;
	fla_reg_cnt[REG_CPU_DST_INTR_IDENT_CNT]  = FA ? FA_REG_CPU_DST_INTR_IDENT_CNT : LA_REG_CPU_DST_INTR_IDENT_CNT;
	fla_reg_cnt[REG_CPU_DST_INTR_IDENT1_CNT]  = FA ? FA_REG_CPU_DST_INTR_IDENT1_CNT : LA_REG_CPU_DST_INTR_IDENT1_CNT;
	fla_reg_cnt[REG_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_CNT]  = FA ? FA_REG_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_CNT : LA_REG_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_CNT;
	fla_reg_cnt[REG_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_CNT]  = FA ? FA_REG_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_CNT : LA_REG_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_CNT;
	fla_reg_cnt[REG_DEVCPU_GCB_GPIO_ALT_CNT]  = FA ? FA_REG_DEVCPU_GCB_GPIO_ALT_CNT : LA_REG_DEVCPU_GCB_GPIO_ALT_CNT;
	fla_reg_cnt[REG_DEVCPU_GCB_GPIO_ALT1_CNT]  = FA ? FA_REG_DEVCPU_GCB_GPIO_ALT1_CNT : LA_REG_DEVCPU_GCB_GPIO_ALT1_CNT;
	fla_reg_cnt[REG_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_CNT]  = FA ? FA_REG_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_CNT : LA_REG_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_CNT;
	fla_reg_cnt[REG_DEVCPU_GCB_ROSC_CFG_CNT]  = FA ? FA_REG_DEVCPU_GCB_ROSC_CFG_CNT : LA_REG_DEVCPU_GCB_ROSC_CFG_CNT;
	fla_reg_cnt[REG_DSM_BUF_CFG_CNT]  = FA ? FA_REG_DSM_BUF_CFG_CNT : LA_REG_DSM_BUF_CFG_CNT;
	fla_reg_cnt[REG_DSM_RATE_CTRL_CNT]  = FA ? FA_REG_DSM_RATE_CTRL_CNT : LA_REG_DSM_RATE_CTRL_CNT;
	fla_reg_cnt[REG_DSM_IPG_SHRINK_CFG_CNT]  = FA ? FA_REG_DSM_IPG_SHRINK_CFG_CNT : LA_REG_DSM_IPG_SHRINK_CFG_CNT;
	fla_reg_cnt[REG_DSM_CLR_BUF_CNT]  = FA ? FA_REG_DSM_CLR_BUF_CNT : LA_REG_DSM_CLR_BUF_CNT;
	fla_reg_cnt[REG_DSM_SCH_STOP_WM_CFG_CNT]  = FA ? FA_REG_DSM_SCH_STOP_WM_CFG_CNT : LA_REG_DSM_SCH_STOP_WM_CFG_CNT;
	fla_reg_cnt[REG_DSM_TX_START_WM_CFG_CNT]  = FA ? FA_REG_DSM_TX_START_WM_CFG_CNT : LA_REG_DSM_TX_START_WM_CFG_CNT;
	fla_reg_cnt[REG_DSM_DEV_TX_STOP_WM_CFG_CNT]  = FA ? FA_REG_DSM_DEV_TX_STOP_WM_CFG_CNT : LA_REG_DSM_DEV_TX_STOP_WM_CFG_CNT;
	fla_reg_cnt[REG_DSM_RX_PAUSE_CFG_CNT]  = FA ? FA_REG_DSM_RX_PAUSE_CFG_CNT : LA_REG_DSM_RX_PAUSE_CFG_CNT;
	fla_reg_cnt[REG_DSM_ETH_FC_CFG_CNT]  = FA ? FA_REG_DSM_ETH_FC_CFG_CNT : LA_REG_DSM_ETH_FC_CFG_CNT;
	fla_reg_cnt[REG_DSM_ETH_PFC_CFG_CNT]  = FA ? FA_REG_DSM_ETH_PFC_CFG_CNT : LA_REG_DSM_ETH_PFC_CFG_CNT;
	fla_reg_cnt[REG_DSM_MAC_CFG_CNT]  = FA ? FA_REG_DSM_MAC_CFG_CNT : LA_REG_DSM_MAC_CFG_CNT;
	fla_reg_cnt[REG_DSM_MAC_ADDR_BASE_HIGH_CFG_CNT]  = FA ? FA_REG_DSM_MAC_ADDR_BASE_HIGH_CFG_CNT : LA_REG_DSM_MAC_ADDR_BASE_HIGH_CFG_CNT;
	fla_reg_cnt[REG_DSM_MAC_ADDR_BASE_LOW_CFG_CNT]  = FA ? FA_REG_DSM_MAC_ADDR_BASE_LOW_CFG_CNT : LA_REG_DSM_MAC_ADDR_BASE_LOW_CFG_CNT;
	fla_reg_cnt[REG_DSM_TAXI_CAL_CFG_CNT]  = FA ? FA_REG_DSM_TAXI_CAL_CFG_CNT : LA_REG_DSM_TAXI_CAL_CFG_CNT;
	fla_reg_cnt[REG_DSM_PREEMPT_CFG_CNT]  = FA ? FA_REG_DSM_PREEMPT_CFG_CNT : LA_REG_DSM_PREEMPT_CFG_CNT;
	fla_reg_cnt[REG_DSM_AGED_FRMS_CNT]  = FA ? FA_REG_DSM_AGED_FRMS_CNT : LA_REG_DSM_AGED_FRMS_CNT;
	fla_reg_cnt[REG_DSM_BUF_OFLW_STICKY_CNT]  = FA ? FA_REG_DSM_BUF_OFLW_STICKY_CNT : LA_REG_DSM_BUF_OFLW_STICKY_CNT;
	fla_reg_cnt[REG_DSM_BUF_UFLW_STICKY_CNT]  = FA ? FA_REG_DSM_BUF_UFLW_STICKY_CNT : LA_REG_DSM_BUF_UFLW_STICKY_CNT;
	fla_reg_cnt[REG_DSM_BUF_MAX_FILL_CNT]  = FA ? FA_REG_DSM_BUF_MAX_FILL_CNT : LA_REG_DSM_BUF_MAX_FILL_CNT;
	fla_reg_cnt[REG_DSM_TX_RATE_LIMIT_MODE_CNT]  = FA ? FA_REG_DSM_TX_RATE_LIMIT_MODE_CNT : LA_REG_DSM_TX_RATE_LIMIT_MODE_CNT;
	fla_reg_cnt[REG_DSM_TX_IPG_STRETCH_RATIO_CFG_CNT]  = FA ? FA_REG_DSM_TX_IPG_STRETCH_RATIO_CFG_CNT : LA_REG_DSM_TX_IPG_STRETCH_RATIO_CFG_CNT;
	fla_reg_cnt[REG_DSM_TX_FRAME_RATE_START_CFG_CNT]  = FA ? FA_REG_DSM_TX_FRAME_RATE_START_CFG_CNT : LA_REG_DSM_TX_FRAME_RATE_START_CFG_CNT;
	fla_reg_cnt[REG_DSM_TX_RATE_LIMIT_STICKY_CNT]  = FA ? FA_REG_DSM_TX_RATE_LIMIT_STICKY_CNT : LA_REG_DSM_TX_RATE_LIMIT_STICKY_CNT;
	fla_reg_cnt[REG_EACL_POL_EACL_RATE_CFG_CNT]  = FA ? FA_REG_EACL_POL_EACL_RATE_CFG_CNT : LA_REG_EACL_POL_EACL_RATE_CFG_CNT;
	fla_reg_cnt[REG_EACL_POL_EACL_THRES_CFG_CNT]  = FA ? FA_REG_EACL_POL_EACL_THRES_CFG_CNT : LA_REG_EACL_POL_EACL_THRES_CFG_CNT;
	fla_reg_cnt[REG_EACL_POL_EACL_CTRL_CNT]  = FA ? FA_REG_EACL_POL_EACL_CTRL_CNT : LA_REG_EACL_POL_EACL_CTRL_CNT;
	fla_reg_cnt[REG_HSCH_HSCH_MISC_PORT_CFG_CNT]  = FA ? FA_REG_HSCH_HSCH_MISC_PORT_CFG_CNT : LA_REG_HSCH_HSCH_MISC_PORT_CFG_CNT;
	fla_reg_cnt[REG_HSCH_PFC_CFG_CNT]  = FA ? FA_REG_HSCH_PFC_CFG_CNT : LA_REG_HSCH_PFC_CFG_CNT;
	fla_reg_cnt[REG_HSCH_HSCH_LARGE_ENA_CNT]  = FA ? FA_REG_HSCH_HSCH_LARGE_ENA_CNT : LA_REG_HSCH_HSCH_LARGE_ENA_CNT;
	fla_reg_cnt[REG_HSCH_PORT_MODE_CNT]  = FA ? FA_REG_HSCH_PORT_MODE_CNT : LA_REG_HSCH_PORT_MODE_CNT;
	fla_reg_cnt[REG_HSIOWRAP_GPIO_CFG_CNT]  = FA ? FA_REG_HSIOWRAP_GPIO_CFG_CNT : LA_REG_HSIOWRAP_GPIO_CFG_CNT;
	fla_reg_cnt[REG_QFWD_SWITCH_PORT_MODE_CNT]  = FA ? FA_REG_QFWD_SWITCH_PORT_MODE_CNT : LA_REG_QFWD_SWITCH_PORT_MODE_CNT;
	fla_reg_cnt[REG_QRES_WRED_GROUP_CNT]  = FA ? FA_REG_QRES_WRED_GROUP_CNT : LA_REG_QRES_WRED_GROUP_CNT;
	fla_reg_cnt[REG_QSYS_EEE_CFG_CNT]  = FA ? FA_REG_QSYS_EEE_CFG_CNT : LA_REG_QSYS_EEE_CFG_CNT;
	fla_reg_cnt[REG_QSYS_IQUEUE_CFG_CNT]  = FA ? FA_REG_QSYS_IQUEUE_CFG_CNT : LA_REG_QSYS_IQUEUE_CFG_CNT;
	fla_reg_cnt[REG_QSYS_PAUSE_CFG_CNT]  = FA ? FA_REG_QSYS_PAUSE_CFG_CNT : LA_REG_QSYS_PAUSE_CFG_CNT;
	fla_reg_cnt[REG_QSYS_ATOP_CNT]  = FA ? FA_REG_QSYS_ATOP_CNT : LA_REG_QSYS_ATOP_CNT;
	fla_reg_cnt[REG_QSYS_FWD_PRESSURE_CNT]  = FA ? FA_REG_QSYS_FWD_PRESSURE_CNT : LA_REG_QSYS_FWD_PRESSURE_CNT;
	fla_reg_cnt[REG_QSYS_PFC_CFG_CNT]  = FA ? FA_REG_QSYS_PFC_CFG_CNT : LA_REG_QSYS_PFC_CFG_CNT;
	fla_reg_cnt[REG_QSYS_SOFDATA_STAT_CNT]  = FA ? FA_REG_QSYS_SOFDATA_STAT_CNT : LA_REG_QSYS_SOFDATA_STAT_CNT;
	fla_reg_cnt[REG_QSYS_SOFDATA_CFG_CNT]  = FA ? FA_REG_QSYS_SOFDATA_CFG_CNT : LA_REG_QSYS_SOFDATA_CFG_CNT;
	fla_reg_cnt[REG_QSYS_CAL_AUTO_CNT]  = FA ? FA_REG_QSYS_CAL_AUTO_CNT : LA_REG_QSYS_CAL_AUTO_CNT;
	fla_reg_cnt[REG_REW_OWN_UPSID_CNT]  = FA ? FA_REG_REW_OWN_UPSID_CNT : LA_REG_REW_OWN_UPSID_CNT;
	fla_reg_cnt[REG_REW_IFH_CTRL_CNT]  = FA ? FA_REG_REW_IFH_CTRL_CNT : LA_REG_REW_IFH_CTRL_CNT;
	fla_reg_cnt[REG_REW_PORT_CTRL_CNT]  = FA ? FA_REG_REW_PORT_CTRL_CNT : LA_REG_REW_PORT_CTRL_CNT;
	fla_reg_cnt[REG_REW_RTAG_ETAG_CTRL_CNT]  = FA ? FA_REG_REW_RTAG_ETAG_CTRL_CNT : LA_REG_REW_RTAG_ETAG_CTRL_CNT;
	fla_reg_cnt[REG_VOP_LOC_PERIOD_CFG_CNT]  = FA ? FA_REG_VOP_LOC_PERIOD_CFG_CNT : LA_REG_VOP_LOC_PERIOD_CFG_CNT;
	fla_reg_cnt[REG_VOP_VOE32_INTR_CNT]  = FA ? FA_REG_VOP_VOE32_INTR_CNT : LA_REG_VOP_VOE32_INTR_CNT;
	fla_reg_cnt[REG_VOP_INTR_CNT]  = FA ? FA_REG_VOP_INTR_CNT : LA_REG_VOP_INTR_CNT;
	fla_reg_cnt[REG_XQS_FWD_DROP_EVENTS_CNT]  = FA ? FA_REG_XQS_FWD_DROP_EVENTS_CNT : LA_REG_XQS_FWD_DROP_EVENTS_CNT;
	fla_reg_cnt[REG_XQS_FWD_CT_CFG_CNT]  = FA ? FA_REG_XQS_FWD_CT_CFG_CNT : LA_REG_XQS_FWD_CT_CFG_CNT;
	fla_reg_cnt[REG_XQS_QMAP_PORT_MODE_CNT]  = FA ? FA_REG_XQS_QMAP_PORT_MODE_CNT : LA_REG_XQS_QMAP_PORT_MODE_CNT;
	fla_reg_cnt[REG_XQS_QMAP_VPORT_TBL_CNT]  = FA ? FA_REG_XQS_QMAP_VPORT_TBL_CNT : LA_REG_XQS_QMAP_VPORT_TBL_CNT;
	fla_reg_cnt[REG_XQS_QLIMIT_SE_USE_CNT]  = FA ? FA_REG_XQS_QLIMIT_SE_USE_CNT : LA_REG_XQS_QLIMIT_SE_USE_CNT;
	fla_reg_cnt[REG_XQS_QLIMIT_PORT_CFG_CNT]  = FA ? FA_REG_XQS_QLIMIT_PORT_CFG_CNT : LA_REG_XQS_QLIMIT_PORT_CFG_CNT;

	vtss_state->reg_group_offset = fla_grp_regs;
	vtss_state->reg_group_sz_offset = fla_grp_regs_sz;
	vtss_state->reg_target_offset = fla_tgt_regs;
	vtss_state->reg_unstable_addr = fla_unstable_regs;
	vtss_state->reg_unstable_flds = fla_unstable_flds;
	vtss_state->reg_group_cnt = fla_grp_regs_cnt;
	vtss_state->reg_cnt = fla_reg_cnt;
}
#endif
#endif
