{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/ddr3_memory_interface/ddr3_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/fifo_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/fifo_ram_read/fifo_ram_read.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/fifo_ram_write/fifo_ram_write.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/pt8211.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/sd_file_reader.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/sd_reader.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/sdcmd_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/_FPGA/WAVPlayer/src/wav_player.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/_FPGA/WAVPlayer/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}