<profile>

<section name = "Vivado HLS Report for 'dut_matmul'" level="0">
<item name = "Date">Tue Dec  6 06:53:42 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">pca.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.83, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">128009, 128009, 128009, 128009, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_ROW_LOOP_COL_LOOP_DOT_PROD">128007, 128007, 13, 5, 1, 25600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 103</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 348, 711</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 122</column>
<column name="Register">-, -, 196, 1</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dut_fadd_32ns_32ns_32_5_full_dsp_U6">dut_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="dut_fmul_32ns_32ns_32_4_max_dsp_U7">dut_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="A_U">dut_matmul_A, 1, 0, 0, 100, 32, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next1_fu_217_p2">+, 0, 0, 15, 15, 1</column>
<column name="indvar_flatten_op_fu_309_p2">+, 0, 0, 12, 12, 1</column>
<column name="j_1_fu_267_p2">+, 0, 0, 5, 5, 1</column>
<column name="k_1_fu_341_p2">+, 0, 0, 7, 7, 1</column>
<column name="ap_sig_102">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_127">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_394">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_396">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_mid_fu_261_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_flatten1_fu_211_p2">icmp, 0, 0, 6, 15, 14</column>
<column name="exitcond_flatten_fu_223_p2">icmp, 0, 0, 5, 12, 11</column>
<column name="exitcond_fu_255_p2">icmp, 0, 0, 3, 7, 6</column>
<column name="tmp20_fu_237_p2">icmp, 0, 0, 2, 5, 1</column>
<column name="tmp_3_fu_336_p2">icmp, 0, 0, 3, 7, 6</column>
<column name="tmp_8_fu_327_p2">icmp, 0, 0, 3, 7, 1</column>
<column name="tmp_mid1_fu_287_p2">icmp, 0, 0, 2, 5, 1</column>
<column name="ap_sig_98">or, 0, 0, 1, 1, 1</column>
<column name="tmp_10_fu_273_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_mid_fu_243_p2">or, 0, 0, 1, 1, 1</column>
<column name="indvar_flatten_next_fu_315_p3">select, 0, 0, 12, 1, 1</column>
<column name="j_mid2_fu_301_p3">select, 0, 0, 5, 1, 5</column>
<column name="j_mid_fu_229_p3">select, 0, 0, 5, 1, 1</column>
<column name="k_mid2_fu_279_p3">select, 0, 0, 7, 1, 1</column>
<column name="tmp_mid2_fu_293_p3">select, 0, 0, 1, 1, 1</column>
<column name="not_exitcond_flatten_fu_249_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_address0">7, 4, 7, 28</column>
<column name="ap_NS_fsm">2, 8, 1, 8</column>
<column name="ap_reg_ppiten_pp0_it2">1, 2, 1, 2</column>
<column name="indvar_flatten1_phi_fu_142_p4">15, 2, 15, 30</column>
<column name="indvar_flatten1_reg_138">15, 2, 15, 30</column>
<column name="indvar_flatten_phi_fu_153_p4">12, 2, 12, 24</column>
<column name="indvar_flatten_reg_149">12, 2, 12, 24</column>
<column name="j_phi_fu_164_p4">5, 2, 5, 10</column>
<column name="j_reg_160">5, 2, 5, 10</column>
<column name="k_phi_fu_175_p4">7, 2, 7, 14</column>
<column name="k_reg_171">7, 2, 7, 14</column>
<column name="strm_in_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_blk_n">1, 2, 1, 2</column>
<column name="tmp_fu_90">32, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_tmp_3_reg_419_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond_flatten1_reg_378">1, 0, 1, 0</column>
<column name="indvar_flatten1_reg_138">15, 0, 15, 0</column>
<column name="indvar_flatten_next1_reg_382">15, 0, 15, 0</column>
<column name="indvar_flatten_next_reg_405">12, 0, 12, 0</column>
<column name="indvar_flatten_reg_149">12, 0, 12, 0</column>
<column name="j_mid2_reg_400">5, 0, 5, 0</column>
<column name="j_reg_160">5, 0, 5, 0</column>
<column name="k_1_reg_423">7, 0, 7, 0</column>
<column name="k_mid2_reg_387">7, 0, 7, 0</column>
<column name="k_reg_171">7, 0, 7, 0</column>
<column name="reg_191">32, 0, 32, 0</column>
<column name="reg_201">32, 0, 32, 0</column>
<column name="tmp_3_reg_419">1, 0, 1, 0</column>
<column name="tmp_8_reg_410">1, 0, 1, 0</column>
<column name="tmp_fu_90">32, 0, 32, 0</column>
<column name="tmp_mid2_reg_396">1, 0, 1, 0</column>
<column name="tmp_8_reg_410">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_matmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_matmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_matmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_matmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_matmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_matmul, return value</column>
<column name="strm_in_V_dout">in, 32, ap_fifo, strm_in_V, pointer</column>
<column name="strm_in_V_empty_n">in, 1, ap_fifo, strm_in_V, pointer</column>
<column name="strm_in_V_read">out, 1, ap_fifo, strm_in_V, pointer</column>
<column name="strm_out_V_din">out, 32, ap_fifo, strm_out_V, pointer</column>
<column name="strm_out_V_full_n">in, 1, ap_fifo, strm_out_V, pointer</column>
<column name="strm_out_V_write">out, 1, ap_fifo, strm_out_V, pointer</column>
</table>
</item>
</section>
</profile>
