Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Feb 20 11:35:08 2020
| Host         : DESKTOP-RA719FN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file xor_bit_timing_summary_routed.rpt -rpx xor_bit_timing_summary_routed.rpx
| Design       : xor_bit
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 9 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.728        0.000                      0                    7           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          0.728        0.000                      0                    7                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 in1[2]
                            (input port)
  Destination:            out_r[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        9.272ns  (logic 5.149ns (55.527%)  route 4.124ns (44.473%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  in1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.879     3.418    in1_IBUF[2]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.542 r  out_r_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.245     5.787    out_r_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     9.272 r  out_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.272    out_r[2]
    G14                                                               r  out_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 in2[3]
                            (input port)
  Destination:            out_r[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        9.245ns  (logic 5.201ns (56.255%)  route 4.044ns (43.745%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  in2[3] (IN)
                         net (fo=0)                   0.000     0.000    in2[3]
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  in2_IBUF[3]_inst/O
                         net (fo=1, routed)           2.385     3.952    in2_IBUF[3]
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.124     4.076 r  out_r_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.659     5.735    out_r_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     9.245 r  out_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.245    out_r[3]
    D18                                                               r  out_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 in1[1]
                            (input port)
  Destination:            out_r[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.994ns  (logic 5.114ns (56.857%)  route 3.880ns (43.143%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  in1[1] (IN)
                         net (fo=0)                   0.000     0.000    in1[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.855     2.305    in1_IBUF[1]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.124     2.429 r  out_r_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.026     5.455    out_r_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     8.994 r  out_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.994    out_r[1]
    M15                                                               r  out_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 in2[0]
                            (input port)
  Destination:            out_r[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.420ns  (logic 5.144ns (61.095%)  route 3.276ns (38.905%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  in2[0] (IN)
                         net (fo=0)                   0.000     0.000    in2[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  in2_IBUF[0]_inst/O
                         net (fo=1, routed)           1.395     2.884    in2_IBUF[0]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.124     3.008 r  out_r_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.881     4.889    out_r_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     8.420 r  out_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.420    out_r[0]
    M14                                                               r  out_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 ap_start
                            (input port)
  Destination:            ap_ready
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.278ns  (logic 4.993ns (68.600%)  route 2.285ns (31.400%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ap_start_IBUF_inst/O
                         net (fo=3, routed)           2.285     3.750    out_r_ap_vld_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.528     7.278 r  ap_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.278    ap_ready
    W18                                                               r  ap_ready (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 ap_start
                            (input port)
  Destination:            ap_done
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.159ns  (logic 5.015ns (70.051%)  route 2.144ns (29.949%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ap_start_IBUF_inst/O
                         net (fo=3, routed)           2.144     3.609    out_r_ap_vld_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.550     7.159 r  ap_done_OBUF_inst/O
                         net (fo=0)                   0.000     7.159    ap_done
    N17                                                               r  ap_done (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 ap_start
                            (input port)
  Destination:            out_r_ap_vld
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.102ns  (logic 5.007ns (70.493%)  route 2.096ns (29.507%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ap_start_IBUF_inst/O
                         net (fo=3, routed)           2.096     3.561    out_r_ap_vld_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.542     7.102 r  out_r_ap_vld_OBUF_inst/O
                         net (fo=0)                   0.000     7.102    out_r_ap_vld
    P18                                                               r  out_r_ap_vld (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  2.898    





