Protel Design System Design Rule Check
PCB File : D:\Project\T4F81_Devlopment_Board\T4F81_Devlopment_Board\T4F81.PcbDoc
Date     : 11-04-2025
Time     : 09:27:13

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=3mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mil < 10mil) Between Pad C15-1(-653.136mil,-849.49mil) on Bottom Layer And Via (-673.03mil,-854.209mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.146mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.962mil < 10mil) Between Pad C16-1(-653.136mil,-889.49mil) on Bottom Layer And Via (-629.432mil,-894.889mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.962mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.909mil < 10mil) Between Pad C16-1(-653.136mil,-889.49mil) on Bottom Layer And Via (-652.864mil,-915.146mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.909mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.972mil < 10mil) Between Pad C22-2(-793.926mil,40.926mil) on Bottom Layer And Via (-787.402mil,74.803mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.972mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.061mil < 10mil) Between Pad C23-2(-377.394mil,-229.097mil) on Top Layer And Via (-381.89mil,-255.905mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.061mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.403mil < 10mil) Between Pad C24-1(-523.481mil,-186.971mil) on Bottom Layer And Via (-498.173mil,-185.519mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.403mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.972mil < 10mil) Between Pad C3-2(-738.138mil,40.926mil) on Bottom Layer And Via (-732.284mil,74.803mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.972mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.972mil < 10mil) Between Pad C4-2(-683.099mil,40.926mil) on Bottom Layer And Via (-677.165mil,74.803mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.972mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.932mil < 10mil) Between Pad C7-2(-793.926mil,258.564mil) on Bottom Layer And Via (-791.339mil,287.402mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.932mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.932mil < 10mil) Between Pad C8-2(-738.138mil,258.564mil) on Bottom Layer And Via (-736.221mil,287.402mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.932mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.291mil < 10mil) Between Pad D1-1(-315.937mil,-1383.42mil) on Top Layer And Via (-291.339mil,-1374.016mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.291mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.291mil < 10mil) Between Pad D1-1(-315.937mil,-1383.42mil) on Top Layer And Via (-291.339mil,-1393.701mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.291mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.453mil < 10mil) Between Pad D4-K(-345mil,-1307.087mil) on Top Layer And Via (-319.641mil,-1296.55mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.453mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.453mil < 10mil) Between Pad D4-K(-345mil,-1307.087mil) on Top Layer And Via (-319.641mil,-1320.017mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.453mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.833mil < 10mil) Between Pad J1-(-398mil,-1515.002mil) on Multi-Layer And Via (-406.009mil,-1486.606mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.833mil] / [Bottom Solder] Mask Sliver [4.833mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.724mil < 10mil) Between Pad J1-(-625.56mil,-1515.002mil) on Multi-Layer And Pad R2-1(-579.356mil,-1515.396mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.724mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad J1-A1(-637.764mil,-1448.968mil) on Top Layer And Pad J1-A4(-606.268mil,-1448.967mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad J1-A1(-637.764mil,-1448.968mil) on Top Layer And Pad J1-S1(-681.858mil,-1490.995mil) on Multi-Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad J1-A12(-385.796mil,-1448.968mil) on Top Layer And Pad J1-A9(-417.292mil,-1448.966mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad J1-A12(-385.796mil,-1448.968mil) on Top Layer And Pad J1-S4(-341.702mil,-1490.99mil) on Multi-Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.172mil < 10mil) Between Pad J1-A12(-385.796mil,-1448.968mil) on Top Layer And Via (-406.009mil,-1486.606mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.172mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.234mil < 10mil) Between Pad J1-A4(-606.268mil,-1448.967mil) on Top Layer And Pad J1-B8(-580.68mil,-1448.93mil) on Top Layer [Top Solder] Mask Sliver [6.234mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.656mil < 10mil) Between Pad J1-A5(-560.99mil,-1448.969mil) on Top Layer And Pad J1-B7(-541.31mil,-1448.968mil) on Top Layer [Top Solder] Mask Sliver [4.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.666mil < 10mil) Between Pad J1-A5(-560.99mil,-1448.969mil) on Top Layer And Pad J1-B8(-580.68mil,-1448.93mil) on Top Layer [Top Solder] Mask Sliver [4.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.656mil < 10mil) Between Pad J1-A6(-521.62mil,-1448.969mil) on Top Layer And Pad J1-A7(-501.94mil,-1448.968mil) on Top Layer [Top Solder] Mask Sliver [4.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.666mil < 10mil) Between Pad J1-A6(-521.62mil,-1448.969mil) on Top Layer And Pad J1-B7(-541.31mil,-1448.968mil) on Top Layer [Top Solder] Mask Sliver [4.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.666mil < 10mil) Between Pad J1-A7(-501.94mil,-1448.968mil) on Top Layer And Pad J1-B6(-482.25mil,-1448.969mil) on Top Layer [Top Solder] Mask Sliver [4.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.676mil < 10mil) Between Pad J1-A8(-462.58mil,-1448.93mil) on Top Layer And Pad J1-B5(-442.88mil,-1448.969mil) on Top Layer [Top Solder] Mask Sliver [4.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.646mil < 10mil) Between Pad J1-A8(-462.58mil,-1448.93mil) on Top Layer And Pad J1-B6(-482.25mil,-1448.969mil) on Top Layer [Top Solder] Mask Sliver [4.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.347mil < 10mil) Between Pad J1-A8(-462.58mil,-1448.93mil) on Top Layer And Via (-452.896mil,-1411.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.234mil < 10mil) Between Pad J1-A9(-417.292mil,-1448.966mil) on Top Layer And Pad J1-B5(-442.88mil,-1448.969mil) on Top Layer [Top Solder] Mask Sliver [6.234mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.145mil < 10mil) Between Pad J1-A9(-417.292mil,-1448.966mil) on Top Layer And Via (-406.009mil,-1486.606mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.145mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.248mil < 10mil) Between Pad J1-A9(-417.292mil,-1448.966mil) on Top Layer And Via (-428.909mil,-1486.71mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.248mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.126mil < 10mil) Between Pad J1-B5(-442.88mil,-1448.969mil) on Top Layer And Via (-428.909mil,-1486.71mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.126mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.46mil < 10mil) Between Pad J1-B5(-442.88mil,-1448.969mil) on Top Layer And Via (-452.896mil,-1411.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.46mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.262mil < 10mil) Between Pad J1-B7(-541.31mil,-1448.968mil) on Top Layer And Via (-560.741mil,-1418.933mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.262mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.752mil < 10mil) Between Pad J1-B8(-580.68mil,-1448.93mil) on Top Layer And Via (-560.741mil,-1418.933mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mil < 10mil) Between Pad L1-1(-737.902mil,-74.665mil) on Top Layer And Via (-683.094mil,-33.123mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mil < 10mil) Between Pad L1-1(-737.902mil,-74.665mil) on Top Layer And Via (-738.133mil,-33.123mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mil < 10mil) Between Pad L1-1(-737.902mil,-74.665mil) on Top Layer And Via (-793.921mil,-33.123mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.629mil < 10mil) Between Pad L2-1(-737.902mil,138.485mil) on Top Layer And Via (-738.133mil,184.515mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.629mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.629mil < 10mil) Between Pad L2-1(-737.902mil,138.485mil) on Top Layer And Via (-793.921mil,184.515mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.629mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.021mil < 10mil) Between Pad R4-1(-929.91mil,74.076mil) on Bottom Layer And Via (-957.679mil,72.539mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.021mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A1(-567.354mil,-356.341mil) on Top Layer And Pad U1-A2(-547.669mil,-356.341mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A1(-567.354mil,-356.341mil) on Top Layer And Pad U1-B1(-567.354mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A2(-547.669mil,-356.341mil) on Top Layer And Pad U1-A3(-527.984mil,-356.341mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A2(-547.669mil,-356.341mil) on Top Layer And Pad U1-B2(-547.669mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A3(-527.984mil,-356.341mil) on Top Layer And Pad U1-A4(-508.299mil,-356.341mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A3(-527.984mil,-356.341mil) on Top Layer And Pad U1-B3(-527.984mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A4(-508.299mil,-356.341mil) on Top Layer And Pad U1-A5(-488.614mil,-356.341mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A4(-508.299mil,-356.341mil) on Top Layer And Pad U1-B4(-508.299mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A5(-488.614mil,-356.341mil) on Top Layer And Pad U1-A6(-468.929mil,-356.341mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A5(-488.614mil,-356.341mil) on Top Layer And Pad U1-B5(-488.614mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A6(-468.929mil,-356.341mil) on Top Layer And Pad U1-A7(-449.244mil,-356.341mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A6(-468.929mil,-356.341mil) on Top Layer And Pad U1-B6(-468.929mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A7(-449.244mil,-356.341mil) on Top Layer And Pad U1-A8(-429.559mil,-356.341mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A7(-449.244mil,-356.341mil) on Top Layer And Pad U1-B7(-449.244mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A8(-429.559mil,-356.341mil) on Top Layer And Pad U1-A9(-409.874mil,-356.341mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A8(-429.559mil,-356.341mil) on Top Layer And Pad U1-B8(-429.559mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-A9(-409.874mil,-356.341mil) on Top Layer And Pad U1-B9(-409.874mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B1(-567.354mil,-376.026mil) on Top Layer And Pad U1-B2(-547.669mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B1(-567.354mil,-376.026mil) on Top Layer And Pad U1-C1(-567.354mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B2(-547.669mil,-376.026mil) on Top Layer And Pad U1-B3(-527.984mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B2(-547.669mil,-376.026mil) on Top Layer And Pad U1-C2(-547.669mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B3(-527.984mil,-376.026mil) on Top Layer And Pad U1-B4(-508.299mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B3(-527.984mil,-376.026mil) on Top Layer And Pad U1-C3(-527.984mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B4(-508.299mil,-376.026mil) on Top Layer And Pad U1-B5(-488.614mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B4(-508.299mil,-376.026mil) on Top Layer And Pad U1-C4(-508.299mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B5(-488.614mil,-376.026mil) on Top Layer And Pad U1-B6(-468.929mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B5(-488.614mil,-376.026mil) on Top Layer And Pad U1-C5(-488.614mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B6(-468.929mil,-376.026mil) on Top Layer And Pad U1-B7(-449.244mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B6(-468.929mil,-376.026mil) on Top Layer And Pad U1-C6(-468.929mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B7(-449.244mil,-376.026mil) on Top Layer And Pad U1-B8(-429.559mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B7(-449.244mil,-376.026mil) on Top Layer And Pad U1-C7(-449.244mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B8(-429.559mil,-376.026mil) on Top Layer And Pad U1-B9(-409.874mil,-376.026mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B8(-429.559mil,-376.026mil) on Top Layer And Pad U1-C8(-429.559mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-B9(-409.874mil,-376.026mil) on Top Layer And Pad U1-C9(-409.874mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C1(-567.354mil,-395.711mil) on Top Layer And Pad U1-C2(-547.669mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C1(-567.354mil,-395.711mil) on Top Layer And Pad U1-D1(-567.354mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C2(-547.669mil,-395.711mil) on Top Layer And Pad U1-C3(-527.984mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C2(-547.669mil,-395.711mil) on Top Layer And Pad U1-D2(-547.669mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C3(-527.984mil,-395.711mil) on Top Layer And Pad U1-C4(-508.299mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C3(-527.984mil,-395.711mil) on Top Layer And Pad U1-D3(-527.984mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C4(-508.299mil,-395.711mil) on Top Layer And Pad U1-C5(-488.614mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C4(-508.299mil,-395.711mil) on Top Layer And Pad U1-D4(-508.299mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C5(-488.614mil,-395.711mil) on Top Layer And Pad U1-C6(-468.929mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C5(-488.614mil,-395.711mil) on Top Layer And Pad U1-D5(-488.614mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C6(-468.929mil,-395.711mil) on Top Layer And Pad U1-C7(-449.244mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C6(-468.929mil,-395.711mil) on Top Layer And Pad U1-D6(-468.929mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C7(-449.244mil,-395.711mil) on Top Layer And Pad U1-C8(-429.559mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C7(-449.244mil,-395.711mil) on Top Layer And Pad U1-D7(-449.244mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C8(-429.559mil,-395.711mil) on Top Layer And Pad U1-C9(-409.874mil,-395.711mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C8(-429.559mil,-395.711mil) on Top Layer And Pad U1-D8(-429.559mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-C9(-409.874mil,-395.711mil) on Top Layer And Pad U1-D9(-409.874mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D1(-567.354mil,-415.396mil) on Top Layer And Pad U1-D2(-547.669mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D1(-567.354mil,-415.396mil) on Top Layer And Pad U1-E1(-567.354mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D2(-547.669mil,-415.396mil) on Top Layer And Pad U1-D3(-527.984mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D2(-547.669mil,-415.396mil) on Top Layer And Pad U1-E2(-547.669mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D3(-527.984mil,-415.396mil) on Top Layer And Pad U1-D4(-508.299mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D3(-527.984mil,-415.396mil) on Top Layer And Pad U1-E3(-527.984mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D4(-508.299mil,-415.396mil) on Top Layer And Pad U1-D5(-488.614mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D4(-508.299mil,-415.396mil) on Top Layer And Pad U1-E4(-508.299mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D5(-488.614mil,-415.396mil) on Top Layer And Pad U1-D6(-468.929mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D5(-488.614mil,-415.396mil) on Top Layer And Pad U1-E5(-488.614mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D6(-468.929mil,-415.396mil) on Top Layer And Pad U1-D7(-449.244mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D6(-468.929mil,-415.396mil) on Top Layer And Pad U1-E6(-468.929mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D7(-449.244mil,-415.396mil) on Top Layer And Pad U1-D8(-429.559mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D7(-449.244mil,-415.396mil) on Top Layer And Pad U1-E7(-449.244mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D8(-429.559mil,-415.396mil) on Top Layer And Pad U1-D9(-409.874mil,-415.396mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D8(-429.559mil,-415.396mil) on Top Layer And Pad U1-E8(-429.559mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-D9(-409.874mil,-415.396mil) on Top Layer And Pad U1-E9(-409.874mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E1(-567.354mil,-435.081mil) on Top Layer And Pad U1-E2(-547.669mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E1(-567.354mil,-435.081mil) on Top Layer And Pad U1-F1(-567.354mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E2(-547.669mil,-435.081mil) on Top Layer And Pad U1-E3(-527.984mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E2(-547.669mil,-435.081mil) on Top Layer And Pad U1-F2(-547.669mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E3(-527.984mil,-435.081mil) on Top Layer And Pad U1-E4(-508.299mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E3(-527.984mil,-435.081mil) on Top Layer And Pad U1-F3(-527.984mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E4(-508.299mil,-435.081mil) on Top Layer And Pad U1-E5(-488.614mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E4(-508.299mil,-435.081mil) on Top Layer And Pad U1-F4(-508.299mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E5(-488.614mil,-435.081mil) on Top Layer And Pad U1-E6(-468.929mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E5(-488.614mil,-435.081mil) on Top Layer And Pad U1-F5(-488.614mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E6(-468.929mil,-435.081mil) on Top Layer And Pad U1-E7(-449.244mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E6(-468.929mil,-435.081mil) on Top Layer And Pad U1-F6(-468.929mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E7(-449.244mil,-435.081mil) on Top Layer And Pad U1-E8(-429.559mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E7(-449.244mil,-435.081mil) on Top Layer And Pad U1-F7(-449.244mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E8(-429.559mil,-435.081mil) on Top Layer And Pad U1-E9(-409.874mil,-435.081mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E8(-429.559mil,-435.081mil) on Top Layer And Pad U1-F8(-429.559mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-E9(-409.874mil,-435.081mil) on Top Layer And Pad U1-F9(-409.874mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F1(-567.354mil,-454.766mil) on Top Layer And Pad U1-F2(-547.669mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F1(-567.354mil,-454.766mil) on Top Layer And Pad U1-G1(-567.354mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F2(-547.669mil,-454.766mil) on Top Layer And Pad U1-F3(-527.984mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F2(-547.669mil,-454.766mil) on Top Layer And Pad U1-G2(-547.669mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F3(-527.984mil,-454.766mil) on Top Layer And Pad U1-F4(-508.299mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F3(-527.984mil,-454.766mil) on Top Layer And Pad U1-G3(-527.984mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F4(-508.299mil,-454.766mil) on Top Layer And Pad U1-F5(-488.614mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F4(-508.299mil,-454.766mil) on Top Layer And Pad U1-G4(-508.299mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F5(-488.614mil,-454.766mil) on Top Layer And Pad U1-F6(-468.929mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F5(-488.614mil,-454.766mil) on Top Layer And Pad U1-G5(-488.614mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F6(-468.929mil,-454.766mil) on Top Layer And Pad U1-F7(-449.244mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F6(-468.929mil,-454.766mil) on Top Layer And Pad U1-G6(-468.929mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F7(-449.244mil,-454.766mil) on Top Layer And Pad U1-F8(-429.559mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F7(-449.244mil,-454.766mil) on Top Layer And Pad U1-G7(-449.244mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F8(-429.559mil,-454.766mil) on Top Layer And Pad U1-F9(-409.874mil,-454.766mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F8(-429.559mil,-454.766mil) on Top Layer And Pad U1-G8(-429.559mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-F9(-409.874mil,-454.766mil) on Top Layer And Pad U1-G9(-409.874mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G1(-567.354mil,-474.451mil) on Top Layer And Pad U1-G2(-547.669mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G1(-567.354mil,-474.451mil) on Top Layer And Pad U1-H1(-567.354mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G2(-547.669mil,-474.451mil) on Top Layer And Pad U1-G3(-527.984mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G2(-547.669mil,-474.451mil) on Top Layer And Pad U1-H2(-547.669mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G3(-527.984mil,-474.451mil) on Top Layer And Pad U1-G4(-508.299mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G3(-527.984mil,-474.451mil) on Top Layer And Pad U1-H3(-527.984mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G4(-508.299mil,-474.451mil) on Top Layer And Pad U1-G5(-488.614mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G4(-508.299mil,-474.451mil) on Top Layer And Pad U1-H4(-508.299mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G5(-488.614mil,-474.451mil) on Top Layer And Pad U1-G6(-468.929mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G5(-488.614mil,-474.451mil) on Top Layer And Pad U1-H5(-488.614mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G6(-468.929mil,-474.451mil) on Top Layer And Pad U1-G7(-449.244mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G6(-468.929mil,-474.451mil) on Top Layer And Pad U1-H6(-468.929mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G7(-449.244mil,-474.451mil) on Top Layer And Pad U1-G8(-429.559mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G7(-449.244mil,-474.451mil) on Top Layer And Pad U1-H7(-449.244mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G8(-429.559mil,-474.451mil) on Top Layer And Pad U1-G9(-409.874mil,-474.451mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G8(-429.559mil,-474.451mil) on Top Layer And Pad U1-H8(-429.559mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-G9(-409.874mil,-474.451mil) on Top Layer And Pad U1-H9(-409.874mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H1(-567.354mil,-494.136mil) on Top Layer And Pad U1-H2(-547.669mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H1(-567.354mil,-494.136mil) on Top Layer And Pad U1-J1(-567.354mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H2(-547.669mil,-494.136mil) on Top Layer And Pad U1-H3(-527.984mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H2(-547.669mil,-494.136mil) on Top Layer And Pad U1-J2(-547.669mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H3(-527.984mil,-494.136mil) on Top Layer And Pad U1-H4(-508.299mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H3(-527.984mil,-494.136mil) on Top Layer And Pad U1-J3(-527.984mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H4(-508.299mil,-494.136mil) on Top Layer And Pad U1-H5(-488.614mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H4(-508.299mil,-494.136mil) on Top Layer And Pad U1-J4(-508.299mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H5(-488.614mil,-494.136mil) on Top Layer And Pad U1-H6(-468.929mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H5(-488.614mil,-494.136mil) on Top Layer And Pad U1-J5(-488.614mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H6(-468.929mil,-494.136mil) on Top Layer And Pad U1-H7(-449.244mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H6(-468.929mil,-494.136mil) on Top Layer And Pad U1-J6(-468.929mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H7(-449.244mil,-494.136mil) on Top Layer And Pad U1-H8(-429.559mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H7(-449.244mil,-494.136mil) on Top Layer And Pad U1-J7(-449.244mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H8(-429.559mil,-494.136mil) on Top Layer And Pad U1-H9(-409.874mil,-494.136mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H8(-429.559mil,-494.136mil) on Top Layer And Pad U1-J8(-429.559mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-H9(-409.874mil,-494.136mil) on Top Layer And Pad U1-J9(-409.874mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-J1(-567.354mil,-513.821mil) on Top Layer And Pad U1-J2(-547.669mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-J2(-547.669mil,-513.821mil) on Top Layer And Pad U1-J3(-527.984mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-J3(-527.984mil,-513.821mil) on Top Layer And Pad U1-J4(-508.299mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-J4(-508.299mil,-513.821mil) on Top Layer And Pad U1-J5(-488.614mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-J5(-488.614mil,-513.821mil) on Top Layer And Pad U1-J6(-468.929mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-J6(-468.929mil,-513.821mil) on Top Layer And Pad U1-J7(-449.244mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-J7(-449.244mil,-513.821mil) on Top Layer And Pad U1-J8(-429.559mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U1-J8(-429.559mil,-513.821mil) on Top Layer And Pad U1-J9(-409.874mil,-513.821mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U2-1(-928.302mil,-73.759mil) on Top Layer And Pad U2-2(-890.9mil,-73.759mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.779mil < 10mil) Between Pad U2-2(-890.9mil,-73.759mil) on Top Layer And Pad U2-3(-853.499mil,-73.759mil) on Top Layer [Top Solder] Mask Sliver [9.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.862mil < 10mil) Between Pad U2-2(-890.9mil,-73.759mil) on Top Layer And Via (-893.701mil,-47.244mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U3-1(-928.302mil,139.39mil) on Top Layer And Pad U3-2(-890.9mil,139.39mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U3-2(-890.9mil,139.39mil) on Top Layer And Pad U3-3(-853.499mil,139.39mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-1(-631.089mil,-1096.49mil) on Top Layer And Pad U4-2(-611.404mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-10(-453.923mil,-1096.49mil) on Top Layer And Pad U4-11(-434.238mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-10(-453.923mil,-1096.49mil) on Top Layer And Pad U4-9(-473.608mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.337mil < 10mil) Between Pad U4-10(-453.923mil,-1096.49mil) on Top Layer And Via (-452.756mil,-1141.732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-11(-434.238mil,-1096.49mil) on Top Layer And Pad U4-12(-414.553mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.755mil < 10mil) Between Pad U4-11(-434.238mil,-1096.49mil) on Top Layer And Via (-413.386mil,-1137.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.755mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U4-11(-434.238mil,-1096.49mil) on Top Layer And Via (-452.756mil,-1141.732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-13(-350.821mil,-1032.758mil) on Top Layer And Pad U4-14(-350.821mil,-1013.073mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-14(-350.821mil,-1013.073mil) on Top Layer And Pad U4-15(-350.821mil,-993.388mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-15(-350.821mil,-993.388mil) on Top Layer And Pad U4-16(-350.821mil,-973.702mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-16(-350.821mil,-973.702mil) on Top Layer And Pad U4-17(-350.821mil,-954.018mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-17(-350.821mil,-954.018mil) on Top Layer And Pad U4-18(-350.821mil,-934.332mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-18(-350.821mil,-934.332mil) on Top Layer And Pad U4-19(-350.821mil,-914.647mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-19(-350.821mil,-914.647mil) on Top Layer And Pad U4-20(-350.821mil,-894.962mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-2(-611.404mil,-1096.49mil) on Top Layer And Pad U4-3(-591.718mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-20(-350.821mil,-894.962mil) on Top Layer And Pad U4-21(-350.821mil,-875.277mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-21(-350.821mil,-875.277mil) on Top Layer And Pad U4-22(-350.821mil,-855.592mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-22(-350.821mil,-855.592mil) on Top Layer And Pad U4-23(-350.821mil,-835.907mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.703mil < 10mil) Between Pad U4-22(-350.821mil,-855.592mil) on Top Layer And Via (-299.213mil,-854.331mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.703mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-23(-350.821mil,-835.907mil) on Top Layer And Pad U4-24(-350.821mil,-816.222mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.703mil < 10mil) Between Pad U4-24(-350.821mil,-816.222mil) on Top Layer And Via (-299.213mil,-814.961mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.703mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-25(-414.553mil,-752.49mil) on Top Layer And Pad U4-26(-434.238mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-26(-434.238mil,-752.49mil) on Top Layer And Pad U4-27(-453.923mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-27(-453.923mil,-752.49mil) on Top Layer And Pad U4-28(-473.608mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-28(-473.608mil,-752.49mil) on Top Layer And Pad U4-29(-493.293mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-29(-493.293mil,-752.49mil) on Top Layer And Pad U4-30(-512.978mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-3(-591.718mil,-1096.49mil) on Top Layer And Pad U4-4(-572.034mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-30(-512.978mil,-752.49mil) on Top Layer And Pad U4-31(-532.663mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-31(-532.663mil,-752.49mil) on Top Layer And Pad U4-32(-552.348mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-32(-552.348mil,-752.49mil) on Top Layer And Pad U4-33(-572.034mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-33(-572.034mil,-752.49mil) on Top Layer And Pad U4-34(-591.718mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-34(-591.718mil,-752.49mil) on Top Layer And Pad U4-35(-611.404mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.78mil < 10mil) Between Pad U4-34(-591.718mil,-752.49mil) on Top Layer And Via (-611.404mil,-784.49mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-35(-611.404mil,-752.49mil) on Top Layer And Pad U4-36(-631.089mil,-752.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.779mil < 10mil) Between Pad U4-36(-631.089mil,-752.49mil) on Top Layer And Via (-611.404mil,-784.49mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-37(-694.821mil,-816.222mil) on Top Layer And Pad U4-38(-694.821mil,-835.907mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-38(-694.821mil,-835.907mil) on Top Layer And Pad U4-39(-694.821mil,-855.592mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.397mil < 10mil) Between Pad U4-38(-694.821mil,-835.907mil) on Top Layer And Via (-673.03mil,-854.209mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.171mil < 10mil) Between Pad U4-38(-694.821mil,-835.907mil) on Top Layer And Via (-732.263mil,-856.556mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.171mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-39(-694.821mil,-855.592mil) on Top Layer And Pad U4-40(-694.821mil,-875.277mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-4(-572.034mil,-1096.49mil) on Top Layer And Pad U4-5(-552.348mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-40(-694.821mil,-875.277mil) on Top Layer And Pad U4-41(-694.821mil,-894.962mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.163mil < 10mil) Between Pad U4-40(-694.821mil,-875.277mil) on Top Layer And Via (-673.03mil,-854.209mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.163mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.311mil < 10mil) Between Pad U4-40(-694.821mil,-875.277mil) on Top Layer And Via (-732.263mil,-856.556mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.311mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-41(-694.821mil,-894.962mil) on Top Layer And Pad U4-42(-694.821mil,-914.647mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.494mil < 10mil) Between Pad U4-41(-694.821mil,-894.962mil) on Top Layer And Via (-652.864mil,-915.146mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-42(-694.821mil,-914.647mil) on Top Layer And Pad U4-43(-694.821mil,-934.332mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mil < 10mil) Between Pad U4-42(-694.821mil,-914.647mil) on Top Layer And Via (-652.864mil,-915.146mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-43(-694.821mil,-934.332mil) on Top Layer And Pad U4-44(-694.821mil,-954.018mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.648mil < 10mil) Between Pad U4-43(-694.821mil,-934.332mil) on Top Layer And Via (-652.864mil,-915.146mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-44(-694.821mil,-954.018mil) on Top Layer And Pad U4-45(-694.821mil,-973.702mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-45(-694.821mil,-973.702mil) on Top Layer And Pad U4-46(-694.821mil,-993.388mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-46(-694.821mil,-993.388mil) on Top Layer And Pad U4-47(-694.821mil,-1013.073mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-47(-694.821mil,-1013.073mil) on Top Layer And Pad U4-48(-694.821mil,-1032.758mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-5(-552.348mil,-1096.49mil) on Top Layer And Pad U4-6(-532.663mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-6(-532.663mil,-1096.49mil) on Top Layer And Pad U4-7(-512.978mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-7(-512.978mil,-1096.49mil) on Top Layer And Pad U4-8(-493.293mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad U4-8(-493.293mil,-1096.49mil) on Top Layer And Pad U4-9(-473.608mil,-1096.49mil) on Top Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.935mil < 10mil) Between Pad U4-9(-473.608mil,-1096.49mil) on Top Layer And Via (-452.756mil,-1141.732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.935mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.244mil < 10mil) Between Pad X2-1(-449.086mil,-174.097mil) on Top Layer And Via (-451.343mil,-138.309mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.063mil < 10mil) Between Pad X2-2(-535.701mil,-174.097mil) on Top Layer And Via (-498.173mil,-185.519mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Via (-291.339mil,-1374.016mil) from Top Layer to Bottom Layer And Via (-291.339mil,-1393.701mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.874mil] / [Bottom Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.656mil < 10mil) Between Via (-319.641mil,-1296.55mil) from Top Layer to Bottom Layer And Via (-319.641mil,-1320.017mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.656mil] / [Bottom Solder] Mask Sliver [7.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.09mil < 10mil) Between Via (-406.009mil,-1486.606mil) from Top Layer to Bottom Layer And Via (-428.909mil,-1486.71mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.09mil] / [Bottom Solder] Mask Sliver [7.09mil]
Rule Violations :256

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (2.298mil < 10mil) Between Arc (80.874mil,-1576.026mil) on Bottom Overlay And Pad Free-2(80.874mil,-1576.026mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [2.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.077mil < 10mil) Between Arc (-937.644mil,-980.635mil) on Bottom Overlay And Pad U5-6(-908.001mil,-1023.546mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C10-1(-503.884mil,-1059.805mil) on Bottom Layer And Track (-487.522mil,-1043.446mil)(-487.522mil,-1115.545mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.012mil < 10mil) Between Pad C10-1(-503.884mil,-1059.805mil) on Bottom Layer And Track (-520.258mil,-1043.446mil)(-487.522mil,-1043.446mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad C10-1(-503.884mil,-1059.805mil) on Bottom Layer And Track (-520.258mil,-1115.545mil)(-520.258mil,-1043.446mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.024mil < 10mil) Between Pad C1-1(-654.795mil,-1382.483mil) on Bottom Layer And Track (-633.266mil,-1404.025mil)(-633.266mil,-1360.931mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C1-1(-654.795mil,-1382.483mil) on Bottom Layer And Track (-728.869mil,-1360.931mil)(-633.266mil,-1360.931mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C1-1(-654.795mil,-1382.483mil) on Bottom Layer And Track (-728.869mil,-1404.025mil)(-633.266mil,-1404.025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C1-2(-707.315mil,-1382.483mil) on Bottom Layer And Track (-728.869mil,-1360.931mil)(-633.266mil,-1360.931mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C1-2(-707.315mil,-1382.483mil) on Bottom Layer And Track (-728.869mil,-1404.025mil)(-633.266mil,-1404.025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad C1-2(-707.315mil,-1382.483mil) on Bottom Layer And Track (-728.869mil,-1404.025mil)(-728.869mil,-1360.931mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.012mil < 10mil) Between Pad C12-1(-675.136mil,-993.387mil) on Bottom Layer And Track (-658.777mil,-1009.75mil)(-658.777mil,-977.014mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C12-1(-675.136mil,-993.387mil) on Bottom Layer And Track (-730.876mil,-1009.75mil)(-658.777mil,-1009.75mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad C12-1(-675.136mil,-993.387mil) on Bottom Layer And Track (-730.876mil,-977.014mil)(-658.777mil,-977.014mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C12-2(-714.506mil,-993.387mil) on Bottom Layer And Track (-730.876mil,-1009.75mil)(-658.777mil,-1009.75mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.023mil < 10mil) Between Pad C12-2(-714.506mil,-993.387mil) on Bottom Layer And Track (-730.876mil,-1009.75mil)(-730.876mil,-977.014mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad C12-2(-714.506mil,-993.387mil) on Bottom Layer And Track (-730.876mil,-977.014mil)(-658.777mil,-977.014mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.023mil < 10mil) Between Pad C13-2(-733.136mil,-929.49mil) on Bottom Layer And Track (-716.766mil,-945.864mil)(-716.766mil,-913.128mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C13-2(-733.136mil,-929.49mil) on Bottom Layer And Track (-788.865mil,-913.128mil)(-716.766mil,-913.128mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad C13-2(-733.136mil,-929.49mil) on Bottom Layer And Track (-788.865mil,-945.864mil)(-716.766mil,-945.864mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.023mil < 10mil) Between Pad C17-2(-733.136mil,-809.49mil) on Bottom Layer And Track (-716.766mil,-825.864mil)(-716.766mil,-793.128mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C17-2(-733.136mil,-809.49mil) on Bottom Layer And Track (-788.865mil,-793.128mil)(-716.766mil,-793.128mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad C17-2(-733.136mil,-809.49mil) on Bottom Layer And Track (-788.865mil,-825.864mil)(-716.766mil,-825.864mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.012mil < 10mil) Between Pad C18-1(-653.136mil,-809.49mil) on Bottom Layer And Track (-636.777mil,-825.852mil)(-636.777mil,-793.116mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C18-1(-653.136mil,-809.49mil) on Bottom Layer And Track (-708.876mil,-825.852mil)(-636.777mil,-825.852mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.023mil < 10mil) Between Pad C18-2(-692.506mil,-809.49mil) on Bottom Layer And Track (-708.876mil,-793.116mil)(-708.876mil,-825.852mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C18-2(-692.506mil,-809.49mil) on Bottom Layer And Track (-708.876mil,-825.852mil)(-636.777mil,-825.852mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.023mil < 10mil) Between Pad C19-2(-664.182mil,-1188.602mil) on Top Layer And Track (-647.812mil,-1204.964mil)(-647.812mil,-1172.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad C19-2(-664.182mil,-1188.602mil) on Top Layer And Track (-719.911mil,-1172.228mil)(-647.812mil,-1172.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C19-2(-664.182mil,-1188.602mil) on Top Layer And Track (-719.911mil,-1204.964mil)(-647.812mil,-1204.964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.012mil < 10mil) Between Pad C20-1(-579.182mil,-1188.602mil) on Top Layer And Track (-562.823mil,-1172.239mil)(-562.823mil,-1204.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C20-1(-579.182mil,-1188.602mil) on Top Layer And Track (-634.923mil,-1172.24mil)(-562.823mil,-1172.239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad C20-1(-579.182mil,-1188.602mil) on Top Layer And Track (-634.923mil,-1204.975mil)(-562.823mil,-1204.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C20-2(-618.552mil,-1188.602mil) on Top Layer And Track (-634.923mil,-1172.24mil)(-562.823mil,-1172.239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad C20-2(-618.552mil,-1188.602mil) on Top Layer And Track (-634.923mil,-1204.975mil)(-562.823mil,-1204.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.026mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.023mil < 10mil) Between Pad C20-2(-618.552mil,-1188.602mil) on Top Layer And Track (-634.923mil,-1204.975mil)(-634.923mil,-1172.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C22-1(-793.926mil,-11.594mil) on Bottom Layer And Track (-772.374mil,-33.123mil)(-772.374mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.024mil < 10mil) Between Pad C22-1(-793.926mil,-11.594mil) on Bottom Layer And Track (-815.468mil,-33.123mil)(-772.374mil,-33.123mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C22-1(-793.926mil,-11.594mil) on Bottom Layer And Track (-815.468mil,-33.123mil)(-815.468mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C22-2(-793.926mil,40.926mil) on Bottom Layer And Track (-772.374mil,-33.123mil)(-772.374mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C22-2(-793.926mil,40.926mil) on Bottom Layer And Track (-815.468mil,-33.123mil)(-815.468mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad C22-2(-793.926mil,40.926mil) on Bottom Layer And Track (-815.468mil,62.48mil)(-772.374mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C24-1(-523.481mil,-186.971mil) on Bottom Layer And Track (-501.939mil,-261.045mil)(-501.939mil,-165.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.024mil < 10mil) Between Pad C24-1(-523.481mil,-186.971mil) on Bottom Layer And Track (-545.033mil,-165.442mil)(-501.939mil,-165.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C24-1(-523.481mil,-186.971mil) on Bottom Layer And Track (-545.033mil,-261.045mil)(-545.033mil,-165.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C24-2(-523.481mil,-239.491mil) on Bottom Layer And Track (-501.939mil,-261.045mil)(-501.939mil,-165.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C24-2(-523.481mil,-239.491mil) on Bottom Layer And Track (-545.033mil,-261.045mil)(-545.033mil,-165.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C25-1(-451.291mil,-186.971mil) on Bottom Layer And Track (-429.749mil,-261.045mil)(-429.749mil,-165.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.024mil < 10mil) Between Pad C25-1(-451.291mil,-186.971mil) on Bottom Layer And Track (-472.843mil,-165.442mil)(-429.749mil,-165.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C25-1(-451.291mil,-186.971mil) on Bottom Layer And Track (-472.843mil,-261.045mil)(-472.843mil,-165.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C25-2(-451.291mil,-239.491mil) on Bottom Layer And Track (-429.749mil,-261.045mil)(-429.749mil,-165.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad C25-2(-451.291mil,-239.491mil) on Bottom Layer And Track (-472.843mil,-261.045mil)(-429.749mil,-261.045mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C25-2(-451.291mil,-239.491mil) on Bottom Layer And Track (-472.843mil,-261.045mil)(-472.843mil,-165.442mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C3-2(-738.138mil,40.926mil) on Bottom Layer And Track (-716.586mil,-33.123mil)(-716.586mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C3-2(-738.138mil,40.926mil) on Bottom Layer And Track (-759.681mil,-33.123mil)(-759.681mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad C3-2(-738.138mil,40.926mil) on Bottom Layer And Track (-759.681mil,62.48mil)(-716.586mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C4-2(-683.099mil,40.926mil) on Bottom Layer And Track (-661.547mil,-33.123mil)(-661.547mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C4-2(-683.099mil,40.926mil) on Bottom Layer And Track (-704.641mil,-33.123mil)(-704.641mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad C4-2(-683.099mil,40.926mil) on Bottom Layer And Track (-704.641mil,62.48mil)(-661.547mil,62.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Pad C8-1(-738.138mil,206.044mil) on Bottom Layer And Track (-716.586mil,184.515mil)(-716.586mil,280.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.024mil < 10mil) Between Pad C8-1(-738.138mil,206.044mil) on Bottom Layer And Track (-759.681mil,184.515mil)(-716.586mil,184.515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.038mil < 10mil) Between Pad C8-1(-738.138mil,206.044mil) on Bottom Layer And Track (-759.681mil,280.118mil)(-759.681mil,184.515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.023mil < 10mil) Between Pad C9-2(-851.413mil,279.624mil) on Top Layer And Track (-835.043mil,263.262mil)(-835.043mil,295.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad C9-2(-851.413mil,279.624mil) on Top Layer And Track (-907.142mil,263.262mil)(-835.043mil,263.262mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad C9-2(-851.413mil,279.624mil) on Top Layer And Track (-907.142mil,295.998mil)(-835.043mil,295.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.559mil < 10mil) Between Pad D1-1(-315.937mil,-1383.42mil) on Top Layer And Track (-335.835mil,-1406.42mil)(-335.835mil,-1359.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.782mil < 10mil) Between Pad D1-1(-315.937mil,-1383.42mil) on Top Layer And Track (-382.835mil,-1359.42mil)(-335.835mil,-1359.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.091mil < 10mil) Between Pad D1-1(-315.937mil,-1383.42mil) on Top Layer And Track (-382.835mil,-1406.42mil)(-335.835mil,-1406.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.503mil < 10mil) Between Pad D1-2(-403.732mil,-1383.42mil) on Top Layer And Track (-382.835mil,-1359.42mil)(-335.835mil,-1359.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.859mil < 10mil) Between Pad D1-2(-403.732mil,-1383.42mil) on Top Layer And Track (-382.835mil,-1406.42mil)(-335.835mil,-1406.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.559mil < 10mil) Between Pad D1-2(-403.732mil,-1383.42mil) on Top Layer And Track (-382.835mil,-1406.42mil)(-382.835mil,-1359.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.701mil < 10mil) Between Pad D1-2(-403.732mil,-1383.42mil) on Top Layer And Track (-428.835mil,-1405.42mil)(-428.835mil,-1362.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.091mil < 10mil) Between Pad D2-1(-724.953mil,-1382.483mil) on Top Layer And Track (-705.055mil,-1359.483mil)(-658.055mil,-1359.483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.782mil < 10mil) Between Pad D2-1(-724.953mil,-1382.483mil) on Top Layer And Track (-705.055mil,-1406.483mil)(-658.055mil,-1406.483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.559mil < 10mil) Between Pad D2-1(-724.953mil,-1382.483mil) on Top Layer And Track (-705.055mil,-1406.483mil)(-705.055mil,-1359.483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.701mil < 10mil) Between Pad D2-2(-637.157mil,-1382.483mil) on Top Layer And Track (-612.055mil,-1403.483mil)(-612.055mil,-1360.483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.559mil < 10mil) Between Pad D2-2(-637.157mil,-1382.483mil) on Top Layer And Track (-658.055mil,-1406.483mil)(-658.055mil,-1359.483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.859mil < 10mil) Between Pad D2-2(-637.157mil,-1382.483mil) on Top Layer And Track (-705.055mil,-1359.483mil)(-658.055mil,-1359.483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.503mil < 10mil) Between Pad D2-2(-637.157mil,-1382.483mil) on Top Layer And Track (-705.055mil,-1406.483mil)(-658.055mil,-1406.483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.047mil < 10mil) Between Pad D3-K(-903.045mil,-1119.286mil) on Top Layer And Track (-880.029mil,-1120.286mil)(-870.029mil,-1110.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.047mil < 10mil) Between Pad D3-K(-903.045mil,-1119.286mil) on Top Layer And Track (-880.029mil,-1120.286mil)(-870.029mil,-1130.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.047mil < 10mil) Between Pad D3-K(-903.045mil,-1119.286mil) on Top Layer And Track (-880.029mil,-1131.286mil)(-880.029mil,-1108.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.047mil < 10mil) Between Pad D3-K(-903.045mil,-1119.286mil) on Top Layer And Track (-880.029mil,-1131.286mil)(-880.029mil,-1120.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.473mil < 10mil) Between Pad D3-K(-903.045mil,-1119.286mil) on Top Layer And Track (-928.404mil,-1090.876mil)(-819.655mil,-1090.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad D3-K(-903.045mil,-1119.286mil) on Top Layer And Track (-928.404mil,-1090.876mil)(-928.404mil,-1147.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad D3-K(-903.045mil,-1119.286mil) on Top Layer And Track (-928.404mil,-1147.286mil)(-819.655mil,-1147.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad D4-K(-345mil,-1307.087mil) on Top Layer And Track (-319.641mil,-1335.496mil)(-319.641mil,-1279.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.047mil < 10mil) Between Pad D4-K(-345mil,-1307.087mil) on Top Layer And Track (-368.016mil,-1306.087mil)(-368.016mil,-1295.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.047mil < 10mil) Between Pad D4-K(-345mil,-1307.087mil) on Top Layer And Track (-368.016mil,-1318.087mil)(-368.016mil,-1295.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.047mil < 10mil) Between Pad D4-K(-345mil,-1307.087mil) on Top Layer And Track (-378.016mil,-1296.087mil)(-368.016mil,-1306.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.047mil < 10mil) Between Pad D4-K(-345mil,-1307.087mil) on Top Layer And Track (-378.016mil,-1316.087mil)(-368.016mil,-1306.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad D4-K(-345mil,-1307.087mil) on Top Layer And Track (-428.39mil,-1279.087mil)(-319.641mil,-1279.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.473mil < 10mil) Between Pad D4-K(-345mil,-1307.087mil) on Top Layer And Track (-428.39mil,-1335.496mil)(-319.641mil,-1335.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad J1-A1(-637.764mil,-1448.968mil) on Top Layer And Track (-629.89mil,-1489.923mil)(-629.89mil,-1483.658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad J1-A12(-385.796mil,-1448.968mil) on Top Layer And Track (-393.791mil,-1489.899mil)(-393.791mil,-1483.659mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad J1-A8(-462.58mil,-1448.93mil) on Top Layer And Track (-462.689mil,-1504.101mil)(-462.689mil,-1483.62mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.612mil < 10mil) Between Pad J4-11(-564.734mil,207.973mil) on Multi-Layer And Track (-549.805mil,235.771mil)(-549.805mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.612mil < 10mil) Between Pad J4-11(-564.734mil,207.973mil) on Multi-Layer And Track (-582.573mil,235.771mil)(-549.805mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.612mil < 10mil) Between Pad J4-11(-564.734mil,207.973mil) on Multi-Layer And Track (-582.573mil,235.771mil)(-582.573mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.733mil < 10mil) Between Pad J4-12(-464.733mil,207.973mil) on Multi-Layer And Track (-449.047mil,235.771mil)(-449.047mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.604mil < 10mil) Between Pad J4-12(-464.733mil,207.973mil) on Multi-Layer And Track (-481.815mil,235.771mil)(-449.047mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.604mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.604mil < 10mil) Between Pad J4-13(-364.733mil,207.973mil) on Multi-Layer And Track (-380.939mil,235.771mil)(-348.171mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.604mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.988mil < 10mil) Between Pad J4-13(-364.733mil,207.973mil) on Multi-Layer And Track (-380.939mil,235.771mil)(-380.939mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.604mil < 10mil) Between Pad J4-14(-264.733mil,207.973mil) on Multi-Layer And Track (-280.063mil,235.771mil)(-247.295mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.604mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.558mil < 10mil) Between Pad J4-14(-264.733mil,207.973mil) on Multi-Layer And Track (-280.063mil,307.825mil)(-280.063mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.604mil < 10mil) Between Pad J4-15(-164.733mil,207.973mil) on Multi-Layer And Track (-179.187mil,235.771mil)(-146.419mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.604mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.137mil < 10mil) Between Pad J4-15(-164.733mil,207.973mil) on Multi-Layer And Track (-179.187mil,235.771mil)(-179.187mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.137mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad Q1-3(-868.791mil,-1187.142mil) on Top Layer And Track (-925.878mil,-1222.575mil)(-811.705mil,-1222.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.022mil < 10mil) Between Pad R1-1(-469.356mil,-1515.396mil) on Bottom Layer And Track (-445.113mil,-1537.858mil)(-445.113mil,-1438.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.013mil < 10mil) Between Pad R1-1(-469.356mil,-1515.396mil) on Bottom Layer And Track (-493.592mil,-1537.858mil)(-445.113mil,-1537.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.016mil < 10mil) Between Pad R1-1(-469.356mil,-1515.396mil) on Bottom Layer And Track (-493.592mil,-1537.858mil)(-493.592mil,-1438.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad R11-1(-537.821mil,-784.175mil) on Bottom Layer And Track (-521.447mil,-728.435mil)(-521.447mil,-800.534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.012mil < 10mil) Between Pad R11-1(-537.821mil,-784.175mil) on Bottom Layer And Track (-554.183mil,-800.534mil)(-521.447mil,-800.534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad R11-1(-537.821mil,-784.175mil) on Bottom Layer And Track (-554.183mil,-800.534mil)(-554.183mil,-728.435mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.027mil < 10mil) Between Pad R11-2(-537.821mil,-744.805mil) on Bottom Layer And Track (-521.447mil,-728.435mil)(-521.447mil,-800.534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.023mil < 10mil) Between Pad R11-2(-537.821mil,-744.805mil) on Bottom Layer And Track (-554.183mil,-728.435mil)(-521.447mil,-728.435mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad R11-2(-537.821mil,-744.805mil) on Bottom Layer And Track (-554.183mil,-800.534mil)(-554.183mil,-728.435mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.022mil < 10mil) Between Pad R1-2(-469.356mil,-1460.672mil) on Bottom Layer And Track (-445.113mil,-1537.858mil)(-445.113mil,-1438.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.009mil < 10mil) Between Pad R1-2(-469.356mil,-1460.672mil) on Bottom Layer And Track (-493.592mil,-1438.213mil)(-445.113mil,-1438.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.009mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.016mil < 10mil) Between Pad R1-2(-469.356mil,-1460.672mil) on Bottom Layer And Track (-493.592mil,-1537.858mil)(-493.592mil,-1438.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R14-1(-358.331mil,-1306.087mil) on Bottom Layer And Track (-341.977mil,-1322.452mil)(-341.977mil,-1289.684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R14-1(-358.331mil,-1306.087mil) on Bottom Layer And Track (-414.032mil,-1289.683mil)(-341.977mil,-1289.684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R14-1(-358.331mil,-1306.087mil) on Bottom Layer And Track (-414.032mil,-1322.451mil)(-341.977mil,-1322.452mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R14-2(-397.701mil,-1306.087mil) on Bottom Layer And Track (-414.032mil,-1289.683mil)(-341.977mil,-1289.684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R14-2(-397.701mil,-1306.087mil) on Bottom Layer And Track (-414.032mil,-1289.683mil)(-414.032mil,-1322.451mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R14-2(-397.701mil,-1306.087mil) on Bottom Layer And Track (-414.032mil,-1322.451mil)(-341.977mil,-1322.452mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R15-2(-896.588mil,-1117.75mil) on Bottom Layer And Track (-912.919mil,-1101.347mil)(-840.865mil,-1101.347mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R15-2(-896.588mil,-1117.75mil) on Bottom Layer And Track (-912.919mil,-1134.115mil)(-840.865mil,-1134.115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R15-2(-896.588mil,-1117.75mil) on Bottom Layer And Track (-912.919mil,-1134.115mil)(-912.919mil,-1101.347mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R18-2(-283.465mil,-1039.37mil) on Top Layer And Track (-299.796mil,-1023.005mil)(-227.741mil,-1023.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R18-2(-283.465mil,-1039.37mil) on Top Layer And Track (-299.796mil,-1055.773mil)(-227.741mil,-1055.773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R18-2(-283.465mil,-1039.37mil) on Top Layer And Track (-299.796mil,-1055.773mil)(-299.796mil,-1023.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R19-1(-244.095mil,-1000mil) on Top Layer And Track (-227.741mil,-1016.403mil)(-227.741mil,-983.635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R19-1(-244.095mil,-1000mil) on Top Layer And Track (-299.796mil,-1016.403mil)(-227.741mil,-1016.403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R19-1(-244.095mil,-1000mil) on Top Layer And Track (-299.796mil,-983.635mil)(-227.741mil,-983.635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R19-2(-283.465mil,-1000mil) on Top Layer And Track (-299.796mil,-1016.403mil)(-227.741mil,-1016.403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R19-2(-283.465mil,-1000mil) on Top Layer And Track (-299.796mil,-1016.403mil)(-299.796mil,-983.635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R19-2(-283.465mil,-1000mil) on Top Layer And Track (-299.796mil,-983.635mil)(-227.741mil,-983.635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R20-1(-244.095mil,-960.63mil) on Top Layer And Track (-227.741mil,-977.033mil)(-227.741mil,-944.265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R20-1(-244.095mil,-960.63mil) on Top Layer And Track (-299.796mil,-944.265mil)(-227.741mil,-944.265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R20-1(-244.095mil,-960.63mil) on Top Layer And Track (-299.796mil,-977.033mil)(-227.741mil,-977.033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R20-2(-283.465mil,-960.63mil) on Top Layer And Track (-299.796mil,-944.265mil)(-227.741mil,-944.265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R20-2(-283.465mil,-960.63mil) on Top Layer And Track (-299.796mil,-977.033mil)(-227.741mil,-977.033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R20-2(-283.465mil,-960.63mil) on Top Layer And Track (-299.796mil,-977.033mil)(-299.796mil,-944.265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.022mil < 10mil) Between Pad R2-2(-579.356mil,-1460.672mil) on Bottom Layer And Track (-555.112mil,-1537.858mil)(-555.112mil,-1438.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.009mil < 10mil) Between Pad R2-2(-579.356mil,-1460.672mil) on Bottom Layer And Track (-603.592mil,-1438.213mil)(-555.112mil,-1438.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.009mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.016mil < 10mil) Between Pad R2-2(-579.356mil,-1460.672mil) on Bottom Layer And Track (-603.592mil,-1537.858mil)(-603.592mil,-1438.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R23-1(-362.212mil,-42.381mil) on Bottom Layer And Track (-345.848mil,-98.082mil)(-345.848mil,-26.028mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R23-1(-362.212mil,-42.381mil) on Bottom Layer And Track (-378.616mil,-26.028mil)(-345.848mil,-26.028mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R23-1(-362.212mil,-42.381mil) on Bottom Layer And Track (-378.616mil,-98.082mil)(-378.616mil,-26.028mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R24-1(-267.515mil,-42.381mil) on Bottom Layer And Track (-251.15mil,-98.082mil)(-251.15mil,-26.028mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R24-1(-267.515mil,-42.381mil) on Bottom Layer And Track (-283.918mil,-26.028mil)(-251.15mil,-26.028mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R24-1(-267.515mil,-42.381mil) on Bottom Layer And Track (-283.918mil,-98.082mil)(-283.918mil,-26.028mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R24-2(-267.515mil,-81.751mil) on Bottom Layer And Track (-251.15mil,-98.082mil)(-251.15mil,-26.028mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R24-2(-267.515mil,-81.751mil) on Bottom Layer And Track (-283.918mil,-98.082mil)(-251.15mil,-98.082mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R24-2(-267.515mil,-81.751mil) on Bottom Layer And Track (-283.918mil,-98.082mil)(-283.918mil,-26.028mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R26-1(-566.208mil,252.124mil) on Bottom Layer And Track (-549.805mil,235.771mil)(-549.805mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R26-1(-566.208mil,252.124mil) on Bottom Layer And Track (-582.573mil,235.771mil)(-549.805mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R26-1(-566.208mil,252.124mil) on Bottom Layer And Track (-582.573mil,235.771mil)(-582.573mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R26-2(-566.208mil,291.494mil) on Bottom Layer And Track (-549.805mil,235.771mil)(-549.805mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R26-2(-566.208mil,291.494mil) on Bottom Layer And Track (-582.573mil,235.771mil)(-582.573mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R26-2(-566.208mil,291.494mil) on Bottom Layer And Track (-582.573mil,307.825mil)(-549.805mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R27-1(-465.45mil,252.124mil) on Bottom Layer And Track (-449.047mil,235.771mil)(-449.047mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R27-1(-465.45mil,252.124mil) on Bottom Layer And Track (-481.815mil,235.771mil)(-449.047mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R27-1(-465.45mil,252.124mil) on Bottom Layer And Track (-481.815mil,307.825mil)(-481.815mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R27-2(-465.45mil,291.494mil) on Bottom Layer And Track (-449.047mil,235.771mil)(-449.047mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R27-2(-465.45mil,291.494mil) on Bottom Layer And Track (-481.815mil,307.825mil)(-449.047mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R27-2(-465.45mil,291.494mil) on Bottom Layer And Track (-481.815mil,307.825mil)(-481.815mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R28-1(-364.574mil,252.124mil) on Bottom Layer And Track (-348.171mil,235.771mil)(-348.171mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R28-1(-364.574mil,252.124mil) on Bottom Layer And Track (-380.939mil,235.771mil)(-348.171mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R28-1(-364.574mil,252.124mil) on Bottom Layer And Track (-380.939mil,235.771mil)(-380.939mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R28-2(-364.574mil,291.494mil) on Bottom Layer And Track (-348.171mil,235.771mil)(-348.171mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R28-2(-364.574mil,291.494mil) on Bottom Layer And Track (-380.939mil,235.771mil)(-380.939mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R28-2(-364.574mil,291.494mil) on Bottom Layer And Track (-380.939mil,307.825mil)(-348.171mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R29-1(-263.698mil,252.124mil) on Bottom Layer And Track (-247.295mil,307.825mil)(-247.295mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R29-1(-263.698mil,252.124mil) on Bottom Layer And Track (-280.063mil,235.771mil)(-247.295mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R29-1(-263.698mil,252.124mil) on Bottom Layer And Track (-280.063mil,307.825mil)(-280.063mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R29-2(-263.698mil,291.494mil) on Bottom Layer And Track (-247.295mil,307.825mil)(-247.295mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R29-2(-263.698mil,291.494mil) on Bottom Layer And Track (-280.063mil,307.825mil)(-247.295mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R29-2(-263.698mil,291.494mil) on Bottom Layer And Track (-280.063mil,307.825mil)(-280.063mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R30-1(-162.822mil,252.124mil) on Bottom Layer And Track (-146.419mil,235.771mil)(-146.419mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R30-1(-162.822mil,252.124mil) on Bottom Layer And Track (-179.187mil,235.771mil)(-146.419mil,235.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R30-1(-162.822mil,252.124mil) on Bottom Layer And Track (-179.187mil,235.771mil)(-179.187mil,307.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R3-1(-851.441mil,74.075mil) on Bottom Layer And Track (-835.087mil,57.711mil)(-835.087mil,90.479mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R3-1(-851.441mil,74.075mil) on Bottom Layer And Track (-907.142mil,57.711mil)(-835.087mil,57.711mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R3-1(-851.441mil,74.075mil) on Bottom Layer And Track (-907.142mil,90.479mil)(-835.087mil,90.479mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R3-2(-890.811mil,74.075mil) on Bottom Layer And Track (-907.142mil,57.711mil)(-835.087mil,57.711mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.017mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R3-2(-890.811mil,74.075mil) on Bottom Layer And Track (-907.142mil,57.711mil)(-907.142mil,90.479mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R3-2(-890.811mil,74.075mil) on Bottom Layer And Track (-907.142mil,90.479mil)(-835.087mil,90.479mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R5-2(-890.811mil,279.627mil) on Bottom Layer And Track (-907.142mil,263.262mil)(-835.088mil,263.262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R5-2(-890.811mil,279.627mil) on Bottom Layer And Track (-907.142mil,263.262mil)(-907.142mil,296.03mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R5-2(-890.811mil,279.627mil) on Bottom Layer And Track (-907.142mil,296.03mil)(-835.088mil,296.03mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R6-1(-929.91mil,279.627mil) on Bottom Layer And Track (-913.557mil,263.262mil)(-913.557mil,296.03mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R6-1(-929.91mil,279.627mil) on Bottom Layer And Track (-985.611mil,263.262mil)(-913.557mil,263.262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R6-1(-929.91mil,279.627mil) on Bottom Layer And Track (-985.611mil,296.03mil)(-913.557mil,296.03mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R6-2(-969.28mil,279.627mil) on Bottom Layer And Track (-985.611mil,263.262mil)(-913.557mil,263.262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R6-2(-969.28mil,279.627mil) on Bottom Layer And Track (-985.611mil,263.262mil)(-985.611mil,296.03mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R6-2(-969.28mil,279.627mil) on Bottom Layer And Track (-985.611mil,296.03mil)(-913.557mil,296.03mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R7-1(-462.821mil,-1099.175mil) on Bottom Layer And Track (-446.418mil,-1115.528mil)(-446.418mil,-1043.474mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad R7-1(-462.821mil,-1099.175mil) on Bottom Layer And Track (-479.186mil,-1115.528mil)(-446.418mil,-1115.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R7-1(-462.821mil,-1099.175mil) on Bottom Layer And Track (-479.186mil,-1115.528mil)(-479.186mil,-1043.474mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R7-2(-462.821mil,-1059.805mil) on Bottom Layer And Track (-446.418mil,-1115.528mil)(-446.418mil,-1043.474mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R7-2(-462.821mil,-1059.805mil) on Bottom Layer And Track (-479.186mil,-1043.474mil)(-446.418mil,-1043.474mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R7-2(-462.821mil,-1059.805mil) on Bottom Layer And Track (-479.186mil,-1115.528mil)(-479.186mil,-1043.474mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.984mil < 10mil) Between Pad R9-2(-733.136mil,-889.49mil) on Bottom Layer And Track (-716.805mil,-905.893mil)(-716.805mil,-873.125mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R9-2(-733.136mil,-889.49mil) on Bottom Layer And Track (-788.859mil,-873.125mil)(-716.805mil,-873.125mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.056mil < 10mil) Between Pad R9-2(-733.136mil,-889.49mil) on Bottom Layer And Track (-788.859mil,-905.893mil)(-716.805mil,-905.893mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad X1-1(-683.237mil,-1315.098mil) on Top Layer And Track (-718.67mil,-1346.594mil)(-561.19mil,-1346.593mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad X1-1(-683.237mil,-1315.098mil) on Top Layer And Track (-718.67mil,-1346.594mil)(-718.67mil,-1220.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad X1-2(-596.623mil,-1315.098mil) on Top Layer And Track (-561.19mil,-1346.593mil)(-561.19mil,-1220.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad X1-2(-596.623mil,-1315.098mil) on Top Layer And Track (-718.67mil,-1346.594mil)(-561.19mil,-1346.593mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad X1-3(-596.624mil,-1252.105mil) on Top Layer And Track (-561.19mil,-1346.593mil)(-561.19mil,-1220.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad X1-3(-596.624mil,-1252.105mil) on Top Layer And Track (-718.67mil,-1220.61mil)(-561.19mil,-1220.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad X1-4(-683.237mil,-1252.106mil) on Top Layer And Track (-718.67mil,-1220.61mil)(-561.19mil,-1220.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad X1-4(-683.237mil,-1252.106mil) on Top Layer And Track (-718.67mil,-1346.594mil)(-718.67mil,-1220.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
Rule Violations :215

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (-162.803mil,307.825mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-267.534mil,-98.082mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-271.654mil,-834.646mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-291.339mil,-1374.016mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-291.339mil,-1393.701mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-319.641mil,-1320.017mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-362.232mil,-98.082mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-377.388mil,-173.368mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-429.134mil,-1173.228mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-429.134mil,-1552.635mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-429.134mil,-1625.984mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-439.401mil,-366.184mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-451.343mil,-138.309mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-464.23mil,-98.082mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-468.504mil,-1625.984mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-488.614mil,-435.081mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-507.874mil,-1552.635mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-547.244mil,-1552.635mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-547.244mil,-1625.984mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-586.614mil,-1657.48mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-645.669mil,-996.063mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-738.133mil,184.515mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-793.921mil,184.515mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-801.099mil,-902.944mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-865.919mil,-151.473mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-892.903mil,-99.325mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-893.701mil,-47.244mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-957.679mil,72.539mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-984.247mil,228.891mil) from Top Layer to Bottom Layer 
Rule Violations :29

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01