Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Fri Dec 06 12:57:19 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.14\ispfpga\bin\nt64\scuba.exe -w -n fifo_dc_32in_1out -lang verilog -synth lse -bus_exp 7 -bb -arch sa5p00 -type ebfifo -depth 4 -width 32 -rwidth 1 -reset_rel SYNC -pe -1 -pf -1 
    Circuit name     : fifo_dc_32in_1out
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[31:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[0:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : fifo_dc_32in_1out.edn
    Verilog output   : fifo_dc_32in_1out.v
    Verilog template : fifo_dc_32in_1out_tmpl.v
    Verilog testbench: tb_fifo_dc_32in_1out_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifo_dc_32in_1out.srp
    Estimated Resource Usage:
            LUT : 62
            EBR : 1
            Reg : 57

END   SCUBA Module Synthesis

File: fifo_dc_32in_1out.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


