prga.\_context.rtlgen.verilog module
====================================

.. automodule:: prga._context.rtlgen.verilog
    :members:
    :undoc-members:
    :show-inheritance:
