

================================================================
== Vivado HLS Report for 'get_last_centroids_L'
================================================================
* Date:           Wed Mar 18 11:34:29 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.727 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8| 0.400 us | 0.400 us |    8|    8|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_last_centroids_label9  |        6|        6|         2|          1|          1|     6|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%selected_line_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %selected_line)"   --->   Operation 5 'read' 'selected_line_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%seg_index_start_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %seg_index_start)"   --->   Operation 6 'read' 'seg_index_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%size_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %size)"   --->   Operation 7 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = trunc i4 %size_read to i3"   --->   Operation 8 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size_cast_i = zext i3 %empty to i5"   --->   Operation 9 'zext' 'size_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i4 %seg_index_start_read to i5" [./wd_stage_2.h:168]   --->   Operation 10 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%seg_index_end = add i5 %zext_ln168, %size_cast_i" [./wd_stage_2.h:168]   --->   Operation 11 'add' 'seg_index_end' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln172_cast_cast = zext i3 %selected_line_read to i10"   --->   Operation 12 'zext' 'zext_ln172_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.72>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i3 [ 0, %entry ], [ %i, %get_last_centroids_label9_end ]"   --->   Operation 14 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln169 = icmp eq i3 %i_0_i_i_i, -2" [./wd_stage_2.h:169]   --->   Operation 15 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.65ns)   --->   "%i = add i3 %i_0_i_i_i, 1" [./wd_stage_2.h:169]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %get_last_centroids_L.exit, label %get_last_centroids_label9_begin" [./wd_stage_2.h:169]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %i_0_i_i_i to i5" [./wd_stage_2.h:169]   --->   Operation 19 'zext' 'zext_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%p_i = add i5 %zext_ln168, %zext_ln169" [./wd_stage_2.h:170]   --->   Operation 20 'add' 'p_i' <Predicate = (!icmp_ln169)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln171 = icmp ult i5 %p_i, %seg_index_end" [./wd_stage_2.h:171]   --->   Operation 21 'icmp' 'icmp_ln171' <Predicate = (!icmp_ln169)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %1, label %get_last_centroids_label9_end" [./wd_stage_2.h:171]   --->   Operation 22 'br' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %p_i, i3 0)" [./wd_stage_2.h:172]   --->   Operation 23 'bitconcatenate' 'shl_ln_i' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i8 %shl_ln_i to i9" [./wd_stage_2.h:172]   --->   Operation 24 'zext' 'zext_ln172' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln172_1_i = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %p_i, i1 false)" [./wd_stage_2.h:172]   --->   Operation 25 'bitconcatenate' 'shl_ln172_1_i' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i6 %shl_ln172_1_i to i9" [./wd_stage_2.h:172]   --->   Operation 26 'zext' 'zext_ln172_1' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%sub_ln172 = sub i9 %zext_ln172, %zext_ln172_1" [./wd_stage_2.h:172]   --->   Operation 27 'sub' 'sub_ln172' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln172 = sext i9 %sub_ln172 to i10" [./wd_stage_2.h:172]   --->   Operation 28 'sext' 'sext_ln172' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln172 = add i10 %zext_ln172_cast_cast, %sext_ln172" [./wd_stage_2.h:172]   --->   Operation 29 'add' 'add_ln172' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln172_1 = sext i10 %add_ln172 to i32" [./wd_stage_2.h:172]   --->   Operation 30 'sext' 'sext_ln172_1' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln172_2 = zext i32 %sext_ln172_1 to i64" [./wd_stage_2.h:172]   --->   Operation 31 'zext' 'zext_ln172_2' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%centroids_addr = getelementptr [72 x i48]* %centroids, i64 0, i64 %zext_ln172_2" [./wd_stage_2.h:172]   --->   Operation 32 'getelementptr' 'centroids_addr' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%centroids_load = load i48* %centroids_addr, align 8" [./wd_stage_2.h:172]   --->   Operation 33 'load' 'centroids_load' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str21) nounwind" [./wd_stage_2.h:169]   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str21)" [./wd_stage_2.h:169]   --->   Operation 35 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:170]   --->   Operation 36 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%centroids_load = load i48* %centroids_addr, align 8" [./wd_stage_2.h:172]   --->   Operation 37 'load' 'centroids_load' <Predicate = (icmp_ln171)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 4> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln172_3 = zext i3 %i_0_i_i_i to i64" [./wd_stage_2.h:172]   --->   Operation 38 'zext' 'zext_ln172_3' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%last_c_2_addr = getelementptr [4 x i48]* %last_c_2, i64 0, i64 %zext_ln172_3" [./wd_stage_2.h:172]   --->   Operation 39 'getelementptr' 'last_c_2_addr' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.32ns)   --->   "store i48 %centroids_load, i48* %last_c_2_addr, align 8" [./wd_stage_2.h:172]   --->   Operation 40 'store' <Predicate = (icmp_ln171)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 4> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %get_last_centroids_label9_end" [./wd_stage_2.h:173]   --->   Operation 41 'br' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str21, i32 %tmp_i)" [./wd_stage_2.h:174]   --->   Operation 42 'specregionend' 'empty_164' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %0" [./wd_stage_2.h:169]   --->   Operation 43 'br' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./wd_stage_2.h:169) [16]  (1.77 ns)

 <State 2>: 8.73ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./wd_stage_2.h:169) [16]  (0 ns)
	'add' operation ('_i', ./wd_stage_2.h:170) [26]  (1.74 ns)
	'sub' operation ('sub_ln172', ./wd_stage_2.h:172) [34]  (1.92 ns)
	'add' operation ('add_ln172', ./wd_stage_2.h:172) [36]  (1.82 ns)
	'getelementptr' operation ('centroids_addr', ./wd_stage_2.h:172) [39]  (0 ns)
	'load' operation ('centroids_load', ./wd_stage_2.h:172) on array 'centroids' [40]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('centroids_load', ./wd_stage_2.h:172) on array 'centroids' [40]  (3.25 ns)
	'store' operation ('store_ln172', ./wd_stage_2.h:172) of variable 'centroids_load', ./wd_stage_2.h:172 on array 'last_c_2' [43]  (2.32 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
