// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
 wire onebit;
// Module instantiation 
 and gate1(a,b,onebit);
 and gate2(
 onebit,	// output of onebit
 
 //alternate alternate.output of onebit
// first set value of onebit
assign onebit= a & b;
// instantiating a 3:1 multiplexer
mux_3:
	 mux_3 // module end

endmodule
