TimeQuest Timing Analyzer report for Display
Sat Jun 03 20:27:08 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clr'
 13. Slow 1200mV 85C Model Setup: 'clk_50'
 14. Slow 1200mV 85C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'
 15. Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 16. Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 17. Slow 1200mV 85C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'
 18. Slow 1200mV 85C Model Hold: 'clk_50'
 19. Slow 1200mV 85C Model Hold: 'clr'
 20. Slow 1200mV 85C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
 21. Slow 1200mV 85C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clr'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'clr'
 57. Slow 1200mV 0C Model Setup: 'clk_50'
 58. Slow 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'
 59. Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 60. Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 61. Slow 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'
 62. Slow 1200mV 0C Model Hold: 'clk_50'
 63. Slow 1200mV 0C Model Hold: 'clr'
 64. Slow 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
 65. Slow 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clr'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. MTBF Summary
 75. Synchronizer Summary
 76. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 94. Fast 1200mV 0C Model Setup Summary
 95. Fast 1200mV 0C Model Hold Summary
 96. Fast 1200mV 0C Model Recovery Summary
 97. Fast 1200mV 0C Model Removal Summary
 98. Fast 1200mV 0C Model Minimum Pulse Width Summary
 99. Fast 1200mV 0C Model Setup: 'clr'
100. Fast 1200mV 0C Model Setup: 'clk_50'
101. Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
102. Fast 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'
103. Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
104. Fast 1200mV 0C Model Hold: 'clk_50'
105. Fast 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'
106. Fast 1200mV 0C Model Hold: 'clr'
107. Fast 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
108. Fast 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'clr'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'
113. Setup Times
114. Hold Times
115. Clock to Output Times
116. Minimum Clock to Output Times
117. MTBF Summary
118. Synchronizer Summary
119. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
137. Multicorner Timing Analysis Summary
138. Setup Times
139. Hold Times
140. Clock to Output Times
141. Minimum Clock to Output Times
142. Board Trace Model Assignments
143. Input Transition Times
144. Signal Integrity Metrics (Slow 1200mv 0c Model)
145. Signal Integrity Metrics (Slow 1200mv 85c Model)
146. Signal Integrity Metrics (Fast 1200mv 0c Model)
147. Setup Transfers
148. Hold Transfers
149. Recovery Transfers
150. Removal Transfers
151. Report TCCS
152. Report RSKM
153. Unconstrained Paths
154. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Display                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clk_50                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 }                            ;
; clk_800hz:clk_800hz|clk_800hz     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_800hz:clk_800hz|clk_800hz }     ;
; clock_100hz:clock_100hz|clk_100hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_100hz:clock_100hz|clk_100hz } ;
; clr                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clr }                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                      ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 226.96 MHz ; 226.96 MHz      ; clk_50                            ;      ;
; 253.36 MHz ; 253.36 MHz      ; clk_800hz:clk_800hz|clk_800hz     ;      ;
; 260.96 MHz ; 260.96 MHz      ; clock_100hz:clock_100hz|clk_100hz ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clr                               ; -3.953 ; -92.082       ;
; clk_50                            ; -3.406 ; -135.658      ;
; clk_800hz:clk_800hz|clk_800hz     ; -2.947 ; -91.173       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.832 ; -111.350      ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.029 ; 0.000         ;
; clk_800hz:clk_800hz|clk_800hz     ; 0.388 ; 0.000         ;
; clk_50                            ; 0.392 ; 0.000         ;
; clr                               ; 1.831 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.424 ; -24.270       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                     ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.198 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -103.230      ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -2.693 ; -161.363      ;
; clk_800hz:clk_800hz|clk_800hz     ; -2.693 ; -82.185       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clr'                                                                                                               ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -3.953 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.821     ; 0.875      ;
; -3.561 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.807     ; 0.704      ;
; -3.533 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.764     ; 0.734      ;
; -3.196 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.995     ; 0.641      ;
; -3.137 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.863     ; 0.730      ;
; -3.129 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.867     ; 0.720      ;
; -3.121 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.765     ; 0.641      ;
; -3.110 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -2.060     ; 0.641      ;
; -3.102 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -2.059     ; 0.641      ;
; -3.037 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.993     ; 0.641      ;
; -3.013 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.742     ; 0.727      ;
; -2.999 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.653     ; 0.920      ;
; -2.967 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.653     ; 0.881      ;
; -2.957 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.653     ; 0.879      ;
; -2.899 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.775     ; 0.641      ;
; -2.836 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.564     ; 0.733      ;
; -2.825 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.580     ; 0.709      ;
; -2.753 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.778     ; 0.641      ;
; -2.752 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.776     ; 0.641      ;
; -2.750 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.774     ; 0.641      ;
; -2.750 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.773     ; 0.641      ;
; -2.747 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.770     ; 0.641      ;
; -2.746 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.769     ; 0.641      ;
; -2.745 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.768     ; 0.641      ;
; -2.703 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.653     ; 0.641      ;
; -2.695 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.653     ; 0.641      ;
; -2.475 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.968     ; 0.806      ;
; -2.386 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.968     ; 0.717      ;
; -2.316 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.032     ; 0.734      ;
; -2.310 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.035     ; 0.731      ;
; -2.291 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.034     ; 0.707      ;
; -2.288 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.014     ; 0.729      ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.406 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.324      ;
; -3.400 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.318      ;
; -3.374 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 4.294      ;
; -3.338 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 4.258      ;
; -3.304 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.222      ;
; -3.299 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 4.219      ;
; -3.291 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 4.211      ;
; -3.289 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.207      ;
; -3.262 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.179      ;
; -3.254 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.171      ;
; -3.253 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 4.173      ;
; -3.251 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.168      ;
; -3.243 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 4.163      ;
; -3.200 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.118      ;
; -3.182 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.103      ;
; -3.176 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.094      ;
; -3.163 ; clk_800hz:clk_800hz|counter[6]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.080      ;
; -3.162 ; clk_800hz:clk_800hz|counter[5]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.079      ;
; -3.138 ; clk_800hz:clk_800hz|counter[3]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.055      ;
; -3.137 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.055      ;
; -3.121 ; clk_800hz:clk_800hz|counter[8]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.038      ;
; -3.120 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.038      ;
; -3.107 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 4.027      ;
; -3.093 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 4.011      ;
; -3.041 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.961      ;
; -3.032 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.949      ;
; -2.994 ; clk_800hz:clk_800hz|counter[16]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.914      ;
; -2.993 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.913      ;
; -2.988 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.906      ;
; -2.987 ; clk_800hz:clk_800hz|counter[20]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.907      ;
; -2.981 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.899      ;
; -2.981 ; clk_800hz:clk_800hz|counter[22]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.901      ;
; -2.955 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.873      ;
; -2.941 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.862      ;
; -2.940 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.858      ;
; -2.894 ; clk_800hz:clk_800hz|counter[12]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.813      ;
; -2.892 ; clk_800hz:clk_800hz|counter[7]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.809      ;
; -2.889 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.810      ;
; -2.878 ; clk_800hz:clk_800hz|counter[9]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.795      ;
; -2.866 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.787      ;
; -2.858 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.776      ;
; -2.793 ; clk_800hz:clk_800hz|counter[21]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.713      ;
; -2.789 ; clk_800hz:clk_800hz|counter[10]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.706      ;
; -2.775 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.696      ;
; -2.748 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.669      ;
; -2.711 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.632      ;
; -2.703 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.624      ;
; -2.699 ; clk_800hz:clk_800hz|counter[23]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.619      ;
; -2.683 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.604      ;
; -2.665 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.586      ;
; -2.544 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.463      ;
; -2.544 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.463      ;
; -2.538 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.457      ;
; -2.538 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.457      ;
; -2.538 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.457      ;
; -2.537 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.456      ;
; -2.526 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.447      ;
; -2.521 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.437      ;
; -2.520 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.436      ;
; -2.515 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.431      ;
; -2.514 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.430      ;
; -2.499 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.419      ;
; -2.492 ; clk_800hz:clk_800hz|counter[11]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.411      ;
; -2.471 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.390      ;
; -2.470 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.389      ;
; -2.467 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.386      ;
; -2.466 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.385      ;
; -2.459 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.378      ;
; -2.458 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.377      ;
; -2.449 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.371      ;
; -2.442 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.361      ;
; -2.442 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.361      ;
; -2.427 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.346      ;
; -2.427 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.346      ;
; -2.421 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.340      ;
; -2.420 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.339      ;
; -2.419 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.335      ;
; -2.418 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.334      ;
; -2.404 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.322      ;
; -2.404 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.320      ;
; -2.403 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.319      ;
; -2.401 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[9]      ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.323      ;
; -2.394 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.310      ;
; -2.393 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.309      ;
; -2.391 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.307      ;
; -2.390 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.306      ;
; -2.386 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.302      ;
; -2.385 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.301      ;
; -2.385 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.307      ;
; -2.378 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.300      ;
; -2.375 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.294      ;
; -2.374 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.293      ;
; -2.373 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.291      ;
; -2.370 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.292      ;
; -2.362 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.282      ;
; -2.360 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.278      ;
; -2.355 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.273      ;
; -2.355 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.274      ;
; -2.354 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.079     ; 3.273      ;
; -2.351 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[9]      ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.273      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 4.091      ;
; -2.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 4.091      ;
; -2.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 4.091      ;
; -2.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 4.091      ;
; -2.919 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 4.063      ;
; -2.919 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 4.063      ;
; -2.919 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 4.063      ;
; -2.919 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 4.063      ;
; -2.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.780      ;
; -2.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.780      ;
; -2.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.780      ;
; -2.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.780      ;
; -2.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.780      ;
; -2.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.351      ;
; -2.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.351      ;
; -2.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.351      ;
; -2.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.351      ;
; -2.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.351      ;
; -2.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.752      ;
; -2.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.752      ;
; -2.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.752      ;
; -2.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.752      ;
; -2.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.752      ;
; -2.809 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.228      ; 4.075      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.228      ; 4.047      ;
; -2.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.882      ;
; -2.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.882      ;
; -2.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.882      ;
; -2.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.882      ;
; -2.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.635      ;
; -2.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.846      ;
; -2.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.846      ;
; -2.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.846      ;
; -2.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.846      ;
; -2.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.206      ;
; -2.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.607      ;
; -2.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.592      ;
; -2.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.592      ;
; -2.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.592      ;
; -2.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.592      ;
; -2.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.592      ;
; -2.652 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.165      ;
; -2.652 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.165      ;
; -2.652 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.165      ;
; -2.652 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.165      ;
; -2.652 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.165      ;
; -2.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.561      ;
; -2.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.561      ;
; -2.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.561      ;
; -2.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.561      ;
; -2.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.561      ;
; -2.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.214      ; 3.771      ;
; -2.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.214      ; 3.771      ;
; -2.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.214      ; 3.771      ;
; -2.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.214      ; 3.771      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.553      ;
; -2.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.757      ;
; -2.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.757      ;
; -2.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.757      ;
; -2.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.757      ;
; -2.611 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.124      ;
; -2.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.214      ; 3.743      ;
; -2.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.214      ; 3.743      ;
; -2.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.214      ; 3.743      ;
; -2.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.214      ; 3.743      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.525      ;
; -2.600 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.228      ; 3.866      ;
; -2.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.102      ;
; -2.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.102      ;
; -2.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.102      ;
; -2.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.102      ;
; -2.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.102      ;
; -2.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.711      ;
; -2.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.711      ;
; -2.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.711      ;
; -2.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.711      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.709      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.709      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.709      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.709      ;
; -2.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.228      ; 3.830      ;
; -2.543 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.463      ;
; -2.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.446      ;
; -2.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.446      ;
; -2.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.446      ;
; -2.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.446      ;
; -2.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.446      ;
; -2.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.669      ;
; -2.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.669      ;
; -2.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.669      ;
; -2.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.222      ; 3.669      ;
; -2.523 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.485     ; 3.036      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.432      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.432      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.432      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.432      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.432      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.432      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.424      ;
; -2.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.078     ; 3.424      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.754      ;
; -2.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.754      ;
; -2.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.752      ;
; -2.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.747      ;
; -2.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.747      ;
; -2.823 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.745      ;
; -2.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.723      ;
; -2.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.723      ;
; -2.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.721      ;
; -2.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.714      ;
; -2.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.714      ;
; -2.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.712      ;
; -2.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 4.100      ;
; -2.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 4.100      ;
; -2.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 4.104      ;
; -2.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 4.084      ;
; -2.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 4.084      ;
; -2.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 4.089      ;
; -2.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 4.069      ;
; -2.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 4.069      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 4.073      ;
; -2.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 4.060      ;
; -2.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 4.060      ;
; -2.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 4.064      ;
; -2.735 ; lfsr:lfsr|q[20]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.297      ; 4.070      ;
; -2.706 ; lfsr:lfsr|q[18]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 4.045      ;
; -2.705 ; lfsr:lfsr|q[16]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.297      ; 4.040      ;
; -2.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.627      ;
; -2.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.627      ;
; -2.703 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.625      ;
; -2.668 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.590      ;
; -2.668 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.590      ;
; -2.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.588      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.587      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.587      ;
; -2.663 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.585      ;
; -2.657 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.297      ; 3.992      ;
; -2.648 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.964      ;
; -2.648 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.964      ;
; -2.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.969      ;
; -2.639 ; lfsr:lfsr|q[17]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.297      ; 3.974      ;
; -2.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.561      ;
; -2.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.561      ;
; -2.637 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.559      ;
; -2.611 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.927      ;
; -2.611 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.927      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.932      ;
; -2.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.924      ;
; -2.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.924      ;
; -2.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.929      ;
; -2.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.907      ;
; -2.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.907      ;
; -2.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.911      ;
; -2.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.457      ;
; -2.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.457      ;
; -2.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.455      ;
; -2.529 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.451      ;
; -2.529 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.451      ;
; -2.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.449      ;
; -2.521 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.443      ;
; -2.521 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.443      ;
; -2.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.441      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.437      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.435      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.435      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.435      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.435      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.435      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.435      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.435      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.435      ;
; -2.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.794      ;
; -2.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.794      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.799      ;
; -2.473 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.812      ;
; -2.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.788      ;
; -2.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.788      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.793      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 3.790      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 3.790      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.391      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.391      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.391      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.391      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.391      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.391      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.391      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.391      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.288      ; 3.794      ;
; -2.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.780      ;
; -2.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.278      ; 3.780      ;
; -2.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.785      ;
; -2.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.382      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.029 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.867      ; 1.612      ;
; 0.039 ; lfsr:lfsr|data_out[50]~25                                                                                                                          ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.863      ; 1.618      ;
; 0.042 ; lfsr:lfsr|data_out[19]~89                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.564      ; 1.322      ;
; 0.049 ; lfsr:lfsr|data_out[8]~57                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.742      ; 1.507      ;
; 0.116 ; lfsr:lfsr|data_out[17]~37                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.994      ; 1.826      ;
; 0.116 ; lfsr:lfsr|data_out[24]~65                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.653      ; 1.485      ;
; 0.134 ; lfsr:lfsr|data_out[34]~17                                                                                                                          ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.668      ; 1.518      ;
; 0.139 ; lfsr:lfsr|data_out[36]~121                                                                                                                         ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.651      ; 1.506      ;
; 0.148 ; lfsr:lfsr|data_out[16]~61                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.057      ; 1.921      ;
; 0.149 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 4.085      ; 4.486      ;
; 0.172 ; lfsr:lfsr|data_out[12]~109                                                                                                                         ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.762      ; 1.650      ;
; 0.173 ; lfsr:lfsr|data_out[9]~33                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.075      ; 1.964      ;
; 0.184 ; lfsr:lfsr|data_out[35]~97                                                                                                                          ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.668      ; 1.568      ;
; 0.188 ; lfsr:lfsr|data_out[4]~105                                                                                                                          ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.991      ; 1.895      ;
; 0.191 ; lfsr:lfsr|data_out[20]~113                                                                                                                         ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.653      ; 1.560      ;
; 0.228 ; lfsr:lfsr|data_out[43]~101                                                                                                                         ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.580      ; 1.524      ;
; 0.241 ; lfsr:lfsr|data_out[27]~93                                                                                                                          ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.800      ; 1.757      ;
; 0.254 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 4.088      ; 4.594      ;
; 0.350 ; lfsr:lfsr|data_out[28]~117                                                                                                                         ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.761      ; 1.827      ;
; 0.356 ; lfsr:lfsr|data_out[3]~81                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.776      ; 1.848      ;
; 0.356 ; lfsr:lfsr|data_out[1]~29                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.763      ; 1.835      ;
; 0.366 ; lfsr:lfsr|data_out[11]~85                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.770      ; 1.852      ;
; 0.366 ; lfsr:lfsr|data_out[32]~69                                                                                                                          ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.765      ; 1.847      ;
; 0.368 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.432      ; 1.022      ;
; 0.368 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.769      ; 1.853      ;
; 0.370 ; lfsr:lfsr|data_out[25]~41                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.769      ; 1.855      ;
; 0.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.432      ; 1.031      ;
; 0.386 ; lfsr:lfsr|data_out[26]~13                                                                                                                          ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.767      ; 1.869      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; lfsr:lfsr|data_out[42]~21                                                                                                                          ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.014      ; 1.119      ;
; 0.391 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.430      ; 1.043      ;
; 0.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.433      ; 1.047      ;
; 0.406 ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.433      ; 1.079      ;
; 0.424 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.687      ;
; 0.437 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.433      ; 1.092      ;
; 0.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.430      ; 1.092      ;
; 0.452 ; lfsr:lfsr|q[24]                                                                                                                                    ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.715      ;
; 0.460 ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.723      ;
; 0.461 ; lfsr:lfsr|q[29]                                                                                                                                    ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.724      ;
; 0.462 ; lfsr:lfsr|q[28]                                                                                                                                    ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.725      ;
; 0.462 ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.725      ;
; 0.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.725      ;
; 0.464 ; lfsr:lfsr|q[26]                                                                                                                                    ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.727      ;
; 0.469 ; lfsr:lfsr|data_out[44]~125                                                                                                                         ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.032      ; 1.217      ;
; 0.479 ; lfsr:lfsr|data_out[49]~53                                                                                                                          ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.034      ; 1.229      ;
; 0.487 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.837      ; 2.040      ;
; 0.487 ; lfsr:lfsr|data_out[48]~77                                                                                                                          ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.035      ; 1.238      ;
; 0.502 ; lfsr:lfsr|q[25]                                                                                                                                    ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.765      ;
; 0.530 ; lfsr:lfsr|data_out[40]~73                                                                                                                          ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.968      ; 1.214      ;
; 0.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.811      ;
; 0.555 ; lfsr:lfsr|data_out[33]~45                                                                                                                          ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.788      ; 2.059      ;
; 0.592 ; lfsr:lfsr|data_out[41]~49                                                                                                                          ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.968      ; 1.276      ;
; 0.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.862      ;
; 0.613 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 0.875      ;
; 0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.433      ; 1.268      ;
; 0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.887      ;
; 0.626 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 0.888      ;
; 0.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.890      ;
; 0.628 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 0.890      ;
; 0.628 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|q[9]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 0.890      ;
; 0.629 ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|q[6]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 0.891      ;
; 0.634 ; lfsr:lfsr|q[22]                                                                                                                                    ; lfsr:lfsr|q[21]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 0.896      ;
; 0.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 0.896      ;
; 0.635 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 0.897      ;
; 0.635 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.899      ;
; 0.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.907      ;
; 0.656 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 0.918      ;
; 0.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.095      ; 0.947      ;
; 0.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.095      ; 0.948      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.506      ; 1.361      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.095      ; 0.950      ;
; 0.676 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.240      ; 2.668      ;
; 0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.430      ; 1.330      ;
; 0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.506      ; 1.372      ;
; 0.681 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.506      ; 1.373      ;
; 0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.946      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.950      ;
; 0.690 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.433      ; 1.345      ;
; 0.690 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.953      ;
; 0.691 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.954      ;
; 0.694 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 4.085      ; 4.531      ;
; 0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.960      ;
; 0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.963      ;
; 0.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.430      ; 1.375      ;
; 0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.430      ; 1.393      ;
; 0.757 ; lfsr:lfsr|data_out[50]~25                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.235      ; 2.744      ;
; 0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.028      ;
; 0.771 ; lfsr:lfsr|q[16]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.033      ;
; 0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.506      ; 1.469      ;
; 0.787 ; lfsr:lfsr|q[30]                                                                                                                                    ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.050      ;
; 0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.506      ; 1.482      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 0.669      ;
; 0.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 0.687      ;
; 0.432 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 0.695      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 0.696      ;
; 0.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 0.712      ;
; 0.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.370      ; 1.046      ;
; 0.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 0.810      ;
; 0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.518      ; 1.326      ;
; 0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.518      ; 1.328      ;
; 0.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 0.903      ;
; 0.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 0.905      ;
; 0.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.093      ; 0.924      ;
; 0.648 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.093      ; 0.927      ;
; 0.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.370      ; 1.243      ;
; 0.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 0.928      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.370      ; 1.261      ;
; 0.681 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 0.962      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 0.944      ;
; 0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 1.031      ;
; 0.806 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 1.068      ;
; 0.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 1.070      ;
; 0.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.022     ; 1.038      ;
; 0.841 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.122      ;
; 0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.129      ;
; 0.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.053     ; 1.025      ;
; 0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.022     ; 1.063      ;
; 0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.146      ;
; 0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.518      ; 1.575      ;
; 0.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 1.135      ;
; 0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.053     ; 1.053      ;
; 0.890 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.154      ;
; 0.891 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.518      ; 1.595      ;
; 0.897 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.518      ; 1.601      ;
; 0.897 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.518      ; 1.601      ;
; 0.919 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.068      ; 1.173      ;
; 0.925 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.053     ; 1.094      ;
; 0.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.053     ; 1.095      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.093      ; 1.240      ;
; 0.962 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.378      ; 1.562      ;
; 0.962 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.093      ; 1.241      ;
; 0.969 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.378      ; 1.569      ;
; 0.975 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 1.237      ;
; 0.981 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.093      ; 1.260      ;
; 0.987 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.251      ;
; 1.001 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 1.263      ;
; 1.003 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.378      ; 1.603      ;
; 1.018 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 1.280      ;
; 1.020 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.284      ;
; 1.025 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.306      ;
; 1.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.312      ;
; 1.037 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.345     ; 0.878      ;
; 1.040 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.321      ;
; 1.042 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.347     ; 0.881      ;
; 1.048 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.329      ;
; 1.051 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.345     ; 0.892      ;
; 1.054 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.335      ;
; 1.054 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.335      ;
; 1.064 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.345      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.345     ; 0.908      ;
; 1.070 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.351      ;
; 1.070 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.351      ;
; 1.082 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.093      ; 1.361      ;
; 1.098 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.068      ; 1.352      ;
; 1.100 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.518      ; 1.804      ;
; 1.103 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.518      ; 1.807      ;
; 1.122 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.403      ;
; 1.122 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.076      ; 1.384      ;
; 1.123 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.095      ; 1.404      ;
; 1.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.068      ; 1.385      ;
; 1.157 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.045     ; 1.334      ;
; 1.162 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.345     ; 1.003      ;
; 1.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.014     ; 1.373      ;
; 1.166 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.347     ; 1.005      ;
; 1.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.014     ; 1.397      ;
; 1.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.045     ; 1.373      ;
; 1.205 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.347     ; 1.044      ;
; 1.218 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.345     ; 1.059      ;
; 1.237 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.045     ; 1.414      ;
; 1.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.369      ; 1.890      ;
; 1.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.347     ; 1.152      ;
; 1.315 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.347     ; 1.154      ;
; 1.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.022     ; 1.517      ;
; 1.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.347     ; 1.156      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.365      ; 1.893      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.365      ; 1.893      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.365      ; 1.893      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.365      ; 1.893      ;
; 1.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.617      ;
; 1.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.617      ;
; 1.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.617      ;
; 1.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.617      ;
; 1.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.077      ; 1.617      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                   ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.392 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.096      ; 0.674      ;
; 0.404 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.443 ; clk_800hz:clk_800hz|counter[25]          ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.708      ;
; 0.443 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.708      ;
; 0.586 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 3.037      ; 4.071      ;
; 0.643 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; clk_800hz:clk_800hz|counter[19]          ; clk_800hz:clk_800hz|counter[19]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; clk_800hz:clk_800hz|counter[16]          ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; clk_800hz:clk_800hz|counter[17]          ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.912      ;
; 0.656 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; clk_800hz:clk_800hz|counter[3]           ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; clk_800hz:clk_800hz|counter[10]          ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; clk_800hz:clk_800hz|counter[15]          ; clk_800hz:clk_800hz|counter[15]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; clk_800hz:clk_800hz|counter[8]           ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; clk_800hz:clk_800hz|counter[7]           ; clk_800hz:clk_800hz|counter[7]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; clk_800hz:clk_800hz|counter[5]           ; clk_800hz:clk_800hz|counter[5]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; clk_800hz:clk_800hz|counter[2]           ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; clk_800hz:clk_800hz|counter[24]          ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; clk_800hz:clk_800hz|counter[23]          ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; clk_800hz:clk_800hz|counter[21]          ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; clk_800hz:clk_800hz|counter[6]           ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; clock_100hz:clock_100hz|counter[1]       ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; clk_800hz:clk_800hz|counter[22]          ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; clk_800hz:clk_800hz|counter[20]          ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.929      ;
; 0.664 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.929      ;
; 0.695 ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 3.033      ; 4.176      ;
; 0.699 ; clk_800hz:clk_800hz|counter[0]           ; clk_800hz:clk_800hz|counter[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.964      ;
; 0.749 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.014      ;
; 0.816 ; clk_800hz:clk_800hz|counter[18]          ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.081      ;
; 0.821 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.086      ;
; 0.838 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.509      ; 1.533      ;
; 0.862 ; clk_800hz:clk_800hz|counter[0]           ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.129      ;
; 0.933 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 1.197      ;
; 0.943 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 1.207      ;
; 0.944 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.078      ; 1.208      ;
; 0.959 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.509      ; 1.654      ;
; 0.961 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.226      ;
; 0.962 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.227      ;
; 0.962 ; clk_800hz:clk_800hz|counter[19]          ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.227      ;
; 0.962 ; clk_800hz:clk_800hz|counter[17]          ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.227      ;
; 0.963 ; clock_100hz:clock_100hz|counter[8]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.228      ;
; 0.971 ; clk_800hz:clk_800hz|counter[16]          ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.236      ;
; 0.972 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.237      ;
; 0.972 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.237      ;
; 0.974 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.239      ;
; 0.975 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; clk_800hz:clk_800hz|counter[1]           ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; clock_100hz:clock_100hz|counter[1]       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; clk_800hz:clk_800hz|counter[15]          ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; clk_800hz:clk_800hz|counter[7]           ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; clk_800hz:clk_800hz|counter[5]           ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; clk_800hz:clk_800hz|counter[16]          ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; clk_800hz:clk_800hz|counter[9]           ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.243      ;
; 0.978 ; clk_800hz:clk_800hz|counter[23]          ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.243      ;
; 0.978 ; clk_800hz:clk_800hz|counter[21]          ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.243      ;
; 0.979 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.244      ;
; 0.980 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.245      ;
; 0.980 ; clock_100hz:clock_100hz|counter[1]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.245      ;
; 0.981 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.246      ;
; 0.986 ; clk_800hz:clk_800hz|counter[2]           ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; clk_800hz:clk_800hz|counter[24]          ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.252      ;
; 0.987 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[20]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.252      ;
; 0.988 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[12]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.253      ;
; 0.989 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[10]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; clk_800hz:clk_800hz|counter[6]           ; clk_800hz:clk_800hz|counter[7]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; clk_800hz:clk_800hz|counter[4]           ; clk_800hz:clk_800hz|counter[5]           ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.254      ;
; 0.990 ; clock_100hz:clock_100hz|counter[13]      ; clock_100hz:clock_100hz|counter[14]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; clk_800hz:clk_800hz|counter[22]          ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; clk_800hz:clk_800hz|counter[20]          ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[24]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[22]      ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; clk_800hz:clk_800hz|counter[8]           ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 1.256      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clr'                                                                                                               ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 1.831 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.707     ; 0.654      ;
; 1.887 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.707     ; 0.710      ;
; 1.894 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.763     ; 0.661      ;
; 1.901 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.783     ; 0.648      ;
; 1.916 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.781     ; 0.665      ;
; 1.917 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.784     ; 0.663      ;
; 2.471 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.337     ; 0.664      ;
; 2.471 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.352     ; 0.649      ;
; 2.492 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.429     ; 0.593      ;
; 2.492 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.429     ; 0.593      ;
; 2.578 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.515     ; 0.593      ;
; 2.581 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.518     ; 0.593      ;
; 2.581 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.518     ; 0.593      ;
; 2.582 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.519     ; 0.593      ;
; 2.586 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.523     ; 0.593      ;
; 2.587 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.524     ; 0.593      ;
; 2.588 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.525     ; 0.593      ;
; 2.589 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.526     ; 0.593      ;
; 2.590 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.527     ; 0.593      ;
; 2.614 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.510     ; 0.634      ;
; 2.651 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.521     ; 0.660      ;
; 2.676 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.429     ; 0.777      ;
; 2.677 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.429     ; 0.778      ;
; 2.697 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.582     ; 0.645      ;
; 2.700 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.429     ; 0.801      ;
; 2.777 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.652     ; 0.655      ;
; 2.779 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.647     ; 0.662      ;
; 2.846 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.783     ; 0.593      ;
; 2.848 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.785     ; 0.593      ;
; 2.890 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.597     ; 0.823      ;
; 2.915 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.852     ; 0.593      ;
; 2.916 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.853     ; 0.593      ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                               ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.424 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.424 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.547      ; 4.459      ;
; -0.421 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.545      ; 4.454      ;
; -0.421 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.545      ; 4.454      ;
; -0.421 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.545      ; 4.454      ;
; -0.421 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.545      ; 4.454      ;
; -0.406 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.546      ; 4.440      ;
; -0.400 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.541      ; 4.429      ;
; -0.400 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.541      ; 4.429      ;
; -0.400 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.541      ; 4.429      ;
; -0.400 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.541      ; 4.429      ;
; -0.400 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.541      ; 4.429      ;
; -0.400 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.541      ; 4.429      ;
; -0.379 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.411      ;
; -0.379 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.411      ;
; -0.379 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.411      ;
; -0.379 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.411      ;
; -0.370 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.558      ; 4.416      ;
; -0.370 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.558      ; 4.416      ;
; -0.370 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.558      ; 4.416      ;
; -0.369 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.401      ;
; -0.369 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.401      ;
; -0.369 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.401      ;
; -0.369 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.401      ;
; -0.369 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.401      ;
; -0.369 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.401      ;
; -0.369 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.401      ;
; -0.369 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.401      ;
; -0.369 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.544      ; 4.401      ;
; -0.367 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.541      ; 4.396      ;
; -0.363 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.540      ; 4.391      ;
; -0.363 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.540      ; 4.391      ;
; -0.344 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.543      ; 4.375      ;
; -0.344 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.543      ; 4.375      ;
; -0.343 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.546      ; 4.377      ;
; -0.343 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.546      ; 4.377      ;
; -0.343 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.546      ; 4.377      ;
; -0.343 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.546      ; 4.377      ;
; -0.343 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.546      ; 4.377      ;
; -0.343 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.546      ; 4.377      ;
; -0.331 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.545      ; 4.364      ;
; -0.331 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.545      ; 4.364      ;
; -0.331 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.545      ; 4.364      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.545      ; 4.364      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.545      ; 4.364      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.545      ; 4.364      ;
; -0.306 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.562      ; 4.356      ;
; -0.306 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.562      ; 4.356      ;
; -0.306 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.562      ; 4.356      ;
; -0.306 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.562      ; 4.356      ;
; 0.051  ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.051  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.547      ; 4.484      ;
; 0.153  ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.541      ; 4.376      ;
; 0.153  ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.541      ; 4.376      ;
; 0.153  ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.541      ; 4.376      ;
; 0.153  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.541      ; 4.376      ;
; 0.153  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.541      ; 4.376      ;
; 0.153  ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.541      ; 4.376      ;
; 0.159  ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.545      ; 4.374      ;
; 0.159  ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.545      ; 4.374      ;
; 0.159  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.545      ; 4.374      ;
; 0.159  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.545      ; 4.374      ;
; 0.166  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.546      ; 4.368      ;
; 0.179  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.544      ; 4.353      ;
; 0.179  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.544      ; 4.353      ;
; 0.179  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.544      ; 4.353      ;
; 0.179  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.544      ; 4.353      ;
; 0.188  ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.544      ; 4.344      ;
; 0.188  ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.544      ; 4.344      ;
; 0.188  ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.544      ; 4.344      ;
; 0.188  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.544      ; 4.344      ;
; 0.188  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.544      ; 4.344      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                               ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.198 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.730      ; 4.144      ;
; 0.198 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.730      ; 4.144      ;
; 0.198 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.730      ; 4.144      ;
; 0.198 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.730      ; 4.144      ;
; 0.202 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.713      ; 4.131      ;
; 0.202 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.713      ; 4.131      ;
; 0.202 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.713      ; 4.131      ;
; 0.202 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.713      ; 4.131      ;
; 0.202 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.713      ; 4.131      ;
; 0.202 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.713      ; 4.131      ;
; 0.224 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.154      ;
; 0.224 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.154      ;
; 0.224 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.154      ;
; 0.224 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.154      ;
; 0.224 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.154      ;
; 0.224 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.154      ;
; 0.229 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.156      ;
; 0.229 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.156      ;
; 0.243 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.726      ; 4.185      ;
; 0.243 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.726      ; 4.185      ;
; 0.243 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.726      ; 4.185      ;
; 0.251 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.707      ; 4.174      ;
; 0.251 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.707      ; 4.174      ;
; 0.254 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.708      ; 4.178      ;
; 0.257 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.184      ;
; 0.257 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.184      ;
; 0.257 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.184      ;
; 0.257 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.184      ;
; 0.257 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.184      ;
; 0.257 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.184      ;
; 0.257 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.184      ;
; 0.257 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.184      ;
; 0.257 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.711      ; 4.184      ;
; 0.264 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.712      ; 4.192      ;
; 0.264 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.712      ; 4.192      ;
; 0.264 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.712      ; 4.192      ;
; 0.264 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.712      ; 4.192      ;
; 0.277 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.207      ;
; 0.284 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.713      ; 4.213      ;
; 0.284 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.713      ; 4.213      ;
; 0.284 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.713      ; 4.213      ;
; 0.284 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.713      ; 4.213      ;
; 0.289 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.709      ; 4.214      ;
; 0.289 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.709      ; 4.214      ;
; 0.289 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.709      ; 4.214      ;
; 0.289 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.709      ; 4.214      ;
; 0.289 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.709      ; 4.214      ;
; 0.289 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.709      ; 4.214      ;
; 0.388 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.388 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.714      ; 4.318      ;
; 0.752 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.730      ; 4.198      ;
; 0.752 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.730      ; 4.198      ;
; 0.752 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.730      ; 4.198      ;
; 0.752 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.730      ; 4.198      ;
; 0.777 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.713      ; 4.206      ;
; 0.777 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.713      ; 4.206      ;
; 0.777 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.713      ; 4.206      ;
; 0.777 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.713      ; 4.206      ;
; 0.777 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.713      ; 4.206      ;
; 0.777 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.713      ; 4.206      ;
; 0.789 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.714      ; 4.219      ;
; 0.789 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.714      ; 4.219      ;
; 0.789 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.714      ; 4.219      ;
; 0.789 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.714      ; 4.219      ;
; 0.789 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.714      ; 4.219      ;
; 0.789 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.714      ; 4.219      ;
; 0.790 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.217      ;
; 0.790 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.217      ;
; 0.809 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.707      ; 4.232      ;
; 0.809 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.707      ; 4.232      ;
; 0.813 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.708      ; 4.237      ;
; 0.814 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.726      ; 4.256      ;
; 0.814 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.726      ; 4.256      ;
; 0.814 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.726      ; 4.256      ;
; 0.815 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.242      ;
; 0.815 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.242      ;
; 0.815 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.242      ;
; 0.815 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.242      ;
; 0.815 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.242      ;
; 0.815 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.242      ;
; 0.815 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.242      ;
; 0.815 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.242      ;
; 0.815 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.711      ; 4.242      ;
; 0.824 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.712      ; 4.252      ;
; 0.824 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.712      ; 4.252      ;
; 0.824 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.712      ; 4.252      ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[4]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[5]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[6]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[7]           ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[8]           ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                         ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~29|dataa   ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[27]~93|dataa  ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~109|dataa ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa   ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[28]~117|dataa ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[32]~69|dataa  ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[26]~13|dataa  ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~81|dataa   ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|dataa   ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~85|dataa  ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~41|dataa  ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[33]~45|dataa  ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~61|datad  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~33|datad   ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[40]~73|datab  ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[41]~49|datab  ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                 ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.410  ; 0.410        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.410  ; 0.410        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~65|datad  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[35]~97|datad  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[36]~121|datad ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~113|datad ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[34]~17|datad  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~105|datad  ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~37|datad  ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~89|datac  ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[42]~21|datac  ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[48]~77|datac  ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[49]~53|datac  ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; 0.448  ; 0.448        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.448  ; 0.448        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.448  ; 0.448        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                 ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; 0.554  ; 0.554        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[42]~21|datac  ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[48]~77|datac  ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[49]~53|datac  ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~89|datac  ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~37|datad  ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~105|datad  ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~113|datad ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~65|datad  ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[34]~17|datad  ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[35]~97|datad  ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[36]~121|datad ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                            ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[16]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[17]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[18]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[19]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[20]                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.179  ; 0.414        ; 0.235          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; 0.179  ; 0.414        ; 0.235          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; 0.179  ; 0.414        ; 0.235          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; 0.179  ; 0.414        ; 0.235          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; 0.180  ; 0.415        ; 0.235          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; 0.183  ; 0.418        ; 0.235          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; 3.220 ; 3.576 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; 2.557 ; 2.889 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 2.538 ; 2.892 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.006 ; 1.099 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; -1.781 ; -2.116 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; -1.046 ; -1.386 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.977 ; -1.240 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.179 ; -0.224 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 14.925 ; 14.777 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.088  ; 7.050  ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 13.784 ; 13.807 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 13.681 ; 13.623 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 14.899 ; 14.859 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 13.069 ; 13.144 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.406 ; 12.503 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 14.899 ; 14.859 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.441 ; 10.428 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.347 ; 11.269 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 14.514 ; 14.471 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 12.996 ; 13.083 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.501 ; 11.449 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.108 ; 11.018 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.216 ; 10.173 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.845  ; 9.799  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.261 ; 10.185 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.564  ; 9.530  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.023 ; 11.039 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.501 ; 11.449 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 9.539  ; 9.497  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.138  ; 9.062  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.154  ; 9.080  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.482  ; 9.412  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.459  ; 9.382  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.450  ; 9.353  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.539  ; 9.433  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.419  ; 9.497  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.709 ; 11.693 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.865  ; 9.801  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.498  ; 9.482  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.709 ; 11.693 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.896  ; 9.837  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.901  ; 9.779  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.567  ; 9.477  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.996  ; 10.043 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 13.134 ; 13.034 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.871 ; 11.790 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.956 ; 10.891 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.531 ; 11.595 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 13.134 ; 13.034 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 12.266 ; 12.154 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 12.755 ; 12.673 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 12.742 ; 12.839 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 12.693 ; 12.692 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.849 ; 10.810 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.693 ; 12.692 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.277 ; 10.251 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.717 ; 11.660 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.696 ; 10.752 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.428 ; 11.369 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.641 ; 11.743 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 12.294 ; 12.400 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.668 ; 10.564 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.094 ; 11.982 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.753 ; 11.687 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.719 ; 10.658 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.635 ; 11.693 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 12.294 ; 12.400 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.364 ; 11.480 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 12.667 ; 12.640 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 12.152 ; 12.088 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.667 ; 12.640 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 12.050 ; 12.109 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.274 ; 11.220 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 12.546 ; 12.296 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.496 ; 10.465 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.612 ; 11.711 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 14.430 ; 14.285 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 6.850  ; 6.812  ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 12.100 ; 12.119 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 11.039 ; 11.006 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 9.280  ; 9.293  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.334 ; 11.376 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.265 ; 11.353 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 13.623 ; 13.532 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.280  ; 9.293  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.218 ; 10.096 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 13.278 ; 13.231 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.765 ; 11.873 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.356  ; 8.298  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.831  ; 9.736  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.980  ; 8.985  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.612  ; 8.546  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.025  ; 8.943  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.356  ; 8.298  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.802  ; 9.814  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.234 ; 10.214 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.094  ; 8.021  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.094  ; 8.021  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.115  ; 8.107  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.425  ; 8.346  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.396  ; 8.319  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.389  ; 8.312  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.482  ; 8.397  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.363  ; 8.440  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.109  ; 8.031  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.109  ; 8.031  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.349  ; 8.286  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.609 ; 10.614 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.333  ; 8.255  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.799  ; 8.689  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.463  ; 8.390  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.860  ; 8.969  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 9.299  ; 9.237  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.178 ; 10.097 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.299  ; 9.237  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.885  ; 9.955  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.392 ; 11.293 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.565 ; 10.487 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.026 ; 10.988 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.014 ; 11.107 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 9.068  ; 9.039  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.626  ; 9.553  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.447 ; 11.487 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.068  ; 9.039  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.422 ; 10.369 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.477  ; 9.475  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.178 ; 10.086 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.397 ; 10.519 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.583  ; 8.480  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.583  ; 8.480  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.047 ; 9.923  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.750  ; 9.639  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.943  ; 8.870  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.889  ; 9.919  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.488 ; 10.626 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.561  ; 9.677  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.979  ; 9.040  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.782  ; 9.742  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.327 ; 10.246 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.693  ; 9.703  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.372  ; 9.408  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.678 ; 10.472 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.979  ; 9.040  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.137 ; 10.144 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.151         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.232       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.919       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.100         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.308       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.792       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.050         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.348       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.702       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.929         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.290       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.639       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.853         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.052       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.801       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.794         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.467       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.327       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.761         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.236       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.525       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.761         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.567       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.194       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.736         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.457       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.279       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.713         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.048       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.665       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.680         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.235       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.445       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.669         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.230       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.439       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.601         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.534       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.067       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.559         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.200       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.359       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.373         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.237       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.136       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.285         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.133        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.418       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.179         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.132        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.311       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.893         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.501       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.392       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 246.31 MHz ; 246.31 MHz      ; clk_50                            ;                                                ;
; 277.01 MHz ; 274.05 MHz      ; clk_800hz:clk_800hz|clk_800hz     ; limit due to minimum period restriction (tmin) ;
; 283.37 MHz ; 274.05 MHz      ; clock_100hz:clock_100hz|clk_100hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clr                               ; -3.554 ; -81.698       ;
; clk_50                            ; -3.060 ; -114.726      ;
; clk_800hz:clk_800hz|clk_800hz     ; -2.610 ; -80.215       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.529 ; -93.299       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.058 ; 0.000         ;
; clk_800hz:clk_800hz|clk_800hz     ; 0.340 ; 0.000         ;
; clk_50                            ; 0.351 ; 0.000         ;
; clr                               ; 1.713 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                      ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.334 ; -18.560       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                      ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.276 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -103.230      ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -2.649 ; -161.099      ;
; clk_800hz:clk_800hz|clk_800hz     ; -2.649 ; -81.745       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clr'                                                                                                                ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -3.554 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.632     ; 0.787      ;
; -3.195 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.617     ; 0.637      ;
; -3.174 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.577     ; 0.666      ;
; -2.828 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.793     ; 0.579      ;
; -2.795 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.578     ; 0.579      ;
; -2.778 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.669     ; 0.659      ;
; -2.774 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.674     ; 0.652      ;
; -2.745 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.840     ; 0.579      ;
; -2.739 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.840     ; 0.579      ;
; -2.692 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.792     ; 0.579      ;
; -2.671 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.564     ; 0.657      ;
; -2.661 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.487     ; 0.833      ;
; -2.632 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.487     ; 0.798      ;
; -2.623 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.487     ; 0.796      ;
; -2.572 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.588     ; 0.579      ;
; -2.510 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.403     ; 0.664      ;
; -2.498 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.417     ; 0.641      ;
; -2.437 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.590     ; 0.579      ;
; -2.436 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.587     ; 0.579      ;
; -2.436 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.588     ; 0.579      ;
; -2.435 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.586     ; 0.579      ;
; -2.431 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.582     ; 0.579      ;
; -2.430 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.581     ; 0.579      ;
; -2.430 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.581     ; 0.579      ;
; -2.391 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.487     ; 0.579      ;
; -2.385 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.487     ; 0.579      ;
; -2.189 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.874     ; 0.725      ;
; -2.114 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.874     ; 0.649      ;
; -2.049 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.931     ; 0.665      ;
; -2.044 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.934     ; 0.661      ;
; -2.028 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.933     ; 0.640      ;
; -2.022 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.912     ; 0.659      ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.060 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.987      ;
; -3.052 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.979      ;
; -3.033 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.963      ;
; -2.985 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.915      ;
; -2.973 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.903      ;
; -2.966 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.896      ;
; -2.933 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.863      ;
; -2.927 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.854      ;
; -2.911 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.838      ;
; -2.907 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.834      ;
; -2.887 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.814      ;
; -2.883 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.810      ;
; -2.879 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.809      ;
; -2.867 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.794      ;
; -2.863 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.790      ;
; -2.832 ; clk_800hz:clk_800hz|counter[5]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.759      ;
; -2.829 ; clk_800hz:clk_800hz|counter[6]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.756      ;
; -2.807 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.737      ;
; -2.806 ; clk_800hz:clk_800hz|counter[3]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.733      ;
; -2.781 ; clk_800hz:clk_800hz|counter[8]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.708      ;
; -2.781 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.708      ;
; -2.779 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.706      ;
; -2.770 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.700      ;
; -2.764 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.691      ;
; -2.707 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.634      ;
; -2.704 ; clk_800hz:clk_800hz|counter[16]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.634      ;
; -2.691 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.621      ;
; -2.691 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.618      ;
; -2.683 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.612      ;
; -2.667 ; clk_800hz:clk_800hz|counter[20]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.597      ;
; -2.658 ; clk_800hz:clk_800hz|counter[22]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.588      ;
; -2.644 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.571      ;
; -2.636 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.566      ;
; -2.609 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.537      ;
; -2.598 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.528      ;
; -2.595 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.523      ;
; -2.583 ; clk_800hz:clk_800hz|counter[7]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.510      ;
; -2.579 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.506      ;
; -2.579 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.509      ;
; -2.566 ; clk_800hz:clk_800hz|counter[9]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.493      ;
; -2.563 ; clk_800hz:clk_800hz|counter[12]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.492      ;
; -2.504 ; clk_800hz:clk_800hz|counter[21]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.434      ;
; -2.494 ; clk_800hz:clk_800hz|counter[10]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.421      ;
; -2.481 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.411      ;
; -2.445 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.375      ;
; -2.430 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.360      ;
; -2.419 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.349      ;
; -2.414 ; clk_800hz:clk_800hz|counter[23]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.344      ;
; -2.358 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.288      ;
; -2.340 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.270      ;
; -2.263 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.193      ;
; -2.228 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.156      ;
; -2.228 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.156      ;
; -2.227 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.156      ;
; -2.227 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.156      ;
; -2.219 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.148      ;
; -2.219 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.148      ;
; -2.202 ; clk_800hz:clk_800hz|counter[11]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.131      ;
; -2.201 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.126      ;
; -2.200 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.125      ;
; -2.193 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.118      ;
; -2.192 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.117      ;
; -2.189 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.117      ;
; -2.189 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.117      ;
; -2.187 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.115      ;
; -2.187 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.115      ;
; -2.182 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.110      ;
; -2.182 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.110      ;
; -2.158 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.087      ;
; -2.149 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.077      ;
; -2.149 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.077      ;
; -2.142 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.074      ;
; -2.103 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.035      ;
; -2.101 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.033      ;
; -2.099 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.024      ;
; -2.099 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.024      ;
; -2.096 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[9]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.028      ;
; -2.096 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.028      ;
; -2.094 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.023      ;
; -2.094 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.023      ;
; -2.093 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.018      ;
; -2.093 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.018      ;
; -2.088 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.016      ;
; -2.088 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.016      ;
; -2.084 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.013      ;
; -2.075 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.004      ;
; -2.075 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.004      ;
; -2.075 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.002      ;
; -2.068 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.993      ;
; -2.067 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.992      ;
; -2.063 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 2.995      ;
; -2.063 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.988      ;
; -2.063 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.988      ;
; -2.062 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.987      ;
; -2.062 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.987      ;
; -2.059 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.988      ;
; -2.059 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.988      ;
; -2.057 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|counter[9]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 2.989      ;
; -2.055 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[9]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 2.987      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.736      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.736      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.736      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.736      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.711      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.711      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.711      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.711      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.487      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.487      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.487      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.487      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.487      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.462      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.462      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.462      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.462      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.462      ;
; -2.510 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.200      ; 3.740      ;
; -2.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 3.049      ;
; -2.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 3.049      ;
; -2.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 3.049      ;
; -2.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 3.049      ;
; -2.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 3.049      ;
; -2.485 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.200      ; 3.715      ;
; -2.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.355      ;
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.535      ;
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.535      ;
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.535      ;
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.535      ;
; -2.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.330      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.503      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.503      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.503      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.503      ;
; -2.361 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.917      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.286      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.286      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.286      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.286      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.286      ;
; -2.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.266      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.254      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.254      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.254      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.254      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.254      ;
; -2.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.441      ;
; -2.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.441      ;
; -2.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.441      ;
; -2.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.441      ;
; -2.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.440      ;
; -2.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.440      ;
; -2.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.440      ;
; -2.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.440      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.241      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.200      ; 3.539      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.416      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.416      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.416      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.416      ;
; -2.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.843      ;
; -2.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.843      ;
; -2.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.843      ;
; -2.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.843      ;
; -2.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.843      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.840      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.840      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.840      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.840      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.840      ;
; -2.277 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.200      ; 3.507      ;
; -2.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.443     ; 2.828      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.191      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.191      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.191      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.191      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.191      ;
; -2.255 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.381      ;
; -2.255 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.381      ;
; -2.255 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.381      ;
; -2.255 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.381      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.371      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.371      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.371      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.371      ;
; -2.232 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.358      ;
; -2.232 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.358      ;
; -2.232 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.358      ;
; -2.232 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.195      ; 3.358      ;
; -2.226 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.154      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.200      ; 3.444      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.132      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.132      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.132      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.132      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.132      ;
; -2.200 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.192      ; 3.422      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.122      ;
; -2.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.071     ; 3.122      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.529 ; lfsr:lfsr|q[20]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.260      ; 3.819      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.444      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.444      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.442      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.442      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.442      ;
; -2.510 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.440      ;
; -2.506 ; lfsr:lfsr|q[16]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.260      ; 3.796      ;
; -2.491 ; lfsr:lfsr|q[18]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.263      ; 3.784      ;
; -2.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.396      ;
; -2.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.396      ;
; -2.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.394      ;
; -2.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.392      ;
; -2.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.392      ;
; -2.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.390      ;
; -2.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.729      ;
; -2.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.724      ;
; -2.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.724      ;
; -2.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.727      ;
; -2.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.722      ;
; -2.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.722      ;
; -2.431 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.260      ; 3.721      ;
; -2.428 ; lfsr:lfsr|q[17]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.260      ; 3.718      ;
; -2.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.681      ;
; -2.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.676      ;
; -2.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.676      ;
; -2.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.333      ;
; -2.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.333      ;
; -2.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.331      ;
; -2.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.677      ;
; -2.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.672      ;
; -2.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.672      ;
; -2.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.300      ;
; -2.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.300      ;
; -2.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.298      ;
; -2.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.296      ;
; -2.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.296      ;
; -2.364 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.294      ;
; -2.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.618      ;
; -2.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.613      ;
; -2.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.613      ;
; -2.331 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.261      ;
; -2.331 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.261      ;
; -2.329 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.259      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.246      ; 3.585      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.241      ; 3.580      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.241      ; 3.580      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.581      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.576      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.576      ;
; -2.290 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.263      ; 3.583      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.546      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.541      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.541      ;
; -2.268 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.260      ; 3.558      ;
; -2.258 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.263      ; 3.551      ;
; -2.252 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.260      ; 3.542      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.180      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.180      ;
; -2.248 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.178      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.175      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.175      ;
; -2.244 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.173      ;
; -2.244 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.173      ;
; -2.243 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.173      ;
; -2.242 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.171      ;
; -2.238 ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.262      ; 3.530      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.152      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.152      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.152      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.152      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.152      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.152      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.152      ;
; -2.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.152      ;
; -2.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.150      ;
; -2.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.150      ;
; -2.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.150      ;
; -2.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.150      ;
; -2.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.150      ;
; -2.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.150      ;
; -2.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.150      ;
; -2.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.150      ;
; -2.220 ; lfsr:lfsr|q[24]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.260      ; 3.510      ;
; -2.210 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.260      ; 3.500      ;
; -2.208 ; lfsr:lfsr|q[11]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.260      ; 3.498      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.465      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.460      ;
; -2.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.460      ;
; -2.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.460      ;
; -2.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.455      ;
; -2.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.242      ; 3.455      ;
; -2.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.246      ; 3.458      ;
; -2.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.241      ; 3.453      ;
; -2.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.241      ; 3.453      ;
; -2.177 ; lfsr:lfsr|q[19]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.260      ; 3.467      ;
; -2.175 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.104      ;
; -2.175 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.104      ;
; -2.175 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.104      ;
; -2.175 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.070     ; 3.104      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.058 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.674      ; 1.433      ;
; 0.073 ; lfsr:lfsr|data_out[50]~25                                                                                                                          ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.669      ; 1.443      ;
; 0.090 ; lfsr:lfsr|data_out[8]~57                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.564      ; 1.355      ;
; 0.116 ; lfsr:lfsr|data_out[19]~89                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.403      ; 1.220      ;
; 0.131 ; lfsr:lfsr|data_out[17]~37                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.792      ; 1.624      ;
; 0.147 ; lfsr:lfsr|data_out[34]~17                                                                                                                          ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.503      ; 1.351      ;
; 0.147 ; lfsr:lfsr|data_out[24]~65                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.487      ; 1.335      ;
; 0.168 ; lfsr:lfsr|data_out[36]~121                                                                                                                         ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.485      ; 1.354      ;
; 0.174 ; lfsr:lfsr|data_out[16]~61                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.837      ; 1.712      ;
; 0.193 ; lfsr:lfsr|data_out[12]~109                                                                                                                         ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.575      ; 1.469      ;
; 0.198 ; lfsr:lfsr|data_out[35]~97                                                                                                                          ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.503      ; 1.402      ;
; 0.201 ; lfsr:lfsr|data_out[4]~105                                                                                                                          ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.790      ; 1.692      ;
; 0.206 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.698      ; 4.135      ;
; 0.212 ; lfsr:lfsr|data_out[9]~33                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.857      ; 1.770      ;
; 0.213 ; lfsr:lfsr|data_out[20]~113                                                                                                                         ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.487      ; 1.401      ;
; 0.251 ; lfsr:lfsr|data_out[27]~93                                                                                                                          ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.611      ; 1.563      ;
; 0.261 ; lfsr:lfsr|data_out[43]~101                                                                                                                         ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.417      ; 1.379      ;
; 0.323 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.701      ; 4.255      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.355 ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 0.946      ;
; 0.358 ; lfsr:lfsr|data_out[28]~117                                                                                                                         ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.575      ; 1.634      ;
; 0.368 ; lfsr:lfsr|data_out[11]~85                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.583      ; 1.652      ;
; 0.371 ; lfsr:lfsr|data_out[32]~69                                                                                                                          ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.577      ; 1.649      ;
; 0.372 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.388      ; 0.961      ;
; 0.372 ; lfsr:lfsr|data_out[1]~29                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.576      ; 1.649      ;
; 0.373 ; lfsr:lfsr|data_out[25]~41                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.582      ; 1.656      ;
; 0.373 ; lfsr:lfsr|data_out[3]~81                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.588      ; 1.662      ;
; 0.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.388      ; 0.969      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.581      ; 1.664      ;
; 0.385 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.386      ; 0.972      ;
; 0.387 ; lfsr:lfsr|data_out[26]~13                                                                                                                          ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.580      ; 1.668      ;
; 0.388 ; lfsr:lfsr|data_out[42]~21                                                                                                                          ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.912      ; 1.001      ;
; 0.407 ; lfsr:lfsr|q[24]                                                                                                                                    ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.649      ;
; 0.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 0.997      ;
; 0.414 ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.656      ;
; 0.415 ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.657      ;
; 0.416 ; lfsr:lfsr|q[29]                                                                                                                                    ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.657      ;
; 0.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; lfsr:lfsr|q[28]                                                                                                                                    ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; lfsr:lfsr|q[26]                                                                                                                                    ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.660      ;
; 0.421 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 1.011      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.386      ; 1.018      ;
; 0.449 ; lfsr:lfsr|data_out[44]~125                                                                                                                         ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.931      ; 1.081      ;
; 0.450 ; lfsr:lfsr|q[25]                                                                                                                                    ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.692      ;
; 0.453 ; lfsr:lfsr|data_out[49]~53                                                                                                                          ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.933      ; 1.087      ;
; 0.466 ; lfsr:lfsr|data_out[48]~77                                                                                                                          ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.934      ; 1.101      ;
; 0.475 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.649      ; 1.825      ;
; 0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.737      ;
; 0.504 ; lfsr:lfsr|data_out[40]~73                                                                                                                          ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.874      ; 1.079      ;
; 0.534 ; lfsr:lfsr|data_out[33]~45                                                                                                                          ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.601      ; 1.836      ;
; 0.539 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.781      ;
; 0.556 ; lfsr:lfsr|data_out[41]~49                                                                                                                          ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.874      ; 1.131      ;
; 0.564 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.805      ;
; 0.569 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.810      ;
; 0.572 ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|q[6]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.813      ;
; 0.572 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.813      ;
; 0.572 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|q[9]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.813      ;
; 0.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.814      ;
; 0.577 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.818      ;
; 0.577 ; lfsr:lfsr|q[22]                                                                                                                                    ; lfsr:lfsr|q[21]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.818      ;
; 0.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.818      ;
; 0.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 1.171      ;
; 0.586 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.830      ;
; 0.598 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.839      ;
; 0.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.865      ;
; 0.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.866      ;
; 0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.087      ; 0.871      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.386      ; 1.202      ;
; 0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.465      ; 1.253      ;
; 0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.863      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.867      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.465      ; 1.261      ;
; 0.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.465      ; 1.262      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.873      ;
; 0.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.876      ;
; 0.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.881      ;
; 0.640 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.882      ;
; 0.660 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 1.250      ;
; 0.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.386      ; 1.253      ;
; 0.671 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.009      ; 2.411      ;
; 0.676 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.698      ; 4.105      ;
; 0.709 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.950      ;
; 0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.386      ; 1.297      ;
; 0.714 ; lfsr:lfsr|q[16]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.955      ;
; 0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.465      ; 1.351      ;
; 0.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.465      ; 1.358      ;
; 0.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.465      ; 1.359      ;
; 0.728 ; lfsr:lfsr|q[30]                                                                                                                                    ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.969      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.597      ;
; 0.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.624      ;
; 0.398 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.639      ;
; 0.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.649      ;
; 0.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.328      ; 0.975      ;
; 0.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.736      ;
; 0.578 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.476      ; 1.225      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.476      ; 1.229      ;
; 0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.826      ;
; 0.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.828      ;
; 0.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.085      ; 0.845      ;
; 0.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.085      ; 0.847      ;
; 0.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.849      ;
; 0.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.328      ; 1.148      ;
; 0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.862      ;
; 0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 0.880      ;
; 0.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.328      ; 1.167      ;
; 0.714 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.954      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.991      ;
; 0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.992      ;
; 0.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.033      ;
; 0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.039      ;
; 0.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.476      ; 1.444      ;
; 0.798 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.040      ;
; 0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.030     ; 0.970      ;
; 0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.057      ;
; 0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.044      ;
; 0.810 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.476      ; 1.457      ;
; 0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.476      ; 1.462      ;
; 0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.476      ; 1.462      ;
; 0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.062     ; 0.959      ;
; 0.821 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.030     ; 0.992      ;
; 0.835 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.062      ; 1.068      ;
; 0.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.062     ; 0.979      ;
; 0.872 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.085      ; 1.128      ;
; 0.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.085      ; 1.132      ;
; 0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.062     ; 1.019      ;
; 0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.335      ; 1.416      ;
; 0.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.062     ; 1.021      ;
; 0.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.335      ; 1.424      ;
; 0.892 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.085      ; 1.148      ;
; 0.892 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.132      ;
; 0.904 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.146      ;
; 0.910 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.150      ;
; 0.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.335      ; 1.458      ;
; 0.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.166      ;
; 0.935 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.192      ;
; 0.937 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.194      ;
; 0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.183      ;
; 0.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.199      ;
; 0.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.204      ;
; 0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.319     ; 0.805      ;
; 0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.210      ;
; 0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.210      ;
; 0.962 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.321     ; 0.812      ;
; 0.964 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.221      ;
; 0.970 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.227      ;
; 0.970 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.227      ;
; 0.971 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.085      ; 1.227      ;
; 0.973 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.476      ; 1.620      ;
; 0.975 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.319     ; 0.827      ;
; 0.975 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.476      ; 1.622      ;
; 0.985 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.319     ; 0.837      ;
; 1.006 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.263      ;
; 1.011 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.086      ; 1.268      ;
; 1.024 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.062      ; 1.257      ;
; 1.024 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.264      ;
; 1.051 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.062      ; 1.284      ;
; 1.075 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.321     ; 0.925      ;
; 1.076 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.319     ; 0.928      ;
; 1.086 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.023     ; 1.264      ;
; 1.094 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.055     ; 1.240      ;
; 1.108 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.023     ; 1.286      ;
; 1.120 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.321     ; 0.970      ;
; 1.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.055     ; 1.273      ;
; 1.128 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.319     ; 0.980      ;
; 1.163 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.055     ; 1.309      ;
; 1.168 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.327      ; 1.696      ;
; 1.197 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.321     ; 1.047      ;
; 1.211 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.321     ; 1.061      ;
; 1.216 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.321     ; 1.066      ;
; 1.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.030     ; 1.391      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.322      ; 1.711      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.322      ; 1.711      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.322      ; 1.711      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.322      ; 1.711      ;
; 1.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.442      ; 1.846      ;
; 1.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.442      ; 1.846      ;
; 1.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.442      ; 1.846      ;
; 1.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.474      ;
; 1.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.474      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.351 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.086      ; 0.608      ;
; 0.356 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.597      ;
; 0.401 ; clk_800hz:clk_800hz|counter[25]          ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.643      ;
; 0.580 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 2.751      ; 3.745      ;
; 0.587 ; clk_800hz:clk_800hz|counter[16]          ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; clk_800hz:clk_800hz|counter[19]          ; clk_800hz:clk_800hz|counter[19]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; clk_800hz:clk_800hz|counter[17]          ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.833      ;
; 0.600 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.841      ;
; 0.601 ; clk_800hz:clk_800hz|counter[10]          ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; clk_800hz:clk_800hz|counter[3]           ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; clk_800hz:clk_800hz|counter[24]          ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; clk_800hz:clk_800hz|counter[8]           ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; clk_800hz:clk_800hz|counter[2]           ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; clk_800hz:clk_800hz|counter[15]          ; clk_800hz:clk_800hz|counter[15]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; clk_800hz:clk_800hz|counter[7]           ; clk_800hz:clk_800hz|counter[7]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; clk_800hz:clk_800hz|counter[23]          ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; clk_800hz:clk_800hz|counter[21]          ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; clk_800hz:clk_800hz|counter[5]           ; clk_800hz:clk_800hz|counter[5]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; clk_800hz:clk_800hz|counter[20]          ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; clk_800hz:clk_800hz|counter[6]           ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; clk_800hz:clk_800hz|counter[22]          ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; clock_100hz:clock_100hz|counter[1]       ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.849      ;
; 0.639 ; clk_800hz:clk_800hz|counter[0]           ; clk_800hz:clk_800hz|counter[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.880      ;
; 0.682 ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 2.748      ; 3.844      ;
; 0.685 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 0.926      ;
; 0.744 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.466      ; 1.381      ;
; 0.757 ; clk_800hz:clk_800hz|counter[18]          ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.999      ;
; 0.763 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.004      ;
; 0.796 ; clk_800hz:clk_800hz|counter[0]           ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.039      ;
; 0.854 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.466      ; 1.491      ;
; 0.864 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 1.104      ;
; 0.866 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 1.106      ;
; 0.875 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.116      ;
; 0.875 ; clk_800hz:clk_800hz|counter[19]          ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.117      ;
; 0.875 ; clk_800hz:clk_800hz|counter[16]          ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.117      ;
; 0.877 ; clk_800hz:clk_800hz|counter[17]          ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.119      ;
; 0.878 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.119      ;
; 0.879 ; clock_100hz:clock_100hz|counter[8]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.120      ;
; 0.881 ; clock_100hz:clock_100hz|counter[1]       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.122      ;
; 0.882 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.123      ;
; 0.886 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.127      ;
; 0.886 ; clk_800hz:clk_800hz|counter[16]          ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.128      ;
; 0.887 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.129      ;
; 0.888 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.130      ;
; 0.890 ; clk_800hz:clk_800hz|counter[24]          ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; clk_800hz:clk_800hz|counter[15]          ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; clk_800hz:clk_800hz|counter[1]           ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.131      ;
; 0.890 ; clk_800hz:clk_800hz|counter[2]           ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.131      ;
; 0.890 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[20]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; clk_800hz:clk_800hz|counter[7]           ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; clk_800hz:clk_800hz|counter[23]          ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; clk_800hz:clk_800hz|counter[5]           ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; clk_800hz:clk_800hz|counter[21]          ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; clock_100hz:clock_100hz|counter[1]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.133      ;
; 0.893 ; clk_800hz:clk_800hz|counter[9]           ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.134      ;
; 0.893 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[12]      ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.134      ;
; 0.893 ; clock_100hz:clock_100hz|counter[13]      ; clock_100hz:clock_100hz|counter[14]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.134      ;
; 0.894 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[10]      ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.135      ;
; 0.894 ; clk_800hz:clk_800hz|counter[6]           ; clk_800hz:clk_800hz|counter[7]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.135      ;
; 0.894 ; clk_800hz:clk_800hz|counter[20]          ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; clk_800hz:clk_800hz|counter[4]           ; clk_800hz:clk_800hz|counter[5]           ; clk_50                            ; clk_50      ; 0.000        ; 0.070      ; 1.135      ;
; 0.895 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[24]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; clk_800hz:clk_800hz|counter[22]          ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[22]      ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.137      ;
; 0.896 ; clk_800hz:clk_800hz|counter[14]          ; clk_800hz:clk_800hz|counter[15]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.138      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clr'                                                                                                                ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 1.713 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.641     ; 0.602      ;
; 1.763 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.641     ; 0.652      ;
; 1.763 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.685     ; 0.608      ;
; 1.775 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.708     ; 0.597      ;
; 1.789 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.706     ; 0.613      ;
; 1.789 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.709     ; 0.610      ;
; 2.279 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.197     ; 0.612      ;
; 2.281 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.213     ; 0.598      ;
; 2.286 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.284     ; 0.532      ;
; 2.286 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.284     ; 0.532      ;
; 2.354 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.352     ; 0.532      ;
; 2.357 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.355     ; 0.532      ;
; 2.357 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.355     ; 0.532      ;
; 2.358 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.356     ; 0.532      ;
; 2.362 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.360     ; 0.532      ;
; 2.363 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.361     ; 0.532      ;
; 2.364 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.362     ; 0.532      ;
; 2.365 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.363     ; 0.532      ;
; 2.367 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.365     ; 0.532      ;
; 2.397 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.348     ; 0.579      ;
; 2.440 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.363     ; 0.607      ;
; 2.467 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.285     ; 0.712      ;
; 2.468 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.284     ; 0.714      ;
; 2.479 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.415     ; 0.594      ;
; 2.490 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.284     ; 0.736      ;
; 2.553 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.474     ; 0.609      ;
; 2.554 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.480     ; 0.604      ;
; 2.604 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.602     ; 0.532      ;
; 2.605 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.603     ; 0.532      ;
; 2.654 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.652     ; 0.532      ;
; 2.655 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.653     ; 0.532      ;
; 2.663 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.431     ; 0.762      ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.334 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.212      ; 4.035      ;
; -0.334 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.212      ; 4.035      ;
; -0.334 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.212      ; 4.035      ;
; -0.334 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.212      ; 4.035      ;
; -0.328 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.328 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.214      ; 4.031      ;
; -0.321 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.213      ; 4.023      ;
; -0.309 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.209      ; 4.007      ;
; -0.309 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.209      ; 4.007      ;
; -0.309 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.209      ; 4.007      ;
; -0.309 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.209      ; 4.007      ;
; -0.309 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.209      ; 4.007      ;
; -0.309 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.209      ; 4.007      ;
; -0.292 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.212      ; 3.993      ;
; -0.292 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.212      ; 3.993      ;
; -0.292 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.212      ; 3.993      ;
; -0.292 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.212      ; 3.993      ;
; -0.283 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.211      ; 3.983      ;
; -0.283 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.211      ; 3.983      ;
; -0.283 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.211      ; 3.983      ;
; -0.283 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.211      ; 3.983      ;
; -0.283 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.211      ; 3.983      ;
; -0.283 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.211      ; 3.983      ;
; -0.283 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.211      ; 3.983      ;
; -0.283 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.226      ; 3.998      ;
; -0.283 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.226      ; 3.998      ;
; -0.283 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.226      ; 3.998      ;
; -0.283 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.211      ; 3.983      ;
; -0.283 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.211      ; 3.983      ;
; -0.281 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.208      ; 3.978      ;
; -0.277 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.207      ; 3.973      ;
; -0.277 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.207      ; 3.973      ;
; -0.258 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.210      ; 3.957      ;
; -0.258 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.210      ; 3.957      ;
; -0.254 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.215      ; 3.958      ;
; -0.254 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.215      ; 3.958      ;
; -0.254 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.215      ; 3.958      ;
; -0.254 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.215      ; 3.958      ;
; -0.254 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.215      ; 3.958      ;
; -0.254 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.215      ; 3.958      ;
; -0.245 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.213      ; 3.947      ;
; -0.245 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.213      ; 3.947      ;
; -0.245 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.213      ; 3.947      ;
; -0.245 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.213      ; 3.947      ;
; -0.245 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.213      ; 3.947      ;
; -0.245 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.213      ; 3.947      ;
; -0.223 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.230      ; 3.942      ;
; -0.223 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.230      ; 3.942      ;
; -0.223 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.230      ; 3.942      ;
; -0.223 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.230      ; 3.942      ;
; 0.031  ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.031  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.214      ; 4.172      ;
; 0.119  ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.209      ; 4.079      ;
; 0.119  ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.209      ; 4.079      ;
; 0.119  ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.209      ; 4.079      ;
; 0.119  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.209      ; 4.079      ;
; 0.119  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.209      ; 4.079      ;
; 0.119  ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.209      ; 4.079      ;
; 0.122  ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.212      ; 4.079      ;
; 0.122  ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.212      ; 4.079      ;
; 0.122  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.212      ; 4.079      ;
; 0.122  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.212      ; 4.079      ;
; 0.135  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.213      ; 4.067      ;
; 0.150  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.212      ; 4.051      ;
; 0.150  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.212      ; 4.051      ;
; 0.150  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.212      ; 4.051      ;
; 0.150  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.212      ; 4.051      ;
; 0.156  ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.208      ; 4.041      ;
; 0.157  ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.211      ; 4.043      ;
; 0.157  ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.211      ; 4.043      ;
; 0.157  ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.211      ; 4.043      ;
; 0.157  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.211      ; 4.043      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.276 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.382      ; 3.859      ;
; 0.276 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.382      ; 3.859      ;
; 0.276 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.382      ; 3.859      ;
; 0.276 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.382      ; 3.859      ;
; 0.299 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 3.865      ;
; 0.299 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 3.865      ;
; 0.299 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 3.865      ;
; 0.299 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 3.865      ;
; 0.299 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 3.865      ;
; 0.299 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 3.865      ;
; 0.309 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.872      ;
; 0.309 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.872      ;
; 0.313 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.366      ; 3.880      ;
; 0.313 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.366      ; 3.880      ;
; 0.313 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.366      ; 3.880      ;
; 0.313 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.366      ; 3.880      ;
; 0.313 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.366      ; 3.880      ;
; 0.313 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.366      ; 3.880      ;
; 0.323 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.378      ; 3.902      ;
; 0.323 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.378      ; 3.902      ;
; 0.323 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.378      ; 3.902      ;
; 0.331 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.359      ; 3.891      ;
; 0.331 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.359      ; 3.891      ;
; 0.333 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.896      ;
; 0.333 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.896      ;
; 0.333 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.896      ;
; 0.333 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.896      ;
; 0.333 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.896      ;
; 0.333 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.896      ;
; 0.333 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.896      ;
; 0.333 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.896      ;
; 0.333 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.362      ; 3.896      ;
; 0.334 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.359      ; 3.894      ;
; 0.340 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.363      ; 3.904      ;
; 0.340 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.363      ; 3.904      ;
; 0.340 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.363      ; 3.904      ;
; 0.340 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.363      ; 3.904      ;
; 0.353 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 3.919      ;
; 0.366 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.364      ; 3.931      ;
; 0.366 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.364      ; 3.931      ;
; 0.366 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.364      ; 3.931      ;
; 0.366 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.364      ; 3.931      ;
; 0.370 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.360      ; 3.931      ;
; 0.370 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.360      ; 3.931      ;
; 0.370 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.360      ; 3.931      ;
; 0.370 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.360      ; 3.931      ;
; 0.370 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.360      ; 3.931      ;
; 0.370 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.360      ; 3.931      ;
; 0.454 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.454 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.365      ; 4.020      ;
; 0.716 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.382      ; 3.799      ;
; 0.716 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.382      ; 3.799      ;
; 0.716 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.382      ; 3.799      ;
; 0.716 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.382      ; 3.799      ;
; 0.738 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.365      ; 3.804      ;
; 0.738 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.365      ; 3.804      ;
; 0.738 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.365      ; 3.804      ;
; 0.738 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.365      ; 3.804      ;
; 0.738 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.365      ; 3.804      ;
; 0.738 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.365      ; 3.804      ;
; 0.748 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.366      ; 3.815      ;
; 0.748 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.366      ; 3.815      ;
; 0.748 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.366      ; 3.815      ;
; 0.748 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.366      ; 3.815      ;
; 0.748 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.366      ; 3.815      ;
; 0.748 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.366      ; 3.815      ;
; 0.751 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.814      ;
; 0.751 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.814      ;
; 0.769 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.359      ; 3.829      ;
; 0.769 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.359      ; 3.829      ;
; 0.774 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.378      ; 3.853      ;
; 0.774 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.378      ; 3.853      ;
; 0.774 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.378      ; 3.853      ;
; 0.774 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.359      ; 3.834      ;
; 0.776 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.839      ;
; 0.776 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.839      ;
; 0.776 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.839      ;
; 0.776 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.839      ;
; 0.776 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.839      ;
; 0.776 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.839      ;
; 0.776 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.839      ;
; 0.776 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.839      ;
; 0.776 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.362      ; 3.839      ;
; 0.784 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.363      ; 3.848      ;
; 0.784 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.363      ; 3.848      ;
; 0.784 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.363      ; 3.848      ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clr'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                         ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~109|dataa ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa   ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~29|dataa   ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[27]~93|dataa  ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[32]~69|dataa  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~41|dataa  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[26]~13|dataa  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[28]~117|dataa ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|dataa   ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~85|dataa  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[33]~45|dataa  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~81|dataa   ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.426  ; 0.426        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.426  ; 0.426        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; 0.426  ; 0.426        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~61|datad  ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~33|datad   ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[42]~21|datac  ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[48]~77|datac  ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[49]~53|datac  ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[40]~73|datab  ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[41]~49|datab  ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~37|datad  ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~89|datac  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~105|datad  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~113|datad ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~65|datad  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[34]~17|datad  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[35]~97|datad  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[36]~121|datad ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[35]~97|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~113|datad ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~65|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[34]~17|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[36]~121|datad ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~105|datad  ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~37|datad  ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~89|datac  ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[40]~73|datab  ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[41]~49|datab  ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[16]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[17]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[18]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[19]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[20]                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.219  ; 0.437        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.219  ; 0.437        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.219  ; 0.437        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.219  ; 0.437        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.219  ; 0.437        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.219  ; 0.437        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.219  ; 0.437        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; 2.844 ; 3.118 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; 2.278 ; 2.443 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 2.278 ; 2.455 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.097 ; 1.081 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; -1.573 ; -1.764 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; -0.904 ; -1.078 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.852 ; -0.986 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.236 ; -0.206 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 13.362 ; 13.514 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 6.405  ; 6.324  ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 12.369 ; 12.613 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 12.263 ; 12.428 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 13.698 ; 13.368 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.980 ; 11.854 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.257 ; 11.208 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 13.698 ; 13.368 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.486  ; 9.442  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.281 ; 10.201 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 13.168 ; 13.037 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.706 ; 11.991 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.339 ; 10.310 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.119 ; 9.975  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.295  ; 9.210  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.877  ; 8.869  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.348  ; 9.218  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.695  ; 8.548  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.963  ; 9.836  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.339 ; 10.310 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.686  ; 8.652  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.315  ; 8.204  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.327  ; 8.215  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.551  ; 8.513  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.612  ; 8.487  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.601  ; 8.383  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.686  ; 8.456  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.527  ; 8.652  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.565 ; 10.502 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.972  ; 8.847  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.614  ; 8.494  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.565 ; 10.502 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.978  ; 8.882  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.945  ; 8.834  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.624  ; 8.571  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.968  ; 9.143  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 12.059 ; 11.835 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.851 ; 10.710 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.998  ; 9.898  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.401 ; 10.538 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 12.059 ; 11.835 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.227 ; 10.908 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.709 ; 11.359 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.568 ; 11.766 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.515 ; 11.353 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.894  ; 9.712  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.515 ; 11.353 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.269  ; 9.276  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.663 ; 10.549 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.759  ; 9.639  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.434 ; 10.200 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.498 ; 10.730 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.089 ; 11.145 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.696  ; 9.575  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.053 ; 10.841 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.752 ; 10.553 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.770  ; 9.622  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.547 ; 10.582 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.089 ; 11.145 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.268 ; 10.527 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.570 ; 11.331 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.042 ; 10.894 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.570 ; 11.331 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.947 ; 10.855 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.195 ; 10.141 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.422 ; 11.106 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.519  ; 9.428  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.448 ; 10.671 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 12.901 ; 13.045 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 6.177  ; 6.098  ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 10.886 ; 11.021 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 9.881  ; 10.005 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.402  ; 8.350  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.351 ; 10.183 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.190 ; 10.124 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 12.476 ; 12.189 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.402  ; 8.350  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.248  ; 9.086  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 12.073 ; 11.849 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.592 ; 10.831 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.554  ; 7.465  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.912  ; 8.770  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.136  ; 8.048  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.795  ; 7.689  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.180  ; 8.050  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.554  ; 7.465  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.809  ; 8.758  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.142  ; 9.192  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.315  ; 7.219  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.315  ; 7.219  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.343  ; 7.255  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.620  ; 7.508  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.594  ; 7.483  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.584  ; 7.475  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.675  ; 7.554  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.530  ; 7.641  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.320  ; 7.191  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.320  ; 7.191  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.533  ; 7.413  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.586  ; 9.472  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.511  ; 7.407  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.972  ; 7.799  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.651  ; 7.542  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.965  ; 8.123  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.365  ; 8.300  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.184  ; 9.081  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.365  ; 8.300  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.985  ; 8.915  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.345 ; 10.160 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.544  ; 9.474  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.005 ; 9.864  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.902  ; 10.063 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.215  ; 8.131  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.743  ; 8.595  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.374 ; 10.225 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.215  ; 8.131  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.479  ; 9.336  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.609  ; 8.524  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.256  ; 9.077  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.349  ; 9.611  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.758  ; 7.591  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.758  ; 7.591  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.143  ; 8.895  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.857  ; 8.636  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.090  ; 7.958  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.993  ; 8.886  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.449  ; 9.459  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.576  ; 8.808  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.138  ; 8.096  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.898  ; 8.718  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.411  ; 9.170  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.803  ; 8.683  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.503  ; 8.464  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.765  ; 9.407  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.138  ; 8.096  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.075  ; 9.243  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.697         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.112       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.585       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.653         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.191       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.462       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.601         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.224       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.377       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.512         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.181       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.331       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.408         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.058        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.466       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.365         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.342       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.023       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.348         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.116       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.232       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.333         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.323       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.010       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.333         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.414       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -1.919       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.305         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.061        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.366       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.274         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.116       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.158       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.269         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.111       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.158       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.187         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.384       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.803       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.155         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.086       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.069       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.010         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.118       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -1.892       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.896         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.220        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.116       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.798         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.219        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.017       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.566         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.362       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.204       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clr                               ; -1.437 ; -27.900       ;
; clk_50                            ; -1.174 ; -27.832       ;
; clock_100hz:clock_100hz|clk_100hz ; -1.023 ; -24.035       ;
; clk_800hz:clk_800hz|clk_800hz     ; -0.920 ; -24.899       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.097 ; -0.115        ;
; clk_50                            ; 0.130  ; 0.000         ;
; clk_800hz:clk_800hz|clk_800hz     ; 0.176  ; 0.000         ;
; clr                               ; 0.782  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                      ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.396 ; -22.855       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                       ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.048 ; -0.807        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -86.044       ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -1.000 ; -119.000      ;
; clk_800hz:clk_800hz|clk_800hz     ; -1.000 ; -53.000       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clr'                                                                                                                ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.437 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.634     ; 0.427      ;
; -1.221 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.619     ; 0.332      ;
; -1.205 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.599     ; 0.347      ;
; -1.053 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.716     ; 0.300      ;
; -1.022 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.657     ; 0.346      ;
; -1.019 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.659     ; 0.342      ;
; -0.997 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.600     ; 0.300      ;
; -0.995 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.743     ; 0.300      ;
; -0.994 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.742     ; 0.300      ;
; -0.967 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.715     ; 0.300      ;
; -0.954 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.588     ; 0.345      ;
; -0.922 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.522     ; 0.435      ;
; -0.904 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.522     ; 0.417      ;
; -0.900 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.609     ; 0.300      ;
; -0.900 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.523     ; 0.413      ;
; -0.857 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.492     ; 0.350      ;
; -0.852 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.501     ; 0.337      ;
; -0.822 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.612     ; 0.300      ;
; -0.821 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.610     ; 0.300      ;
; -0.818 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.608     ; 0.300      ;
; -0.817 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.607     ; 0.300      ;
; -0.815 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.604     ; 0.300      ;
; -0.813 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.603     ; 0.300      ;
; -0.812 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.602     ; 0.300      ;
; -0.774 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.522     ; 0.300      ;
; -0.773 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.522     ; 0.300      ;
; -0.636 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.149     ; 0.390      ;
; -0.585 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.149     ; 0.340      ;
; -0.562 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.193     ; 0.348      ;
; -0.561 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.190     ; 0.351      ;
; -0.548 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.193     ; 0.336      ;
; -0.544 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.177     ; 0.347      ;
+--------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.174 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.123      ;
; -1.160 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.109      ;
; -1.140 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.086      ;
; -1.138 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.084      ;
; -1.137 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.082      ;
; -1.136 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.082      ;
; -1.133 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.082      ;
; -1.132 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.077      ;
; -1.130 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.076      ;
; -1.114 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.063      ;
; -1.114 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.063      ;
; -1.097 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.046      ;
; -1.092 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.037      ;
; -1.074 ; clk_800hz:clk_800hz|counter[13]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.023      ;
; -1.063 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 2.012      ;
; -1.057 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.003      ;
; -1.055 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.001      ;
; -1.052 ; clk_800hz:clk_800hz|counter[5]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.997      ;
; -1.052 ; clk_800hz:clk_800hz|counter[6]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.997      ;
; -1.041 ; clk_800hz:clk_800hz|counter[8]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.986      ;
; -1.041 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.987      ;
; -1.038 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.986      ;
; -1.037 ; clk_800hz:clk_800hz|counter[3]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.982      ;
; -1.031 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.977      ;
; -1.002 ; clk_800hz:clk_800hz|counter[25]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.951      ;
; -0.996 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.942      ;
; -0.988 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.933      ;
; -0.987 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.933      ;
; -0.971 ; clk_800hz:clk_800hz|counter[20]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.920      ;
; -0.971 ; clk_800hz:clk_800hz|counter[16]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.920      ;
; -0.970 ; clk_800hz:clk_800hz|counter[22]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.919      ;
; -0.948 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.894      ;
; -0.945 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.892      ;
; -0.945 ; clk_800hz:clk_800hz|counter[9]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.890      ;
; -0.942 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.889      ;
; -0.940 ; clk_800hz:clk_800hz|counter[12]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.887      ;
; -0.927 ; clk_800hz:clk_800hz|counter[7]      ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.872      ;
; -0.923 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.872      ;
; -0.886 ; clk_800hz:clk_800hz|counter[21]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.835      ;
; -0.881 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.830      ;
; -0.880 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.829      ;
; -0.876 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.822      ;
; -0.859 ; clk_800hz:clk_800hz|counter[10]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.804      ;
; -0.836 ; clk_800hz:clk_800hz|counter[23]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.785      ;
; -0.833 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.782      ;
; -0.828 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.777      ;
; -0.826 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.775      ;
; -0.811 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.760      ;
; -0.800 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.749      ;
; -0.799 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.748      ;
; -0.752 ; clk_800hz:clk_800hz|counter[11]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.699      ;
; -0.730 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.677      ;
; -0.729 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.676      ;
; -0.726 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.673      ;
; -0.725 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.672      ;
; -0.723 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.671      ;
; -0.723 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.038     ; 1.672      ;
; -0.721 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.668      ;
; -0.720 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.667      ;
; -0.718 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.665      ;
; -0.717 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.664      ;
; -0.712 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.660      ;
; -0.712 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.660      ;
; -0.703 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.647      ;
; -0.702 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.646      ;
; -0.700 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.648      ;
; -0.700 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.648      ;
; -0.699 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.643      ;
; -0.698 ; clock_100hz:clock_100hz|counter[1]  ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.642      ;
; -0.694 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.638      ;
; -0.693 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.637      ;
; -0.691 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.635      ;
; -0.690 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.634      ;
; -0.689 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.633      ;
; -0.689 ; clk_800hz:clk_800hz|counter[4]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.633      ;
; -0.685 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.633      ;
; -0.685 ; clk_800hz:clk_800hz|counter[14]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.633      ;
; -0.684 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.628      ;
; -0.684 ; clk_800hz:clk_800hz|counter[0]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.628      ;
; -0.680 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.626      ;
; -0.674 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.620      ;
; -0.666 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.614      ;
; -0.666 ; clk_800hz:clk_800hz|counter[19]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.614      ;
; -0.666 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.614      ;
; -0.666 ; clk_800hz:clk_800hz|counter[17]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.614      ;
; -0.662 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 1.613      ;
; -0.655 ; clk_800hz:clk_800hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.601      ;
; -0.653 ; clk_800hz:clk_800hz|counter[15]     ; clk_800hz:clk_800hz|counter[1]      ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 1.604      ;
; -0.653 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 1.603      ;
; -0.652 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.037     ; 1.602      ;
; -0.649 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.597      ;
; -0.649 ; clk_800hz:clk_800hz|counter[18]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.597      ;
; -0.647 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.594      ;
; -0.646 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.593      ;
; -0.645 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.592      ;
; -0.644 ; clk_800hz:clk_800hz|counter[1]      ; clk_800hz:clk_800hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.588      ;
; -0.644 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.591      ;
; -0.644 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.588      ;
; -0.644 ; clk_800hz:clk_800hz|counter[2]      ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.588      ;
; -0.642 ; clk_800hz:clk_800hz|counter[24]     ; clk_800hz:clk_800hz|counter[9]      ; clk_50       ; clk_50      ; 1.000        ; -0.036     ; 1.593      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.023 ; lfsr:lfsr|q[16]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 2.182      ;
; -1.023 ; lfsr:lfsr|q[18]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 2.181      ;
; -1.015 ; lfsr:lfsr|q[20]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 2.174      ;
; -0.979 ; lfsr:lfsr|q[17]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 2.138      ;
; -0.976 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 2.135      ;
; -0.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.834      ;
; -0.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.834      ;
; -0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 2.029      ;
; -0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.832      ;
; -0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 2.029      ;
; -0.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 2.030      ;
; -0.882 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 2.040      ;
; -0.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.821      ;
; -0.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.821      ;
; -0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 2.016      ;
; -0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.819      ;
; -0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 2.016      ;
; -0.869 ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.151      ; 2.029      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 2.017      ;
; -0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.813      ;
; -0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.813      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 2.008      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.811      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 2.008      ;
; -0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.810      ;
; -0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.810      ;
; -0.861 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 2.009      ;
; -0.860 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 2.019      ;
; -0.860 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 2.019      ;
; -0.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 2.005      ;
; -0.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.808      ;
; -0.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 2.005      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 2.006      ;
; -0.855 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.149      ; 2.013      ;
; -0.831 ; lfsr:lfsr|q[24]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.152      ; 1.992      ;
; -0.818 ; lfsr:lfsr|q[11]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.977      ;
; -0.815 ; lfsr:lfsr|q[2]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.974      ;
; -0.815 ; lfsr:lfsr|q[15]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.974      ;
; -0.811 ; lfsr:lfsr|q[19]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.970      ;
; -0.804 ; lfsr:lfsr|q[7]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.963      ;
; -0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.752      ;
; -0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.752      ;
; -0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.752      ;
; -0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.752      ;
; -0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.947      ;
; -0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.947      ;
; -0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.750      ;
; -0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.750      ;
; -0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.947      ;
; -0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.947      ;
; -0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.948      ;
; -0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.948      ;
; -0.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.745      ;
; -0.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.745      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.940      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.743      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.940      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.941      ;
; -0.790 ; lfsr:lfsr|q[27]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.152      ; 1.951      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.726      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.726      ;
; -0.776 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.935      ;
; -0.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.921      ;
; -0.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.724      ;
; -0.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.921      ;
; -0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.922      ;
; -0.761 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.920      ;
; -0.754 ; lfsr:lfsr|q[22]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.151      ; 1.914      ;
; -0.750 ; lfsr:lfsr|q[23]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.909      ;
; -0.738 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.897      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.676      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.676      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.871      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.674      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.871      ;
; -0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.673      ;
; -0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.673      ;
; -0.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.872      ;
; -0.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.868      ;
; -0.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.671      ;
; -0.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.868      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.869      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.663      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.663      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.663      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.663      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.663      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.663      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.663      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.663      ;
; -0.712 ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.871      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.855      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.855      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.658      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.658      ;
; -0.709 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.856      ;
; -0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.853      ;
; -0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.656      ;
; -0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.853      ;
; -0.706 ; lfsr:lfsr|q[31]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.865      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.920 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.993      ;
; -0.920 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.993      ;
; -0.920 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.993      ;
; -0.920 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.993      ;
; -0.910 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.983      ;
; -0.910 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.983      ;
; -0.910 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.983      ;
; -0.910 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.983      ;
; -0.907 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 2.034      ;
; -0.897 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 2.024      ;
; -0.872 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.818      ;
; -0.872 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.818      ;
; -0.872 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.818      ;
; -0.872 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.818      ;
; -0.872 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.818      ;
; -0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.808      ;
; -0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.808      ;
; -0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.808      ;
; -0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.808      ;
; -0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.808      ;
; -0.841 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.914      ;
; -0.841 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.914      ;
; -0.841 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.914      ;
; -0.841 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.914      ;
; -0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.955      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.899      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.899      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.899      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.899      ;
; -0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.566      ;
; -0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.566      ;
; -0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.566      ;
; -0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.566      ;
; -0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.566      ;
; -0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.940      ;
; -0.810 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.756      ;
; -0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.746      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.739      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.739      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.739      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.739      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.739      ;
; -0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.537      ;
; -0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.537      ;
; -0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.537      ;
; -0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.537      ;
; -0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.537      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.724      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.724      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.724      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.724      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.724      ;
; -0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.721      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.839      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.839      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.839      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.839      ;
; -0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.711      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.834      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.834      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.834      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.834      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.110      ; 1.822      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.110      ; 1.822      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.110      ; 1.822      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.110      ; 1.822      ;
; -0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.828      ;
; -0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.828      ;
; -0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.828      ;
; -0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.828      ;
; -0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.880      ;
; -0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.875      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.110      ; 1.812      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.110      ; 1.812      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.110      ; 1.812      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.110      ; 1.812      ;
; -0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.815      ;
; -0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.815      ;
; -0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.815      ;
; -0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.815      ;
; -0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.869      ;
; -0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.489      ;
; -0.731 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.677      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.118      ; 1.856      ;
; -0.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.234     ; 1.475      ;
; -0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.664      ;
; -0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.664      ;
; -0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.664      ;
; -0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.664      ;
; -0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.664      ;
; -0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.662      ;
; -0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.659      ;
; -0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.659      ;
; -0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.659      ;
; -0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.659      ;
; -0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.659      ;
; -0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.653      ;
; -0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.653      ;
; -0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.653      ;
; -0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.041     ; 1.653      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.097 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.105      ; 2.142      ;
; -0.018 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.105      ; 2.221      ;
; 0.151  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.223      ; 0.478      ;
; 0.155  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.481      ;
; 0.159  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.223      ; 0.486      ;
; 0.163  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.489      ;
; 0.173  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.223      ; 0.500      ;
; 0.176  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.179  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.223      ; 0.506      ;
; 0.179  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.223      ; 0.506      ;
; 0.183  ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.184  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.191  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.314      ;
; 0.206  ; lfsr:lfsr|q[24]                                                                                                                                    ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.329      ;
; 0.209  ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.333      ;
; 0.210  ; lfsr:lfsr|q[29]                                                                                                                                    ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.333      ;
; 0.212  ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.336      ;
; 0.213  ; lfsr:lfsr|q[28]                                                                                                                                    ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.336      ;
; 0.213  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.336      ;
; 0.214  ; lfsr:lfsr|q[26]                                                                                                                                    ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.337      ;
; 0.233  ; lfsr:lfsr|q[25]                                                                                                                                    ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.356      ;
; 0.251  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.374      ;
; 0.269  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.223      ; 0.596      ;
; 0.269  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.392      ;
; 0.271  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.394      ;
; 0.273  ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.396      ;
; 0.275  ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.398      ;
; 0.277  ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.400      ;
; 0.277  ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|q[9]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.400      ;
; 0.278  ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|q[6]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.401      ;
; 0.278  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.401      ;
; 0.278  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.401      ;
; 0.280  ; lfsr:lfsr|q[22]                                                                                                                                    ; lfsr:lfsr|q[21]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.403      ;
; 0.281  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[31]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.405      ;
; 0.282  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.405      ;
; 0.291  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.616      ;
; 0.293  ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.416      ;
; 0.293  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.223      ; 0.620      ;
; 0.294  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.619      ;
; 0.295  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.418      ;
; 0.296  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.621      ;
; 0.306  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.437      ;
; 0.309  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.440      ;
; 0.309  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.047      ; 0.440      ;
; 0.313  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.436      ;
; 0.315  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.438      ;
; 0.315  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.439      ;
; 0.315  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.223      ; 0.642      ;
; 0.316  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.440      ;
; 0.317  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.223      ; 0.644      ;
; 0.320  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.443      ;
; 0.320  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.443      ;
; 0.332  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.223      ; 0.659      ;
; 0.334  ; lfsr:lfsr|q[16]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.457      ;
; 0.341  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.464      ;
; 0.344  ; lfsr:lfsr|q[25]                                                                                                                                    ; lfsr:lfsr|q[24]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.467      ;
; 0.345  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.468      ;
; 0.346  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.671      ;
; 0.348  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.471      ;
; 0.349  ; lfsr:lfsr|q[17]                                                                                                                                    ; lfsr:lfsr|q[16]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.472      ;
; 0.349  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.472      ;
; 0.358  ; lfsr:lfsr|q[30]                                                                                                                                    ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.481      ;
; 0.362  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.687      ;
; 0.363  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.688      ;
; 0.365  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.488      ;
; 0.367  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.490      ;
; 0.367  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.692      ;
; 0.368  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.693      ;
; 0.369  ; lfsr:lfsr|q[26]                                                                                                                                    ; lfsr:lfsr|q[25]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.492      ;
; 0.369  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.241      ; 0.694      ;
; 0.376  ; lfsr:lfsr|q[30]                                                                                                                                    ; lfsr:lfsr|q[29]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.499      ;
; 0.379  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.502      ;
; 0.381  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.504      ;
; 0.386  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.509      ;
; 0.395  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.518      ;
; 0.398  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.527      ;
; 0.400  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.523      ;
; 0.401  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.530      ;
; 0.406  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.530      ;
; 0.406  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.530      ;
; 0.407  ; lfsr:lfsr|q[9]                                                                                                                                     ; lfsr:lfsr|q[8]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.530      ;
; 0.411  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.534      ;
; 0.412  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.536      ;
; 0.417  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.539      ;
; 0.418  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.540      ;
; 0.429  ; lfsr:lfsr|q[23]                                                                                                                                    ; lfsr:lfsr|q[22]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.552      ;
; 0.430  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.034      ; 0.548      ;
; 0.432  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.758      ;
; 0.432  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.034      ; 0.550      ;
; 0.435  ; lfsr:lfsr|q[18]                                                                                                                                    ; lfsr:lfsr|q[17]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.558      ;
; 0.439  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.034      ; 0.557      ;
; 0.440  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.563      ;
; 0.442  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.034      ; 0.560      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.130 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 1.603      ; 1.952      ;
; 0.168 ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz     ; clk_50      ; 0.000        ; 1.600      ; 1.987      ;
; 0.182 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.201 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; clk_800hz:clk_800hz|counter[25]          ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.325      ;
; 0.294 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; clk_800hz:clk_800hz|counter[16]          ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; clk_800hz:clk_800hz|counter[19]          ; clk_800hz:clk_800hz|counter[19]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; clk_800hz:clk_800hz|counter[17]          ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.420      ;
; 0.299 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; clk_800hz:clk_800hz|counter[3]           ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; clk_800hz:clk_800hz|counter[10]          ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; clk_800hz:clk_800hz|counter[2]           ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; clock_100hz:clock_100hz|counter[1]       ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; clk_800hz:clk_800hz|counter[8]           ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_800hz:clk_800hz|counter[7]           ; clk_800hz:clk_800hz|counter[7]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_800hz:clk_800hz|counter[5]           ; clk_800hz:clk_800hz|counter[5]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; clk_800hz:clk_800hz|counter[24]          ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; clk_800hz:clk_800hz|counter[21]          ; clk_800hz:clk_800hz|counter[21]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; clk_800hz:clk_800hz|counter[15]          ; clk_800hz:clk_800hz|counter[15]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; clk_800hz:clk_800hz|counter[6]           ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; clk_800hz:clk_800hz|counter[23]          ; clk_800hz:clk_800hz|counter[23]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; clk_800hz:clk_800hz|counter[20]          ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; clk_800hz:clk_800hz|counter[22]          ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.428      ;
; 0.322 ; clk_800hz:clk_800hz|counter[0]           ; clk_800hz:clk_800hz|counter[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.446      ;
; 0.352 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.476      ;
; 0.366 ; clk_800hz:clk_800hz|counter[18]          ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.489      ;
; 0.370 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.493      ;
; 0.385 ; clk_800hz:clk_800hz|counter[0]           ; clock_100hz:clock_100hz|counter[1]       ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.511      ;
; 0.420 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                            ; clk_50      ; 0.000        ; 0.242      ; 0.746      ;
; 0.420 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.544      ;
; 0.423 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.547      ;
; 0.425 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.549      ;
; 0.443 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.567      ;
; 0.444 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.568      ;
; 0.445 ; clk_800hz:clk_800hz|counter[19]          ; clk_800hz:clk_800hz|counter[20]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; clk_800hz:clk_800hz|counter[17]          ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.568      ;
; 0.446 ; clock_100hz:clock_100hz|counter[8]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.570      ;
; 0.449 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.573      ;
; 0.450 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; clk_800hz:clk_800hz|counter[1]           ; clk_800hz:clk_800hz|counter[2]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; clk_800hz:clk_800hz|counter[7]           ; clk_800hz:clk_800hz|counter[8]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; clk_800hz:clk_800hz|counter[5]           ; clk_800hz:clk_800hz|counter[6]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; clk_800hz:clk_800hz|counter[15]          ; clk_800hz:clk_800hz|counter[16]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; clk_800hz:clk_800hz|counter[21]          ; clk_800hz:clk_800hz|counter[22]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.575      ;
; 0.453 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; clk_800hz:clk_800hz|counter[16]          ; clk_800hz:clk_800hz|counter[17]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.576      ;
; 0.453 ; clk_800hz:clk_800hz|counter[9]           ; clk_800hz:clk_800hz|counter[10]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; clk_800hz:clk_800hz|counter[23]          ; clk_800hz:clk_800hz|counter[24]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.576      ;
; 0.454 ; clock_100hz:clock_100hz|counter[1]       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.578      ;
; 0.455 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.579      ;
; 0.456 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[18]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[6]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; clk_800hz:clk_800hz|counter[16]          ; clk_800hz:clk_800hz|counter[18]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.579      ;
; 0.456 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.580      ;
; 0.457 ; clock_100hz:clock_100hz|counter[1]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.581      ;
; 0.458 ; clk_800hz:clk_800hz|counter[9]           ; clk_800hz:clk_800hz|counter[9]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.582      ;
; 0.459 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.582      ;
; 0.459 ; clk_800hz:clk_800hz|counter[2]           ; clk_800hz:clk_800hz|counter[3]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.583      ;
; 0.459 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.583      ;
; 0.460 ; clk_800hz:clk_800hz|counter[13]          ; clk_800hz:clk_800hz|counter[13]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.583      ;
; 0.460 ; clock_100hz:clock_100hz|counter[13]      ; clock_100hz:clock_100hz|counter[13]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[12]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[20]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; clk_800hz:clk_800hz|counter[24]          ; clk_800hz:clk_800hz|counter[25]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[10]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; clk_800hz:clk_800hz|counter[6]           ; clk_800hz:clk_800hz|counter[7]           ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[22]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; clk_800hz:clk_800hz|counter[14]          ; clk_800hz:clk_800hz|counter[14]          ; clk_50                            ; clk_50      ; 0.000        ; 0.039      ; 0.585      ;
; 0.462 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[24]      ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.586      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.314      ;
; 0.198 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.190      ; 0.492      ;
; 0.208 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.331      ;
; 0.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.373      ;
; 0.273 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.248      ; 0.605      ;
; 0.276 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.248      ; 0.608      ;
; 0.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.410      ;
; 0.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.190      ; 0.583      ;
; 0.293 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.416      ;
; 0.294 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.425      ;
; 0.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.427      ;
; 0.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.190      ; 0.593      ;
; 0.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.431      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.435      ;
; 0.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.444      ;
; 0.333 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.455      ;
; 0.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.469      ;
; 0.350 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.038      ; 0.472      ;
; 0.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.003      ; 0.489      ;
; 0.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.513      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.518      ;
; 0.391 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.011     ; 0.484      ;
; 0.393 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.003      ; 0.500      ;
; 0.393 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.041      ; 0.518      ;
; 0.394 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.525      ;
; 0.394 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.517      ;
; 0.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.248      ; 0.732      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.011     ; 0.499      ;
; 0.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.248      ; 0.743      ;
; 0.415 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.248      ; 0.747      ;
; 0.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.248      ; 0.748      ;
; 0.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.031      ; 0.532      ;
; 0.421 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.011     ; 0.514      ;
; 0.423 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.011     ; 0.516      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.197      ; 0.734      ;
; 0.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.558      ;
; 0.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.197      ; 0.737      ;
; 0.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.041      ; 0.564      ;
; 0.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.572      ;
; 0.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.574      ;
; 0.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.574      ;
; 0.449 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.041      ; 0.574      ;
; 0.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.582      ;
; 0.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.197      ; 0.757      ;
; 0.457 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.580      ;
; 0.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.589      ;
; 0.467 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.160     ; 0.391      ;
; 0.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.604      ;
; 0.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.162     ; 0.398      ;
; 0.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.160     ; 0.401      ;
; 0.481 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.160     ; 0.405      ;
; 0.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.621      ;
; 0.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.624      ;
; 0.494 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.031      ; 0.609      ;
; 0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.628      ;
; 0.498 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.629      ;
; 0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.634      ;
; 0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.634      ;
; 0.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.031      ; 0.619      ;
; 0.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.635      ;
; 0.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.637      ;
; 0.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.638      ;
; 0.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.639      ;
; 0.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.642      ;
; 0.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.010      ; 0.639      ;
; 0.529 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.160     ; 0.453      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.248      ; 0.862      ;
; 0.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.248      ; 0.864      ;
; 0.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.004     ; 0.634      ;
; 0.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.162     ; 0.456      ;
; 0.540 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.010      ; 0.654      ;
; 0.545 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.162     ; 0.467      ;
; 0.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.160     ; 0.475      ;
; 0.556 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.004     ; 0.656      ;
; 0.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.004     ; 0.665      ;
; 0.598 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.162     ; 0.520      ;
; 0.598 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.162     ; 0.520      ;
; 0.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.162     ; 0.521      ;
; 0.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.248      ; 0.940      ;
; 0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.248      ; 0.942      ;
; 0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.246      ; 0.953      ;
; 0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.754      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.246      ; 0.955      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.047      ; 0.756      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.759      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.759      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.759      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.759      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.039      ; 0.759      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clr'                                                                                                                ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                    ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.782 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.015     ; 0.297      ;
; 0.816 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.015     ; 0.331      ;
; 0.818 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.046     ; 0.302      ;
; 0.827 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.062     ; 0.295      ;
; 0.835 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.060     ; 0.305      ;
; 0.836 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.063     ; 0.303      ;
; 1.148 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.374     ; 0.304      ;
; 1.148 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.382     ; 0.296      ;
; 1.152 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.406     ; 0.276      ;
; 1.152 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.406     ; 0.276      ;
; 1.218 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.472     ; 0.276      ;
; 1.221 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.475     ; 0.276      ;
; 1.222 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.476     ; 0.276      ;
; 1.223 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.477     ; 0.276      ;
; 1.226 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.480     ; 0.276      ;
; 1.227 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.481     ; 0.276      ;
; 1.228 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.482     ; 0.276      ;
; 1.229 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.483     ; 0.276      ;
; 1.231 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.485     ; 0.276      ;
; 1.233 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.406     ; 0.357      ;
; 1.235 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.406     ; 0.359      ;
; 1.237 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.471     ; 0.296      ;
; 1.243 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.472     ; 0.301      ;
; 1.249 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.406     ; 0.373      ;
; 1.266 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.504     ; 0.292      ;
; 1.316 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.545     ; 0.301      ;
; 1.317 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.548     ; 0.299      ;
; 1.352 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.606     ; 0.276      ;
; 1.354 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.608     ; 0.276      ;
; 1.361 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.519     ; 0.372      ;
; 1.381 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.635     ; 0.276      ;
; 1.382 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.636     ; 0.276      ;
+-------+-----------------+----------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.396 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.694      ;
; -0.396 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.694      ;
; -0.396 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.694      ;
; -0.396 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.694      ;
; -0.390 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.689      ;
; -0.375 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.819      ; 2.671      ;
; -0.375 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.819      ; 2.671      ;
; -0.375 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.819      ; 2.671      ;
; -0.375 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.819      ; 2.671      ;
; -0.375 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.819      ; 2.671      ;
; -0.375 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.819      ; 2.671      ;
; -0.371 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.371 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.670      ;
; -0.363 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.661      ;
; -0.363 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.661      ;
; -0.363 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.661      ;
; -0.363 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.661      ;
; -0.357 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.819      ; 2.653      ;
; -0.356 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.654      ;
; -0.356 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.654      ;
; -0.356 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.654      ;
; -0.356 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.654      ;
; -0.356 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.654      ;
; -0.356 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.654      ;
; -0.356 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.654      ;
; -0.356 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.835      ; 2.668      ;
; -0.356 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.835      ; 2.668      ;
; -0.356 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.835      ; 2.668      ;
; -0.356 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.654      ;
; -0.356 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.821      ; 2.654      ;
; -0.351 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.819      ; 2.647      ;
; -0.351 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.819      ; 2.647      ;
; -0.339 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.820      ; 2.636      ;
; -0.339 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.820      ; 2.636      ;
; -0.336 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.635      ;
; -0.336 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.635      ;
; -0.336 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.635      ;
; -0.336 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.635      ;
; -0.336 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.635      ;
; -0.336 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.822      ; 2.635      ;
; -0.331 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.820      ; 2.628      ;
; -0.331 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.820      ; 2.628      ;
; -0.331 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.820      ; 2.628      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.820      ; 2.628      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.820      ; 2.628      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.820      ; 2.628      ;
; -0.308 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.836      ; 2.621      ;
; -0.308 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.836      ; 2.621      ;
; -0.308 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.836      ; 2.621      ;
; -0.308 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.836      ; 2.621      ;
; 0.667  ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.821      ; 2.131      ;
; 0.667  ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.821      ; 2.131      ;
; 0.667  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.821      ; 2.131      ;
; 0.667  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.821      ; 2.131      ;
; 0.673  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.126      ;
; 0.674  ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.674  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.822      ; 2.125      ;
; 0.691  ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.819      ; 2.105      ;
; 0.691  ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.819      ; 2.105      ;
; 0.691  ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.819      ; 2.105      ;
; 0.691  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.819      ; 2.105      ;
; 0.691  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.819      ; 2.105      ;
; 0.691  ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.819      ; 2.105      ;
; 0.701  ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.835      ; 2.111      ;
; 0.701  ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.835      ; 2.111      ;
; 0.701  ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.835      ; 2.111      ;
; 0.704  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.821      ; 2.094      ;
; 0.704  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.821      ; 2.094      ;
; 0.704  ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.819      ; 2.092      ;
; 0.704  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.821      ; 2.094      ;
; 0.704  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.821      ; 2.094      ;
; 0.709  ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.819      ; 2.087      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                                 ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.048 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.924      ; 1.990      ;
; -0.048 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.924      ; 1.990      ;
; -0.048 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.924      ; 1.990      ;
; -0.048 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.924      ; 1.990      ;
; -0.032 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 1.989      ;
; -0.032 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 1.989      ;
; -0.032 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 1.989      ;
; -0.032 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 1.989      ;
; -0.032 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 1.989      ;
; -0.032 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 1.989      ;
; -0.031 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 1.992      ;
; -0.031 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 1.992      ;
; -0.031 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 1.992      ;
; -0.031 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 1.992      ;
; -0.031 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 1.992      ;
; -0.031 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 1.992      ;
; -0.024 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 1.997      ;
; -0.024 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 1.997      ;
; -0.013 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.009      ;
; -0.013 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.009      ;
; -0.013 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.009      ;
; -0.013 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.009      ;
; -0.013 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.009      ;
; -0.013 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.009      ;
; -0.013 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.009      ;
; -0.013 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.009      ;
; -0.013 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.009      ;
; -0.011 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.906      ; 2.009      ;
; -0.011 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.906      ; 2.009      ;
; -0.007 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.015      ;
; -0.007 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.015      ;
; -0.007 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.906      ; 2.013      ;
; -0.007 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.015      ;
; -0.007 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.908      ; 2.015      ;
; -0.005 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.922      ; 2.031      ;
; -0.005 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.922      ; 2.031      ;
; -0.005 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.922      ; 2.031      ;
; 0.005  ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 2.026      ;
; 0.005  ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 2.026      ;
; 0.005  ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 2.026      ;
; 0.005  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 2.026      ;
; 0.005  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 2.026      ;
; 0.005  ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.907      ; 2.026      ;
; 0.022  ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.022  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.045      ;
; 0.023  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.046      ;
; 0.027  ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.050      ;
; 0.027  ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.050      ;
; 0.027  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.050      ;
; 0.027  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.909      ; 2.050      ;
; 0.996  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.924      ; 2.534      ;
; 0.996  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.924      ; 2.534      ;
; 0.996  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.924      ; 2.534      ;
; 0.996  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.924      ; 2.534      ;
; 1.019  ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.907      ; 2.540      ;
; 1.019  ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.907      ; 2.540      ;
; 1.019  ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.907      ; 2.540      ;
; 1.019  ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.907      ; 2.540      ;
; 1.019  ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.907      ; 2.540      ;
; 1.019  ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.907      ; 2.540      ;
; 1.023  ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.909      ; 2.546      ;
; 1.023  ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.909      ; 2.546      ;
; 1.023  ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.909      ; 2.546      ;
; 1.023  ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.909      ; 2.546      ;
; 1.023  ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.909      ; 2.546      ;
; 1.023  ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.909      ; 2.546      ;
; 1.027  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.907      ; 2.548      ;
; 1.027  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.907      ; 2.548      ;
; 1.038  ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.906      ; 2.558      ;
; 1.038  ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.906      ; 2.558      ;
; 1.043  ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.565      ;
; 1.043  ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.565      ;
; 1.043  ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.565      ;
; 1.043  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.565      ;
; 1.043  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.565      ;
; 1.043  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.565      ;
; 1.043  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.565      ;
; 1.043  ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.922      ; 2.579      ;
; 1.043  ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.922      ; 2.579      ;
; 1.043  ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.922      ; 2.579      ;
; 1.043  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.565      ;
; 1.043  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.565      ;
; 1.044  ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.906      ; 2.564      ;
; 1.050  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.572      ;
; 1.050  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.572      ;
; 1.050  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.908      ; 2.572      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[0]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]          ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clr'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                         ;
; 0.007  ; 0.007        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[40]~73|datab  ;
; 0.007  ; 0.007        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[41]~49|datab  ;
; 0.016  ; 0.016        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.016  ; 0.016        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.021  ; 0.021        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[42]~21|datac  ;
; 0.025  ; 0.025        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; 0.025  ; 0.025        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
; 0.025  ; 0.025        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[48]~77|datac  ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[49]~53|datac  ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~113|datad ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~65|datad  ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[34]~17|datad  ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[35]~97|datad  ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[36]~121|datad ;
; 0.056  ; 0.056        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.056  ; 0.056        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.056  ; 0.056        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.056  ; 0.056        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.057  ; 0.057        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.058  ; 0.058        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.059  ; 0.059        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.059  ; 0.059        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.059  ; 0.059        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.059  ; 0.059        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.059  ; 0.059        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.060  ; 0.060        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.060  ; 0.060        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.060  ; 0.060        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; 0.060  ; 0.060        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.063  ; 0.063        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~109|dataa ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~89|datac  ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~29|dataa   ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[27]~93|dataa  ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[28]~117|dataa ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|dataa   ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa   ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~41|dataa  ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[26]~13|dataa  ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[32]~69|dataa  ;
; 0.065  ; 0.065        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~85|dataa  ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[33]~45|dataa  ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~81|dataa   ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.070  ; 0.070        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.078  ; 0.078        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~61|datad  ;
; 0.078  ; 0.078        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~33|datad   ;
; 0.082  ; 0.082        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.082  ; 0.082        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~37|datad  ;
; 0.086  ; 0.086        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.086  ; 0.086        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~105|datad  ;
; 0.087  ; 0.087        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                 ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                 ;
; 0.909  ; 0.909        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.909  ; 0.909        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.910  ; 0.910        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.911  ; 0.911        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 0.913  ; 0.913        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.914  ; 0.914        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.914  ; 0.914        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~37|datad  ;
; 0.914  ; 0.914        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~105|datad  ;
; 0.916  ; 0.916        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.917  ; 0.917        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.921  ; 0.921        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~61|datad  ;
; 0.922  ; 0.922        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~33|datad   ;
; 0.927  ; 0.927        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.927  ; 0.927        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; 0.929  ; 0.929        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.929  ; 0.929        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.932  ; 0.932        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.933  ; 0.933        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.933  ; 0.933        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; 0.933  ; 0.933        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.934  ; 0.934        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.934  ; 0.934        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.934  ; 0.934        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.934  ; 0.934        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.934  ; 0.934        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.934  ; 0.934        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.935  ; 0.935        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.935  ; 0.935        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|dataa   ;
; 0.935  ; 0.935        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~85|dataa  ;
; 0.935  ; 0.935        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[33]~45|dataa  ;
; 0.935  ; 0.935        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~81|dataa   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[16]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[17]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[18]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[19]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[20]                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; 1.537 ; 2.107 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; 1.200 ; 1.870 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 1.173 ; 1.831 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 0.520 ; 1.023 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; -0.800 ; -1.436 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; -0.459 ; -1.120 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.449 ; -1.024 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 0.067  ; -0.418 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 8.473 ; 7.887 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.747 ; 3.821 ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 7.286 ; 6.946 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 7.267 ; 6.885 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.699 ; 8.106 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 6.736 ; 7.083 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.630 ; 6.870 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.567 ; 8.106 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.412 ; 5.537 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.862 ; 5.952 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.699 ; 7.937 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.036 ; 6.732 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.275 ; 6.183 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.769 ; 5.915 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.331 ; 5.416 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.141 ; 5.089 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.345 ; 5.454 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.863 ; 5.071 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.808 ; 6.048 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.275 ; 6.183 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 5.031 ; 5.041 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.778 ; 4.817 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.789 ; 4.827 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.959 ; 4.904 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.936 ; 4.996 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.806 ; 4.987 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.852 ; 5.041 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.031 ; 4.964 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.285 ; 6.456 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.142 ; 5.238 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.903 ; 5.020 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.285 ; 6.456 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.138 ; 5.225 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.115 ; 5.126 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.979 ; 5.029 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.329 ; 5.180 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.895 ; 7.090 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 6.202 ; 6.347 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.748 ; 5.828 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.108 ; 6.074 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 6.867 ; 7.090 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 6.240 ; 6.593 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.453 ; 6.851 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.895 ; 6.685 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.785 ; 7.007 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.616 ; 5.789 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.785 ; 7.007 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.355 ; 5.346 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 6.086 ; 6.284 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.475 ; 5.767 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.788 ; 6.099 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.277 ; 6.084 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.632 ; 6.780 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.545 ; 5.628 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.254 ; 6.457 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.075 ; 6.285 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.575 ; 5.697 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 6.063 ; 6.119 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.632 ; 6.780 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.088 ; 5.935 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.552 ; 6.813 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 6.320 ; 6.517 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.552 ; 6.813 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.290 ; 6.517 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.933 ; 6.046 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 6.484 ; 6.491 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.526 ; 5.644 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.266 ; 6.086 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 8.199 ; 7.635 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.628 ; 3.700 ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 6.411 ; 6.147 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 5.952 ; 5.651 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.779 ; 4.926 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.833 ; 6.163 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.001 ; 6.233 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.961 ; 7.367 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.779 ; 4.926 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.276 ; 5.397 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.012 ; 7.339 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.355 ; 6.082 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.314 ; 4.374 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.054 ; 5.187 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.622 ; 4.817 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.438 ; 4.515 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.653 ; 4.751 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.314 ; 4.374 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.251 ; 5.354 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.604 ; 5.473 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.176 ; 4.219 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.176 ; 4.219 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.192 ; 4.274 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.342 ; 4.403 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.322 ; 4.384 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.313 ; 4.375 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.368 ; 4.436 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.424 ; 4.355 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.208 ; 4.302 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.208 ; 4.302 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.304 ; 4.405 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.682 ; 5.865 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.293 ; 4.370 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.510 ; 4.603 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.370 ; 4.456 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.714 ; 4.605 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.749 ; 4.830 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.184 ; 5.326 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.749 ; 4.830 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.096 ; 5.314 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.824 ; 6.041 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.476 ; 5.562 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.607 ; 5.810 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.854 ; 5.649 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.669 ; 4.785 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.947 ; 5.087 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.084 ; 6.375 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.669 ; 4.785 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.355 ; 5.563 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.903 ; 5.051 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.201 ; 5.382 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.572 ; 5.394 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.417 ; 4.518 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.417 ; 4.518 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.144 ; 5.346 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.990 ; 5.180 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.596 ; 4.708 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.081 ; 5.276 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.632 ; 5.836 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.092 ; 4.945 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.643 ; 4.814 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.024 ; 5.230 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.277 ; 5.508 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.002 ; 5.207 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.853 ; 5.007 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.429 ; 5.596 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.643 ; 4.814 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.398 ; 5.179 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.536         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.329        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.865       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.519         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.307        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.826       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.500         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.410        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.910       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.466         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.338        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.804       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.397         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.476        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.873       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.358         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.220        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.578       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.354         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.286        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.640       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.336         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.406        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.742       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.331         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.281        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.612       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.299         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.479        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.778       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.290         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.407        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.697       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.282         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.411        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.693       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.273         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.236        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.509       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.234         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.427        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.661       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.134         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.406        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.540       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.101         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.576        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.677       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.040         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.576        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.616       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.071          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.255        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.184       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.953   ; -0.097 ; -0.424   ; -0.048  ; -3.000              ;
;  clk_50                            ; -3.406   ; 0.130  ; N/A      ; N/A     ; -3.000              ;
;  clk_800hz:clk_800hz|clk_800hz     ; -2.947   ; 0.176  ; N/A      ; N/A     ; -2.693              ;
;  clock_100hz:clock_100hz|clk_100hz ; -2.832   ; -0.097 ; -0.424   ; -0.048  ; -2.693              ;
;  clr                               ; -3.953   ; 0.782  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                    ; -430.263 ; -0.115 ; -24.27   ; -0.807  ; -349.778            ;
;  clk_50                            ; -135.658 ; 0.000  ; N/A      ; N/A     ; -103.230            ;
;  clk_800hz:clk_800hz|clk_800hz     ; -91.173  ; 0.000  ; N/A      ; N/A     ; -82.185             ;
;  clock_100hz:clock_100hz|clk_100hz ; -111.350 ; -0.115 ; -24.270  ; -0.807  ; -161.363            ;
;  clr                               ; -92.082  ; 0.000  ; N/A      ; N/A     ; -3.000              ;
+------------------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; 3.220 ; 3.576 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; 2.557 ; 2.889 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 2.538 ; 2.892 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.097 ; 1.099 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Wr_en     ; clk_50                            ; -0.800 ; -1.436 ; Rise       ; clk_50                            ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz     ; -0.459 ; -1.078 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.449 ; -0.986 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 0.067  ; -0.206 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 14.925 ; 14.777 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.088  ; 7.050  ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 13.784 ; 13.807 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 13.681 ; 13.623 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 14.899 ; 14.859 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 13.069 ; 13.144 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.406 ; 12.503 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 14.899 ; 14.859 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.441 ; 10.428 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.347 ; 11.269 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 14.514 ; 14.471 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 12.996 ; 13.083 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.501 ; 11.449 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.108 ; 11.018 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.216 ; 10.173 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.845  ; 9.799  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.261 ; 10.185 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.564  ; 9.530  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.023 ; 11.039 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.501 ; 11.449 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 9.539  ; 9.497  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.138  ; 9.062  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.154  ; 9.080  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.482  ; 9.412  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.459  ; 9.382  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.450  ; 9.353  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.539  ; 9.433  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.419  ; 9.497  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.709 ; 11.693 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.865  ; 9.801  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.498  ; 9.482  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.709 ; 11.693 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.896  ; 9.837  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.901  ; 9.779  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.567  ; 9.477  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.996  ; 10.043 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 13.134 ; 13.034 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.871 ; 11.790 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.956 ; 10.891 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.531 ; 11.595 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 13.134 ; 13.034 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 12.266 ; 12.154 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 12.755 ; 12.673 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 12.742 ; 12.839 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 12.693 ; 12.692 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.849 ; 10.810 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.693 ; 12.692 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.277 ; 10.251 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.717 ; 11.660 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 10.696 ; 10.752 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.428 ; 11.369 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.641 ; 11.743 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 12.294 ; 12.400 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.668 ; 10.564 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.094 ; 11.982 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.753 ; 11.687 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.719 ; 10.658 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.635 ; 11.693 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 12.294 ; 12.400 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.364 ; 11.480 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 12.667 ; 12.640 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 12.152 ; 12.088 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.667 ; 12.640 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 12.050 ; 12.109 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 11.274 ; 11.220 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 12.546 ; 12.296 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.496 ; 10.465 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.612 ; 11.711 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Tx         ; clk_50                            ; 8.199 ; 7.635 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.628 ; 3.700 ; Rise       ; clk_50                            ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz     ; 6.411 ; 6.147 ; Rise       ; clk_800hz:clk_800hz|clk_800hz     ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 5.952 ; 5.651 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.779 ; 4.926 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.833 ; 6.163 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.001 ; 6.233 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.961 ; 7.367 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.779 ; 4.926 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.276 ; 5.397 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.012 ; 7.339 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.355 ; 6.082 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.314 ; 4.374 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.054 ; 5.187 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.622 ; 4.817 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.438 ; 4.515 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.653 ; 4.751 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.314 ; 4.374 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.251 ; 5.354 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.604 ; 5.473 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.176 ; 4.219 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.176 ; 4.219 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.192 ; 4.274 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.342 ; 4.403 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.322 ; 4.384 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.313 ; 4.375 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.368 ; 4.436 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.424 ; 4.355 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.208 ; 4.302 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.208 ; 4.302 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.304 ; 4.405 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.682 ; 5.865 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.293 ; 4.370 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.510 ; 4.603 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.370 ; 4.456 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.714 ; 4.605 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out5[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.749 ; 4.830 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.184 ; 5.326 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.749 ; 4.830 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.096 ; 5.314 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.824 ; 6.041 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.476 ; 5.562 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.607 ; 5.810 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out5[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.854 ; 5.649 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out6[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.669 ; 4.785 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.947 ; 5.087 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.084 ; 6.375 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.669 ; 4.785 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.355 ; 5.563 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.903 ; 5.051 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.201 ; 5.382 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out6[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.572 ; 5.394 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out7[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.417 ; 4.518 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.417 ; 4.518 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.144 ; 5.346 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.990 ; 5.180 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.596 ; 4.708 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.081 ; 5.276 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.632 ; 5.836 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out7[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.092 ; 4.945 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out8[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.643 ; 4.814 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.024 ; 5.230 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[1]   ; clock_100hz:clock_100hz|clk_100hz ; 5.277 ; 5.508 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.002 ; 5.207 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.853 ; 5.007 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.429 ; 5.596 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.643 ; 4.814 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out8[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.398 ; 5.179 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clr                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_50                            ; clk_50                            ; 1410     ; 0        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clk_50                            ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_50                            ; 1        ; 1        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clk_800hz:clk_800hz|clk_800hz     ; 790      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_800hz:clk_800hz|clk_800hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 781      ; 0        ; 0        ; 0        ;
; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 32       ; 96       ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clr                               ; 0        ; 0        ; 32       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_50                            ; clk_50                            ; 1410     ; 0        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clk_50                            ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_50                            ; 1        ; 1        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clk_800hz:clk_800hz|clk_800hz     ; 790      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_800hz:clk_800hz|clk_800hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 781      ; 0        ; 0        ; 0        ;
; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 32       ; 96       ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clr                               ; 0        ; 0        ; 32       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                         ;
+------------+-----------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------+----------+----------+----------+----------+
; clr        ; clock_100hz:clock_100hz|clk_100hz ; 64       ; 64       ; 0        ; 0        ;
+------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------+
; Removal Transfers                                                                          ;
+------------+-----------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------+----------+----------+----------+----------+
; clr        ; clock_100hz:clock_100hz|clk_100hz ; 64       ; 64       ; 0        ; 0        ;
+------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 76    ; 76   ;
; Unconstrained Output Ports      ; 60    ; 60   ;
; Unconstrained Output Port Paths ; 262   ; 262  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sat Jun 03 20:27:03 2023
Info: Command: quartus_sta Display -c Display
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_qfg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_800hz:clk_800hz|clk_800hz clk_800hz:clk_800hz|clk_800hz
    Info (332105): create_clock -period 1.000 -name clock_100hz:clock_100hz|clk_100hz clock_100hz:clock_100hz|clk_100hz
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
    Info (332105): create_clock -period 1.000 -name clr clr
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.953
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.953             -92.082 clr 
    Info (332119):    -3.406            -135.658 clk_50 
    Info (332119):    -2.947             -91.173 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):    -2.832            -111.350 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.029               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.388               0.000 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):     0.392               0.000 clk_50 
    Info (332119):     1.831               0.000 clr 
Info (332146): Worst-case recovery slack is -0.424
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.424             -24.270 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is 0.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.198               0.000 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -103.230 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.693            -161.363 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.693             -82.185 clk_800hz:clk_800hz|clk_800hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.554             -81.698 clr 
    Info (332119):    -3.060            -114.726 clk_50 
    Info (332119):    -2.610             -80.215 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):    -2.529             -93.299 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.058               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.340               0.000 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):     0.351               0.000 clk_50 
    Info (332119):     1.713               0.000 clr 
Info (332146): Worst-case recovery slack is -0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.334             -18.560 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is 0.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.276               0.000 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -103.230 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.649            -161.099 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.649             -81.745 clk_800hz:clk_800hz|clk_800hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.437             -27.900 clr 
    Info (332119):    -1.174             -27.832 clk_50 
    Info (332119):    -1.023             -24.035 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -0.920             -24.899 clk_800hz:clk_800hz|clk_800hz 
Info (332146): Worst-case hold slack is -0.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.097              -0.115 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.130               0.000 clk_50 
    Info (332119):     0.176               0.000 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):     0.782               0.000 clr 
Info (332146): Worst-case recovery slack is -0.396
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.396             -22.855 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is -0.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.048              -0.807 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -86.044 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -1.000            -119.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.000             -53.000 clk_800hz:clk_800hz|clk_800hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Sat Jun 03 20:27:08 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


