design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_c_counter_binary_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_counter_binary_0_1/sim/design_1_c_counter_binary_0_1.vhd,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_const_GND_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_const_GND_1/sim/design_1_const_GND_1.v,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_const_VDD_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_const_VDD_1/sim/design_1_const_VDD_1.v,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_mux_video_0_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mux_video_0_0_1/sim/design_1_mux_video_0_0_1.vhd,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_proc_sys_reset_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_1/sim/design_1_proc_sys_reset_0_1.vhd,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_proc_sys_reset_1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_1_1/sim/design_1_proc_sys_reset_1_1.vhd,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_v_axi4s_vid_out_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/sim/design_1_v_axi4s_vid_out_0_1.v,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_v_tc_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_v_tc_0_1/sim/design_1_v_tc_0_1.vhd,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_v_tc_1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_v_tc_1_1/sim/design_1_v_tc_1_1.vhd,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_v_vid_in_axi4s_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_v_vid_in_axi4s_0_1/sim/design_1_v_vid_in_axi4s_0_1.v,incdir="$ref_dir/../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
