
EQ DRIVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d9c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08003ea8  08003ea8  00013ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040c4  080040c4  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080040c4  080040c4  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080040c4  080040c4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040c4  080040c4  000140c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040c8  080040c8  000140c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080040cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f4  20000010  080040dc  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  080040dc  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f112  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000264b  00000000  00000000  0002f14b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f30  00000000  00000000  00031798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e20  00000000  00000000  000326c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183a0  00000000  00000000  000334e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d27  00000000  00000000  0004b888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f0da  00000000  00000000  0005e5af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ed689  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ee8  00000000  00000000  000ed6dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08003e90 	.word	0x08003e90

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08003e90 	.word	0x08003e90

0800014c <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	605a      	str	r2, [r3, #4]
 800015a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800015c:	4b18      	ldr	r3, [pc, #96]	; (80001c0 <MX_ADC2_Init+0x74>)
 800015e:	4a19      	ldr	r2, [pc, #100]	; (80001c4 <MX_ADC2_Init+0x78>)
 8000160:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000162:	4b17      	ldr	r3, [pc, #92]	; (80001c0 <MX_ADC2_Init+0x74>)
 8000164:	2200      	movs	r2, #0
 8000166:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000168:	4b15      	ldr	r3, [pc, #84]	; (80001c0 <MX_ADC2_Init+0x74>)
 800016a:	2200      	movs	r2, #0
 800016c:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800016e:	4b14      	ldr	r3, [pc, #80]	; (80001c0 <MX_ADC2_Init+0x74>)
 8000170:	2200      	movs	r2, #0
 8000172:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000174:	4b12      	ldr	r3, [pc, #72]	; (80001c0 <MX_ADC2_Init+0x74>)
 8000176:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800017a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800017c:	4b10      	ldr	r3, [pc, #64]	; (80001c0 <MX_ADC2_Init+0x74>)
 800017e:	2200      	movs	r2, #0
 8000180:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000182:	4b0f      	ldr	r3, [pc, #60]	; (80001c0 <MX_ADC2_Init+0x74>)
 8000184:	2201      	movs	r2, #1
 8000186:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000188:	480d      	ldr	r0, [pc, #52]	; (80001c0 <MX_ADC2_Init+0x74>)
 800018a:	f001 fe25 	bl	8001dd8 <HAL_ADC_Init>
 800018e:	4603      	mov	r3, r0
 8000190:	2b00      	cmp	r3, #0
 8000192:	d001      	beq.n	8000198 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000194:	f000 fa6e 	bl	8000674 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000198:	2300      	movs	r3, #0
 800019a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800019c:	2301      	movs	r3, #1
 800019e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001a0:	2300      	movs	r3, #0
 80001a2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	4619      	mov	r1, r3
 80001a8:	4805      	ldr	r0, [pc, #20]	; (80001c0 <MX_ADC2_Init+0x74>)
 80001aa:	f001 feed 	bl	8001f88 <HAL_ADC_ConfigChannel>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d001      	beq.n	80001b8 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80001b4:	f000 fa5e 	bl	8000674 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80001b8:	bf00      	nop
 80001ba:	3710      	adds	r7, #16
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}
 80001c0:	2000002c 	.word	0x2000002c
 80001c4:	40012800 	.word	0x40012800

080001c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001d0:	f107 0310 	add.w	r3, r7, #16
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]
 80001dc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC2)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a14      	ldr	r2, [pc, #80]	; (8000234 <HAL_ADC_MspInit+0x6c>)
 80001e4:	4293      	cmp	r3, r2
 80001e6:	d121      	bne.n	800022c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80001e8:	4b13      	ldr	r3, [pc, #76]	; (8000238 <HAL_ADC_MspInit+0x70>)
 80001ea:	699b      	ldr	r3, [r3, #24]
 80001ec:	4a12      	ldr	r2, [pc, #72]	; (8000238 <HAL_ADC_MspInit+0x70>)
 80001ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80001f2:	6193      	str	r3, [r2, #24]
 80001f4:	4b10      	ldr	r3, [pc, #64]	; (8000238 <HAL_ADC_MspInit+0x70>)
 80001f6:	699b      	ldr	r3, [r3, #24]
 80001f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80001fc:	60fb      	str	r3, [r7, #12]
 80001fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000200:	4b0d      	ldr	r3, [pc, #52]	; (8000238 <HAL_ADC_MspInit+0x70>)
 8000202:	699b      	ldr	r3, [r3, #24]
 8000204:	4a0c      	ldr	r2, [pc, #48]	; (8000238 <HAL_ADC_MspInit+0x70>)
 8000206:	f043 0304 	orr.w	r3, r3, #4
 800020a:	6193      	str	r3, [r2, #24]
 800020c:	4b0a      	ldr	r3, [pc, #40]	; (8000238 <HAL_ADC_MspInit+0x70>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	f003 0304 	and.w	r3, r3, #4
 8000214:	60bb      	str	r3, [r7, #8]
 8000216:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA0-WKUP     ------> ADC2_IN0
    */
    GPIO_InitStruct.Pin = V_BATTERY_Pin;
 8000218:	2301      	movs	r3, #1
 800021a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800021c:	2303      	movs	r3, #3
 800021e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(V_BATTERY_GPIO_Port, &GPIO_InitStruct);
 8000220:	f107 0310 	add.w	r3, r7, #16
 8000224:	4619      	mov	r1, r3
 8000226:	4805      	ldr	r0, [pc, #20]	; (800023c <HAL_ADC_MspInit+0x74>)
 8000228:	f002 f8c8 	bl	80023bc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800022c:	bf00      	nop
 800022e:	3720      	adds	r7, #32
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}
 8000234:	40012800 	.word	0x40012800
 8000238:	40021000 	.word	0x40021000
 800023c:	40010800 	.word	0x40010800

08000240 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b088      	sub	sp, #32
 8000244:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000246:	f107 0310 	add.w	r3, r7, #16
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]
 8000250:	609a      	str	r2, [r3, #8]
 8000252:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000254:	4b4e      	ldr	r3, [pc, #312]	; (8000390 <MX_GPIO_Init+0x150>)
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	4a4d      	ldr	r2, [pc, #308]	; (8000390 <MX_GPIO_Init+0x150>)
 800025a:	f043 0310 	orr.w	r3, r3, #16
 800025e:	6193      	str	r3, [r2, #24]
 8000260:	4b4b      	ldr	r3, [pc, #300]	; (8000390 <MX_GPIO_Init+0x150>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	f003 0310 	and.w	r3, r3, #16
 8000268:	60fb      	str	r3, [r7, #12]
 800026a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800026c:	4b48      	ldr	r3, [pc, #288]	; (8000390 <MX_GPIO_Init+0x150>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	4a47      	ldr	r2, [pc, #284]	; (8000390 <MX_GPIO_Init+0x150>)
 8000272:	f043 0320 	orr.w	r3, r3, #32
 8000276:	6193      	str	r3, [r2, #24]
 8000278:	4b45      	ldr	r3, [pc, #276]	; (8000390 <MX_GPIO_Init+0x150>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	f003 0320 	and.w	r3, r3, #32
 8000280:	60bb      	str	r3, [r7, #8]
 8000282:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000284:	4b42      	ldr	r3, [pc, #264]	; (8000390 <MX_GPIO_Init+0x150>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	4a41      	ldr	r2, [pc, #260]	; (8000390 <MX_GPIO_Init+0x150>)
 800028a:	f043 0304 	orr.w	r3, r3, #4
 800028e:	6193      	str	r3, [r2, #24]
 8000290:	4b3f      	ldr	r3, [pc, #252]	; (8000390 <MX_GPIO_Init+0x150>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	f003 0304 	and.w	r3, r3, #4
 8000298:	607b      	str	r3, [r7, #4]
 800029a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800029c:	4b3c      	ldr	r3, [pc, #240]	; (8000390 <MX_GPIO_Init+0x150>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	4a3b      	ldr	r2, [pc, #236]	; (8000390 <MX_GPIO_Init+0x150>)
 80002a2:	f043 0308 	orr.w	r3, r3, #8
 80002a6:	6193      	str	r3, [r2, #24]
 80002a8:	4b39      	ldr	r3, [pc, #228]	; (8000390 <MX_GPIO_Init+0x150>)
 80002aa:	699b      	ldr	r3, [r3, #24]
 80002ac:	f003 0308 	and.w	r3, r3, #8
 80002b0:	603b      	str	r3, [r7, #0]
 80002b2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_DIR_Pin|M1_STEP_Pin|M2_DIR_Pin, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	21e0      	movs	r1, #224	; 0xe0
 80002b8:	4836      	ldr	r0, [pc, #216]	; (8000394 <MX_GPIO_Init+0x154>)
 80002ba:	f002 fa03 	bl	80026c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M2_STEP_GPIO_Port, M2_STEP_Pin, GPIO_PIN_RESET);
 80002be:	2200      	movs	r2, #0
 80002c0:	2101      	movs	r1, #1
 80002c2:	4835      	ldr	r0, [pc, #212]	; (8000398 <MX_GPIO_Init+0x158>)
 80002c4:	f002 f9fe 	bl	80026c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80002c8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80002cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002ce:	2303      	movs	r3, #3
 80002d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002d2:	f107 0310 	add.w	r3, r7, #16
 80002d6:	4619      	mov	r1, r3
 80002d8:	4830      	ldr	r0, [pc, #192]	; (800039c <MX_GPIO_Init+0x15c>)
 80002da:	f002 f86f 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA8 PA9 PA10 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80002de:	f649 731e 	movw	r3, #40734	; 0x9f1e
 80002e2:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002e4:	2303      	movs	r3, #3
 80002e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002e8:	f107 0310 	add.w	r3, r7, #16
 80002ec:	4619      	mov	r1, r3
 80002ee:	4829      	ldr	r0, [pc, #164]	; (8000394 <MX_GPIO_Init+0x154>)
 80002f0:	f002 f864 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = M1_DIR_Pin|M1_STEP_Pin|M2_DIR_Pin;
 80002f4:	23e0      	movs	r3, #224	; 0xe0
 80002f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f8:	2301      	movs	r3, #1
 80002fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fc:	2300      	movs	r3, #0
 80002fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000300:	2302      	movs	r3, #2
 8000302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000304:	f107 0310 	add.w	r3, r7, #16
 8000308:	4619      	mov	r1, r3
 800030a:	4822      	ldr	r0, [pc, #136]	; (8000394 <MX_GPIO_Init+0x154>)
 800030c:	f002 f856 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M2_STEP_Pin;
 8000310:	2301      	movs	r3, #1
 8000312:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000314:	2301      	movs	r3, #1
 8000316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000318:	2300      	movs	r3, #0
 800031a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800031c:	2302      	movs	r3, #2
 800031e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M2_STEP_GPIO_Port, &GPIO_InitStruct);
 8000320:	f107 0310 	add.w	r3, r7, #16
 8000324:	4619      	mov	r1, r3
 8000326:	481c      	ldr	r0, [pc, #112]	; (8000398 <MX_GPIO_Init+0x158>)
 8000328:	f002 f848 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB11
                           PB15 PB3 PB4 PB5
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 800032c:	f648 733e 	movw	r3, #36670	; 0x8f3e
 8000330:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000332:	2303      	movs	r3, #3
 8000334:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000336:	f107 0310 	add.w	r3, r7, #16
 800033a:	4619      	mov	r1, r3
 800033c:	4816      	ldr	r0, [pc, #88]	; (8000398 <MX_GPIO_Init+0x158>)
 800033e:	f002 f83d 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SELECT_Pin|ROTARY_TRIG_Pin;
 8000342:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000346:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000348:	4b15      	ldr	r3, [pc, #84]	; (80003a0 <MX_GPIO_Init+0x160>)
 800034a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800034c:	2301      	movs	r3, #1
 800034e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000350:	f107 0310 	add.w	r3, r7, #16
 8000354:	4619      	mov	r1, r3
 8000356:	4810      	ldr	r0, [pc, #64]	; (8000398 <MX_GPIO_Init+0x158>)
 8000358:	f002 f830 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROTARY_CLKW_Pin;
 800035c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000360:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000362:	2300      	movs	r3, #0
 8000364:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000366:	2301      	movs	r3, #1
 8000368:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROTARY_CLKW_GPIO_Port, &GPIO_InitStruct);
 800036a:	f107 0310 	add.w	r3, r7, #16
 800036e:	4619      	mov	r1, r3
 8000370:	4809      	ldr	r0, [pc, #36]	; (8000398 <MX_GPIO_Init+0x158>)
 8000372:	f002 f823 	bl	80023bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000376:	2200      	movs	r2, #0
 8000378:	2100      	movs	r1, #0
 800037a:	2028      	movs	r0, #40	; 0x28
 800037c:	f001 fff3 	bl	8002366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000380:	2028      	movs	r0, #40	; 0x28
 8000382:	f002 f80c 	bl	800239e <HAL_NVIC_EnableIRQ>

}
 8000386:	bf00      	nop
 8000388:	3720      	adds	r7, #32
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	40021000 	.word	0x40021000
 8000394:	40010800 	.word	0x40010800
 8000398:	40010c00 	.word	0x40010c00
 800039c:	40011000 	.word	0x40011000
 80003a0:	10210000 	.word	0x10210000

080003a4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80003a8:	4b12      	ldr	r3, [pc, #72]	; (80003f4 <MX_I2C1_Init+0x50>)
 80003aa:	4a13      	ldr	r2, [pc, #76]	; (80003f8 <MX_I2C1_Init+0x54>)
 80003ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80003ae:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <MX_I2C1_Init+0x50>)
 80003b0:	4a12      	ldr	r2, [pc, #72]	; (80003fc <MX_I2C1_Init+0x58>)
 80003b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80003b4:	4b0f      	ldr	r3, [pc, #60]	; (80003f4 <MX_I2C1_Init+0x50>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 120;
 80003ba:	4b0e      	ldr	r3, [pc, #56]	; (80003f4 <MX_I2C1_Init+0x50>)
 80003bc:	2278      	movs	r2, #120	; 0x78
 80003be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003c0:	4b0c      	ldr	r3, [pc, #48]	; (80003f4 <MX_I2C1_Init+0x50>)
 80003c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80003c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003c8:	4b0a      	ldr	r3, [pc, #40]	; (80003f4 <MX_I2C1_Init+0x50>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80003ce:	4b09      	ldr	r3, [pc, #36]	; (80003f4 <MX_I2C1_Init+0x50>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003d4:	4b07      	ldr	r3, [pc, #28]	; (80003f4 <MX_I2C1_Init+0x50>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80003da:	4b06      	ldr	r3, [pc, #24]	; (80003f4 <MX_I2C1_Init+0x50>)
 80003dc:	2280      	movs	r2, #128	; 0x80
 80003de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003e0:	4804      	ldr	r0, [pc, #16]	; (80003f4 <MX_I2C1_Init+0x50>)
 80003e2:	f002 f995 	bl	8002710 <HAL_I2C_Init>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80003ec:	f000 f942 	bl	8000674 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003f0:	bf00      	nop
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	2000005c 	.word	0x2000005c
 80003f8:	40005400 	.word	0x40005400
 80003fc:	00061a80 	.word	0x00061a80

08000400 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b088      	sub	sp, #32
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000408:	f107 0310 	add.w	r3, r7, #16
 800040c:	2200      	movs	r2, #0
 800040e:	601a      	str	r2, [r3, #0]
 8000410:	605a      	str	r2, [r3, #4]
 8000412:	609a      	str	r2, [r3, #8]
 8000414:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4a15      	ldr	r2, [pc, #84]	; (8000470 <HAL_I2C_MspInit+0x70>)
 800041c:	4293      	cmp	r3, r2
 800041e:	d123      	bne.n	8000468 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000420:	4b14      	ldr	r3, [pc, #80]	; (8000474 <HAL_I2C_MspInit+0x74>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a13      	ldr	r2, [pc, #76]	; (8000474 <HAL_I2C_MspInit+0x74>)
 8000426:	f043 0308 	orr.w	r3, r3, #8
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b11      	ldr	r3, [pc, #68]	; (8000474 <HAL_I2C_MspInit+0x74>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0308 	and.w	r3, r3, #8
 8000434:	60fb      	str	r3, [r7, #12]
 8000436:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 8000438:	23c0      	movs	r3, #192	; 0xc0
 800043a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800043c:	2312      	movs	r3, #18
 800043e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000440:	2303      	movs	r3, #3
 8000442:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000444:	f107 0310 	add.w	r3, r7, #16
 8000448:	4619      	mov	r1, r3
 800044a:	480b      	ldr	r0, [pc, #44]	; (8000478 <HAL_I2C_MspInit+0x78>)
 800044c:	f001 ffb6 	bl	80023bc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000450:	4b08      	ldr	r3, [pc, #32]	; (8000474 <HAL_I2C_MspInit+0x74>)
 8000452:	69db      	ldr	r3, [r3, #28]
 8000454:	4a07      	ldr	r2, [pc, #28]	; (8000474 <HAL_I2C_MspInit+0x74>)
 8000456:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800045a:	61d3      	str	r3, [r2, #28]
 800045c:	4b05      	ldr	r3, [pc, #20]	; (8000474 <HAL_I2C_MspInit+0x74>)
 800045e:	69db      	ldr	r3, [r3, #28]
 8000460:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000464:	60bb      	str	r3, [r7, #8]
 8000466:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000468:	bf00      	nop
 800046a:	3720      	adds	r7, #32
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	40005400 	.word	0x40005400
 8000474:	40021000 	.word	0x40021000
 8000478:	40010c00 	.word	0x40010c00

0800047c <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	4603      	mov	r3, r0
 8000484:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ROTARY_TRIG_Pin)	{
 8000486:	88fb      	ldrh	r3, [r7, #6]
 8000488:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800048c:	d10c      	bne.n	80004a8 <HAL_GPIO_EXTI_Callback+0x2c>
		if (ROTARY_CLKW_GPIO_Port->IDR & ROTARY_CLKW_Pin)	set_flag(clockwise);
 800048e:	4b0c      	ldr	r3, [pc, #48]	; (80004c0 <HAL_GPIO_EXTI_Callback+0x44>)
 8000490:	689b      	ldr	r3, [r3, #8]
 8000492:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000496:	2b00      	cmp	r3, #0
 8000498:	d002      	beq.n	80004a0 <HAL_GPIO_EXTI_Callback+0x24>
 800049a:	2002      	movs	r0, #2
 800049c:	f000 f9fe 	bl	800089c <set_flag>
		set_flag(rotary_trigged);
 80004a0:	2001      	movs	r0, #1
 80004a2:	f000 f9fb 	bl	800089c <set_flag>
	}
	else if (GPIO_Pin == SELECT_Pin)	{
		set_flag(selected);
	}
}
 80004a6:	e006      	b.n	80004b6 <HAL_GPIO_EXTI_Callback+0x3a>
	else if (GPIO_Pin == SELECT_Pin)	{
 80004a8:	88fb      	ldrh	r3, [r7, #6]
 80004aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80004ae:	d102      	bne.n	80004b6 <HAL_GPIO_EXTI_Callback+0x3a>
		set_flag(selected);
 80004b0:	2000      	movs	r0, #0
 80004b2:	f000 f9f3 	bl	800089c <set_flag>
}
 80004b6:	bf00      	nop
 80004b8:	3708      	adds	r7, #8
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	40010c00 	.word	0x40010c00

080004c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ca:	f001 fc2f 	bl	8001d2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ce:	f000 f863 	bl	8000598 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d2:	f7ff feb5 	bl	8000240 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d6:	f7ff ff65 	bl	80003a4 <MX_I2C1_Init>
  MX_ADC2_Init();
 80004da:	f7ff fe37 	bl	800014c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

	const uint8_t DEBOUNCE_DELAY_MS = 10;
 80004de:	230a      	movs	r3, #10
 80004e0:	70bb      	strb	r3, [r7, #2]
	uint32_t last_move_ticks = 0; //to track time passed in ms with HAL_GetTick()
 80004e2:	2300      	movs	r3, #0
 80004e4:	607b      	str	r3, [r7, #4]
	SH1106_Init();
 80004e6:	f000 fa61 	bl	80009ac <SH1106_Init>
	SH1106_setAllPixelsOn(0);
 80004ea:	2000      	movs	r0, #0
 80004ec:	f000 fabc 	bl	8000a68 <SH1106_setAllPixelsOn>
	SH1106_clear();
 80004f0:	f000 fade 	bl	8000ab0 <SH1106_clear>
	bool_t toggle = 0;
 80004f4:	2300      	movs	r3, #0
 80004f6:	70fb      	strb	r3, [r7, #3]
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		if (get_flag(rotary_trigged))	{ //rotary encoder trigged
 80004f8:	2001      	movs	r0, #1
 80004fa:	f000 f9ef 	bl	80008dc <get_flag>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d028      	beq.n	8000556 <main+0x92>
			reset_flag(rotary_trigged);
 8000504:	2001      	movs	r0, #1
 8000506:	f000 f9d9 	bl	80008bc <reset_flag>
			if ((HAL_GetTick() - last_move_ticks) >= DEBOUNCE_DELAY_MS)	{
 800050a:	f001 fc37 	bl	8001d7c <HAL_GetTick>
 800050e:	4602      	mov	r2, r0
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	1ad2      	subs	r2, r2, r3
 8000514:	78bb      	ldrb	r3, [r7, #2]
 8000516:	429a      	cmp	r2, r3
 8000518:	d337      	bcc.n	800058a <main+0xc6>

				//digitalToggle(OUT_RA_DIR);

				if (get_flag(clockwise))	{
 800051a:	2002      	movs	r0, #2
 800051c:	f000 f9de 	bl	80008dc <get_flag>
 8000520:	4603      	mov	r3, r0
 8000522:	2b00      	cmp	r3, #0
 8000524:	d008      	beq.n	8000538 <main+0x74>
					reset_flag(clockwise);
 8000526:	2002      	movs	r0, #2
 8000528:	f000 f9c8 	bl	80008bc <reset_flag>
					SH1106_drawCircle(64, 32, 10);
 800052c:	220a      	movs	r2, #10
 800052e:	2120      	movs	r1, #32
 8000530:	2040      	movs	r0, #64	; 0x40
 8000532:	f000 fb19 	bl	8000b68 <SH1106_drawCircle>
 8000536:	e00a      	b.n	800054e <main+0x8a>
				}
				else	{
					toggle = !toggle;
 8000538:	78fb      	ldrb	r3, [r7, #3]
 800053a:	2b00      	cmp	r3, #0
 800053c:	bf0c      	ite	eq
 800053e:	2301      	moveq	r3, #1
 8000540:	2300      	movne	r3, #0
 8000542:	b2db      	uxtb	r3, r3
 8000544:	70fb      	strb	r3, [r7, #3]
					SH1106_setInvert(toggle);
 8000546:	78fb      	ldrb	r3, [r7, #3]
 8000548:	4618      	mov	r0, r3
 800054a:	f000 fa9f 	bl	8000a8c <SH1106_setInvert>
				}

				last_move_ticks = HAL_GetTick();
 800054e:	f001 fc15 	bl	8001d7c <HAL_GetTick>
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	e019      	b.n	800058a <main+0xc6>
			}
		}
		
		else if (get_flag(selected))	{ //rotary encoder trigged
 8000556:	2000      	movs	r0, #0
 8000558:	f000 f9c0 	bl	80008dc <get_flag>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d013      	beq.n	800058a <main+0xc6>
			reset_flag(selected);
 8000562:	2000      	movs	r0, #0
 8000564:	f000 f9aa 	bl	80008bc <reset_flag>
			if ((HAL_GetTick() - last_move_ticks) >= DEBOUNCE_DELAY_MS)	{
 8000568:	f001 fc08 	bl	8001d7c <HAL_GetTick>
 800056c:	4602      	mov	r2, r0
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	1ad2      	subs	r2, r2, r3
 8000572:	78bb      	ldrb	r3, [r7, #2]
 8000574:	429a      	cmp	r2, r3
 8000576:	d308      	bcc.n	800058a <main+0xc6>

				//digitalToggle(OUT_RA_STEP);
				SH1106_printStr(2, 2, &"Hello Mundo!!", &Font5x7);
 8000578:	4b05      	ldr	r3, [pc, #20]	; (8000590 <main+0xcc>)
 800057a:	4a06      	ldr	r2, [pc, #24]	; (8000594 <main+0xd0>)
 800057c:	2102      	movs	r1, #2
 800057e:	2002      	movs	r0, #2
 8000580:	f001 fb9a 	bl	8001cb8 <SH1106_printStr>

				last_move_ticks = HAL_GetTick();
 8000584:	f001 fbfa 	bl	8001d7c <HAL_GetTick>
 8000588:	6078      	str	r0, [r7, #4]
			}
		}

		SH1106_flush();
 800058a:	f000 fabb 	bl	8000b04 <SH1106_flush>
		if (get_flag(rotary_trigged))	{ //rotary encoder trigged
 800058e:	e7b3      	b.n	80004f8 <main+0x34>
 8000590:	08003ec8 	.word	0x08003ec8
 8000594:	08003ea8 	.word	0x08003ea8

08000598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b094      	sub	sp, #80	; 0x50
 800059c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005a2:	2228      	movs	r2, #40	; 0x28
 80005a4:	2100      	movs	r1, #0
 80005a6:	4618      	mov	r0, r3
 80005a8:	f003 fc6a 	bl	8003e80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ac:	f107 0314 	add.w	r3, r7, #20
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	605a      	str	r2, [r3, #4]
 80005c4:	609a      	str	r2, [r3, #8]
 80005c6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005c8:	2301      	movs	r3, #1
 80005ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80005d2:	2300      	movs	r3, #0
 80005d4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d6:	2301      	movs	r3, #1
 80005d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005da:	2302      	movs	r3, #2
 80005dc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80005e4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80005e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005ee:	4618      	mov	r0, r3
 80005f0:	f002 fcd8 	bl	8002fa4 <HAL_RCC_OscConfig>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0x66>
  {
    Error_Handler();
 80005fa:	f000 f83b 	bl	8000674 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005fe:	230f      	movs	r3, #15
 8000600:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000602:	2302      	movs	r3, #2
 8000604:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000606:	2300      	movs	r3, #0
 8000608:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800060a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800060e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000610:	2300      	movs	r3, #0
 8000612:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	2102      	movs	r1, #2
 800061a:	4618      	mov	r0, r3
 800061c:	f002 ff44 	bl	80034a8 <HAL_RCC_ClockConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000626:	f000 f825 	bl	8000674 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800062a:	2302      	movs	r3, #2
 800062c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800062e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000632:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	4618      	mov	r0, r3
 8000638:	f003 f8fe 	bl	8003838 <HAL_RCCEx_PeriphCLKConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000642:	f000 f817 	bl	8000674 <Error_Handler>
  }
}
 8000646:	bf00      	nop
 8000648:	3750      	adds	r7, #80	; 0x50
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
	...

08000650 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a04      	ldr	r2, [pc, #16]	; (8000670 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d101      	bne.n	8000666 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000662:	f001 fb79 	bl	8001d58 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000666:	bf00      	nop
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40012c00 	.word	0x40012c00

08000674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000678:	b672      	cpsid	i
}
 800067a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800067c:	e7fe      	b.n	800067c <Error_Handler+0x8>
	...

08000680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000686:	4b19      	ldr	r3, [pc, #100]	; (80006ec <HAL_MspInit+0x6c>)
 8000688:	699b      	ldr	r3, [r3, #24]
 800068a:	4a18      	ldr	r2, [pc, #96]	; (80006ec <HAL_MspInit+0x6c>)
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	6193      	str	r3, [r2, #24]
 8000692:	4b16      	ldr	r3, [pc, #88]	; (80006ec <HAL_MspInit+0x6c>)
 8000694:	699b      	ldr	r3, [r3, #24]
 8000696:	f003 0301 	and.w	r3, r3, #1
 800069a:	60bb      	str	r3, [r7, #8]
 800069c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800069e:	4b13      	ldr	r3, [pc, #76]	; (80006ec <HAL_MspInit+0x6c>)
 80006a0:	69db      	ldr	r3, [r3, #28]
 80006a2:	4a12      	ldr	r2, [pc, #72]	; (80006ec <HAL_MspInit+0x6c>)
 80006a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006a8:	61d3      	str	r3, [r2, #28]
 80006aa:	4b10      	ldr	r3, [pc, #64]	; (80006ec <HAL_MspInit+0x6c>)
 80006ac:	69db      	ldr	r3, [r3, #28]
 80006ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006b2:	607b      	str	r3, [r7, #4]
 80006b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80006b6:	2200      	movs	r2, #0
 80006b8:	2100      	movs	r1, #0
 80006ba:	2005      	movs	r0, #5
 80006bc:	f001 fe53 	bl	8002366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80006c0:	2005      	movs	r0, #5
 80006c2:	f001 fe6c 	bl	800239e <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006c6:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <HAL_MspInit+0x70>)
 80006c8:	685b      	ldr	r3, [r3, #4]
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	4a04      	ldr	r2, [pc, #16]	; (80006f0 <HAL_MspInit+0x70>)
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e2:	bf00      	nop
 80006e4:	3710      	adds	r7, #16
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40021000 	.word	0x40021000
 80006f0:	40010000 	.word	0x40010000

080006f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08c      	sub	sp, #48	; 0x30
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80006fc:	2300      	movs	r3, #0
 80006fe:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000700:	2300      	movs	r3, #0
 8000702:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000704:	2300      	movs	r3, #0
 8000706:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800070a:	4b2e      	ldr	r3, [pc, #184]	; (80007c4 <HAL_InitTick+0xd0>)
 800070c:	699b      	ldr	r3, [r3, #24]
 800070e:	4a2d      	ldr	r2, [pc, #180]	; (80007c4 <HAL_InitTick+0xd0>)
 8000710:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000714:	6193      	str	r3, [r2, #24]
 8000716:	4b2b      	ldr	r3, [pc, #172]	; (80007c4 <HAL_InitTick+0xd0>)
 8000718:	699b      	ldr	r3, [r3, #24]
 800071a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800071e:	60bb      	str	r3, [r7, #8]
 8000720:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000722:	f107 020c 	add.w	r2, r7, #12
 8000726:	f107 0310 	add.w	r3, r7, #16
 800072a:	4611      	mov	r1, r2
 800072c:	4618      	mov	r0, r3
 800072e:	f003 f835 	bl	800379c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000732:	f003 f81f 	bl	8003774 <HAL_RCC_GetPCLK2Freq>
 8000736:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800073a:	4a23      	ldr	r2, [pc, #140]	; (80007c8 <HAL_InitTick+0xd4>)
 800073c:	fba2 2303 	umull	r2, r3, r2, r3
 8000740:	0c9b      	lsrs	r3, r3, #18
 8000742:	3b01      	subs	r3, #1
 8000744:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000746:	4b21      	ldr	r3, [pc, #132]	; (80007cc <HAL_InitTick+0xd8>)
 8000748:	4a21      	ldr	r2, [pc, #132]	; (80007d0 <HAL_InitTick+0xdc>)
 800074a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800074c:	4b1f      	ldr	r3, [pc, #124]	; (80007cc <HAL_InitTick+0xd8>)
 800074e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000752:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000754:	4a1d      	ldr	r2, [pc, #116]	; (80007cc <HAL_InitTick+0xd8>)
 8000756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000758:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800075a:	4b1c      	ldr	r3, [pc, #112]	; (80007cc <HAL_InitTick+0xd8>)
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000760:	4b1a      	ldr	r3, [pc, #104]	; (80007cc <HAL_InitTick+0xd8>)
 8000762:	2200      	movs	r2, #0
 8000764:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000766:	4b19      	ldr	r3, [pc, #100]	; (80007cc <HAL_InitTick+0xd8>)
 8000768:	2200      	movs	r2, #0
 800076a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800076c:	4817      	ldr	r0, [pc, #92]	; (80007cc <HAL_InitTick+0xd8>)
 800076e:	f003 f919 	bl	80039a4 <HAL_TIM_Base_Init>
 8000772:	4603      	mov	r3, r0
 8000774:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000778:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800077c:	2b00      	cmp	r3, #0
 800077e:	d11b      	bne.n	80007b8 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000780:	4812      	ldr	r0, [pc, #72]	; (80007cc <HAL_InitTick+0xd8>)
 8000782:	f003 f967 	bl	8003a54 <HAL_TIM_Base_Start_IT>
 8000786:	4603      	mov	r3, r0
 8000788:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800078c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000790:	2b00      	cmp	r3, #0
 8000792:	d111      	bne.n	80007b8 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000794:	2019      	movs	r0, #25
 8000796:	f001 fe02 	bl	800239e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2b0f      	cmp	r3, #15
 800079e:	d808      	bhi.n	80007b2 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80007a0:	2200      	movs	r2, #0
 80007a2:	6879      	ldr	r1, [r7, #4]
 80007a4:	2019      	movs	r0, #25
 80007a6:	f001 fdde 	bl	8002366 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007aa:	4a0a      	ldr	r2, [pc, #40]	; (80007d4 <HAL_InitTick+0xe0>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6013      	str	r3, [r2, #0]
 80007b0:	e002      	b.n	80007b8 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80007b2:	2301      	movs	r3, #1
 80007b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80007b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80007bc:	4618      	mov	r0, r3
 80007be:	3730      	adds	r7, #48	; 0x30
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	40021000 	.word	0x40021000
 80007c8:	431bde83 	.word	0x431bde83
 80007cc:	200000b0 	.word	0x200000b0
 80007d0:	40012c00 	.word	0x40012c00
 80007d4:	20000008 	.word	0x20000008

080007d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80007dc:	e7fe      	b.n	80007dc <NMI_Handler+0x4>

080007de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007de:	b480      	push	{r7}
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007e2:	e7fe      	b.n	80007e2 <HardFault_Handler+0x4>

080007e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007e8:	e7fe      	b.n	80007e8 <MemManage_Handler+0x4>

080007ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ee:	e7fe      	b.n	80007ee <BusFault_Handler+0x4>

080007f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007f4:	e7fe      	b.n	80007f4 <UsageFault_Handler+0x4>

080007f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007f6:	b480      	push	{r7}
 80007f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007fa:	bf00      	nop
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bc80      	pop	{r7}
 8000800:	4770      	bx	lr

08000802 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000802:	b480      	push	{r7}
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000806:	bf00      	nop
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr

0800080e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800080e:	b480      	push	{r7}
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000812:	bf00      	nop
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr

0800081a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	bc80      	pop	{r7}
 8000824:	4770      	bx	lr

08000826 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800082a:	bf00      	nop
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
	...

08000834 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000838:	4802      	ldr	r0, [pc, #8]	; (8000844 <TIM1_UP_IRQHandler+0x10>)
 800083a:	f003 f95d 	bl	8003af8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	200000b0 	.word	0x200000b0

08000848 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if (EXTI->PR & SELECT_Pin) {
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <EXTI15_10_IRQHandler+0x44>)
 800084e:	695b      	ldr	r3, [r3, #20]
 8000850:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000854:	2b00      	cmp	r3, #0
 8000856:	d008      	beq.n	800086a <EXTI15_10_IRQHandler+0x22>
		/* Clear bit */
		EXTI->PR = SELECT_Pin;
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <EXTI15_10_IRQHandler+0x44>)
 800085a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800085e:	615a      	str	r2, [r3, #20]
		/* Call global function */
		HAL_GPIO_EXTI_IRQHandler(SELECT_Pin);
 8000860:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000864:	f001 ff46 	bl	80026f4 <HAL_GPIO_EXTI_IRQHandler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000868:	e00d      	b.n	8000886 <EXTI15_10_IRQHandler+0x3e>
	else if (EXTI->PR & ROTARY_TRIG_Pin) {
 800086a:	4b08      	ldr	r3, [pc, #32]	; (800088c <EXTI15_10_IRQHandler+0x44>)
 800086c:	695b      	ldr	r3, [r3, #20]
 800086e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000872:	2b00      	cmp	r3, #0
 8000874:	d007      	beq.n	8000886 <EXTI15_10_IRQHandler+0x3e>
		EXTI->PR = ROTARY_TRIG_Pin;
 8000876:	4b05      	ldr	r3, [pc, #20]	; (800088c <EXTI15_10_IRQHandler+0x44>)
 8000878:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800087c:	615a      	str	r2, [r3, #20]
		HAL_GPIO_EXTI_IRQHandler(ROTARY_TRIG_Pin);
 800087e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000882:	f001 ff37 	bl	80026f4 <HAL_GPIO_EXTI_IRQHandler>
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40010400 	.word	0x40010400

08000890 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr

0800089c <set_flag>:
#include "variables.h"

void set_flag(bool_var_t bool_var) {
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	71fb      	strb	r3, [r7, #7]
	boolVariables[bool_var] = 1;
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	4a03      	ldr	r2, [pc, #12]	; (80008b8 <set_flag+0x1c>)
 80008aa:	2101      	movs	r1, #1
 80008ac:	54d1      	strb	r1, [r2, r3]
	return;
 80008ae:	bf00      	nop
}
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	200000f8 	.word	0x200000f8

080008bc <reset_flag>:

void reset_flag(bool_var_t bool_var) {
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
	boolVariables[bool_var] = 0;
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	4a03      	ldr	r2, [pc, #12]	; (80008d8 <reset_flag+0x1c>)
 80008ca:	2100      	movs	r1, #0
 80008cc:	54d1      	strb	r1, [r2, r3]
	return;
 80008ce:	bf00      	nop
}
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bc80      	pop	{r7}
 80008d6:	4770      	bx	lr
 80008d8:	200000f8 	.word	0x200000f8

080008dc <get_flag>:

bool_t get_flag(bool_var_t bool_var) {
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	71fb      	strb	r3, [r7, #7]
	return boolVariables[bool_var];
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	4a03      	ldr	r2, [pc, #12]	; (80008f8 <get_flag+0x1c>)
 80008ea:	5cd3      	ldrb	r3, [r2, r3]
 80008ec:	b2db      	uxtb	r3, r3
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bc80      	pop	{r7}
 80008f6:	4770      	bx	lr
 80008f8:	200000f8 	.word	0x200000f8

080008fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008fc:	480c      	ldr	r0, [pc, #48]	; (8000930 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008fe:	490d      	ldr	r1, [pc, #52]	; (8000934 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000900:	4a0d      	ldr	r2, [pc, #52]	; (8000938 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000904:	e002      	b.n	800090c <LoopCopyDataInit>

08000906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800090a:	3304      	adds	r3, #4

0800090c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800090c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800090e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000910:	d3f9      	bcc.n	8000906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000912:	4a0a      	ldr	r2, [pc, #40]	; (800093c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000914:	4c0a      	ldr	r4, [pc, #40]	; (8000940 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000918:	e001      	b.n	800091e <LoopFillZerobss>

0800091a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800091a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800091c:	3204      	adds	r2, #4

0800091e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800091e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000920:	d3fb      	bcc.n	800091a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000922:	f7ff ffb5 	bl	8000890 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000926:	f003 fa87 	bl	8003e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800092a:	f7ff fdcb 	bl	80004c4 <main>
  bx lr
 800092e:	4770      	bx	lr
  ldr r0, =_sdata
 8000930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000934:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000938:	080040cc 	.word	0x080040cc
  ldr r2, =_sbss
 800093c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000940:	20000504 	.word	0x20000504

08000944 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000944:	e7fe      	b.n	8000944 <ADC1_2_IRQHandler>
	...

08000948 <SH1106_cmd>:
		{ 0x00, 0x01, 0x03, 0x07, 0x0F, 0x1F, 0x3F, 0x7F };

// Send single byte command to display
// input:
//   cmd - display command
static void SH1106_cmd(uint8_t cmd) {
 8000948:	b580      	push	{r7, lr}
 800094a:	b086      	sub	sp, #24
 800094c:	af02      	add	r7, sp, #8
 800094e:	4603      	mov	r3, r0
 8000950:	71fb      	strb	r3, [r7, #7]
	// Send command to display
	uint8_t command[] = { 0x00, cmd };
 8000952:	2300      	movs	r3, #0
 8000954:	733b      	strb	r3, [r7, #12]
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&SH1106_I2C_PORT, SH1106_ADDR << 1, command,
 800095a:	f107 020c 	add.w	r2, r7, #12
 800095e:	230a      	movs	r3, #10
 8000960:	9300      	str	r3, [sp, #0]
 8000962:	2302      	movs	r3, #2
 8000964:	2178      	movs	r1, #120	; 0x78
 8000966:	4803      	ldr	r0, [pc, #12]	; (8000974 <SH1106_cmd+0x2c>)
 8000968:	f002 f816 	bl	8002998 <HAL_I2C_Master_Transmit>
			sizeof(command), 10);
}
 800096c:	bf00      	nop
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	2000005c 	.word	0x2000005c

08000978 <SH1106_data>:

// Send double byte command to display
// input:
//   cmd1 - first byte of double-byte command
//   cmd2 - second byte of double-byte command
static void SH1106_data(uint8_t cmd1) {
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af02      	add	r7, sp, #8
 800097e:	4603      	mov	r3, r0
 8000980:	71fb      	strb	r3, [r7, #7]
	// Send double byte command to display
	int8_t command[] = { 0x40, cmd1 };
 8000982:	2340      	movs	r3, #64	; 0x40
 8000984:	733b      	strb	r3, [r7, #12]
 8000986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&SH1106_I2C_PORT, SH1106_ADDR << 1, command,
 800098c:	f107 020c 	add.w	r2, r7, #12
 8000990:	230a      	movs	r3, #10
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	2302      	movs	r3, #2
 8000996:	2178      	movs	r1, #120	; 0x78
 8000998:	4803      	ldr	r0, [pc, #12]	; (80009a8 <SH1106_data+0x30>)
 800099a:	f001 fffd 	bl	8002998 <HAL_I2C_Master_Transmit>
			sizeof(command), 10);
}
 800099e:	bf00      	nop
 80009a0:	3710      	adds	r7, #16
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	2000005c 	.word	0x2000005c

080009ac <SH1106_Init>:

// Initialize SDA peripheral and SH1106 display
// note: SDA peripheral must be initialized before
void SH1106_Init(void) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
	// Initial display configuration
	HAL_Delay(100);
 80009b0:	2064      	movs	r0, #100	; 0x64
 80009b2:	f001 f9ed 	bl	8001d90 <HAL_Delay>

	// display off
	SH1106_cmd(0xAE);
 80009b6:	20ae      	movs	r0, #174	; 0xae
 80009b8:	f7ff ffc6 	bl	8000948 <SH1106_cmd>

	//collumns
	SH1106_cmd(0x02);
 80009bc:	2002      	movs	r0, #2
 80009be:	f7ff ffc3 	bl	8000948 <SH1106_cmd>
	SH1106_cmd(0x10);
 80009c2:	2010      	movs	r0, #16
 80009c4:	f7ff ffc0 	bl	8000948 <SH1106_cmd>

	//start line
	SH1106_cmd(0x40);
 80009c8:	2040      	movs	r0, #64	; 0x40
 80009ca:	f7ff ffbd 	bl	8000948 <SH1106_cmd>

	//page address
	SH1106_cmd(0xB0);
 80009ce:	20b0      	movs	r0, #176	; 0xb0
 80009d0:	f7ff ffba 	bl	8000948 <SH1106_cmd>

	SH1106_cmd(SH1106_CMD_CONTRAST); // Contrast: middle level
 80009d4:	2081      	movs	r0, #129	; 0x81
 80009d6:	f7ff ffb7 	bl	8000948 <SH1106_cmd>
	SH1106_cmd(0xD0);
 80009da:	20d0      	movs	r0, #208	; 0xd0
 80009dc:	f7ff ffb4 	bl	8000948 <SH1106_cmd>

	// Set segment re-map (X coordinate)
	SH1106_cmd(SH1106_CMD_SEG_NORM + 1);
 80009e0:	20a1      	movs	r0, #161	; 0xa1
 80009e2:	f7ff ffb1 	bl	8000948 <SH1106_cmd>

	// Disable entire display ON
	SH1106_cmd(SH1106_CMD_EDOFF); // Display follows RAM content
 80009e6:	20a4      	movs	r0, #164	; 0xa4
 80009e8:	f7ff ffae 	bl	8000948 <SH1106_cmd>

	// Disable display inversion
	SH1106_cmd(SH1106_CMD_INV_OFF); // Normal display mode
 80009ec:	20a6      	movs	r0, #166	; 0xa6
 80009ee:	f7ff ffab 	bl	8000948 <SH1106_cmd>

	// 64MUX
	SH1106_cmd(SH1106_CMD_SETMUX);
 80009f2:	20a8      	movs	r0, #168	; 0xa8
 80009f4:	f7ff ffa8 	bl	8000948 <SH1106_cmd>
	SH1106_cmd(0x3F);
 80009f8:	203f      	movs	r0, #63	; 0x3f
 80009fa:	f7ff ffa5 	bl	8000948 <SH1106_cmd>

	//dc-dc on
	SH1106_cmd(0xAD);
 80009fe:	20ad      	movs	r0, #173	; 0xad
 8000a00:	f7ff ffa2 	bl	8000948 <SH1106_cmd>
	SH1106_cmd(0x8B);
 8000a04:	208b      	movs	r0, #139	; 0x8b
 8000a06:	f7ff ff9f 	bl	8000948 <SH1106_cmd>

	SH1106_cmd(0x33);
 8000a0a:	2033      	movs	r0, #51	; 0x33
 8000a0c:	f7ff ff9c 	bl	8000948 <SH1106_cmd>

	// Set COM output scan direction (Y coordinate)
	SH1106_cmd(0xc8);
 8000a10:	20c8      	movs	r0, #200	; 0xc8
 8000a12:	f7ff ff99 	bl	8000948 <SH1106_cmd>

	//offset
	SH1106_cmd(0xD3);
 8000a16:	20d3      	movs	r0, #211	; 0xd3
 8000a18:	f7ff ff96 	bl	8000948 <SH1106_cmd>
	SH1106_cmd(0x00);
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	f7ff ff93 	bl	8000948 <SH1106_cmd>

	//CLK
	SH1106_cmd(0xD5);
 8000a22:	20d5      	movs	r0, #213	; 0xd5
 8000a24:	f7ff ff90 	bl	8000948 <SH1106_cmd>
	SH1106_cmd(0xF0);
 8000a28:	20f0      	movs	r0, #240	; 0xf0
 8000a2a:	f7ff ff8d 	bl	8000948 <SH1106_cmd>

	//pre charge
	SH1106_cmd(0xD9);
 8000a2e:	20d9      	movs	r0, #217	; 0xd9
 8000a30:	f7ff ff8a 	bl	8000948 <SH1106_cmd>
	SH1106_cmd(0x22);
 8000a34:	2022      	movs	r0, #34	; 0x22
 8000a36:	f7ff ff87 	bl	8000948 <SH1106_cmd>
	// Set COM pins hardware configuration
	// bit[4]: reset - sequential COM pin configuration
	//         set   - alternative COM pin configuration (reset value)
	// bit[5]: reset - disable COM left/right remap (reset value)
	//         set   - enable COM left/right remap
	SH1106_cmd(SH1106_CMD_COM_HW);
 8000a3a:	20da      	movs	r0, #218	; 0xda
 8000a3c:	f7ff ff84 	bl	8000948 <SH1106_cmd>
	SH1106_cmd(0x12);
 8000a40:	2012      	movs	r0, #18
 8000a42:	f7ff ff81 	bl	8000948 <SH1106_cmd>

	//VCOM deselect
	SH1106_cmd(0xDB);
 8000a46:	20db      	movs	r0, #219	; 0xdb
 8000a48:	f7ff ff7e 	bl	8000948 <SH1106_cmd>
	SH1106_cmd(0x40);
 8000a4c:	2040      	movs	r0, #64	; 0x40
 8000a4e:	f7ff ff7b 	bl	8000948 <SH1106_cmd>

	HAL_Delay(100);
 8000a52:	2064      	movs	r0, #100	; 0x64
 8000a54:	f001 f99c 	bl	8001d90 <HAL_Delay>

	// Display ON
	SH1106_cmd(SH1106_CMD_DISP_ON); // Display enabled
 8000a58:	20af      	movs	r0, #175	; 0xaf
 8000a5a:	f7ff ff75 	bl	8000948 <SH1106_cmd>

	HAL_Delay(100);
 8000a5e:	2064      	movs	r0, #100	; 0x64
 8000a60:	f001 f996 	bl	8001d90 <HAL_Delay>

}
 8000a64:	bf00      	nop
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <SH1106_setAllPixelsOn>:
// set entire LCD pixels on or off
// input:
//   eon_state - new pixels state (one of SH1106_ENTIRE_PIXELS_XXX values)
// note: SH1106_ENTIRE_PIXELS_ON means what all pixels on display will be on
//       without regard of display memory contents
void SH1106_setAllPixelsOn(uint8_t eon_state) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	71fb      	strb	r3, [r7, #7]
	SH1106_cmd(eon_state ? SH1106_CMD_EDON : SH1106_CMD_EDOFF);
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <SH1106_setAllPixelsOn+0x14>
 8000a78:	23a5      	movs	r3, #165	; 0xa5
 8000a7a:	e000      	b.n	8000a7e <SH1106_setAllPixelsOn+0x16>
 8000a7c:	23a4      	movs	r3, #164	; 0xa4
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff ff62 	bl	8000948 <SH1106_cmd>
}
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <SH1106_setInvert>:

// set display pixels inversion
// input:
//   inv_state - new state of display inversion (one of SH1106_INVERT_XXX values)
// note: SH1106_INVERT_ON means what all pixels on display will be inverted
void SH1106_setInvert(uint8_t inv_state) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]
	SH1106_cmd(inv_state ? SH1106_CMD_INV_ON : SH1106_CMD_INV_OFF);
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <SH1106_setInvert+0x14>
 8000a9c:	23a7      	movs	r3, #167	; 0xa7
 8000a9e:	e000      	b.n	8000aa2 <SH1106_setInvert+0x16>
 8000aa0:	23a6      	movs	r3, #166	; 0xa6
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff ff50 	bl	8000948 <SH1106_cmd>
}
 8000aa8:	bf00      	nop
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <SH1106_clear>:

	// Store orientation
	scr_orientation = orientation;
}

void SH1106_clear(void) {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
	int i, n;
	for (i = 0; i < 8; i++) {
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	607b      	str	r3, [r7, #4]
 8000aba:	e01b      	b.n	8000af4 <SH1106_clear+0x44>
		SH1106_cmd(0xb0 + i);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	3b50      	subs	r3, #80	; 0x50
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f7ff ff3f 	bl	8000948 <SH1106_cmd>
		SH1106_cmd(0x02);
 8000aca:	2002      	movs	r0, #2
 8000acc:	f7ff ff3c 	bl	8000948 <SH1106_cmd>
		SH1106_cmd(0x10);
 8000ad0:	2010      	movs	r0, #16
 8000ad2:	f7ff ff39 	bl	8000948 <SH1106_cmd>
		for (n = 0; n < 128; n++) {
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	603b      	str	r3, [r7, #0]
 8000ada:	e005      	b.n	8000ae8 <SH1106_clear+0x38>
			SH1106_data(0x00);
 8000adc:	2000      	movs	r0, #0
 8000ade:	f7ff ff4b 	bl	8000978 <SH1106_data>
		for (n = 0; n < 128; n++) {
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	603b      	str	r3, [r7, #0]
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	2b7f      	cmp	r3, #127	; 0x7f
 8000aec:	ddf6      	ble.n	8000adc <SH1106_clear+0x2c>
	for (i = 0; i < 8; i++) {
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	3301      	adds	r3, #1
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2b07      	cmp	r3, #7
 8000af8:	dde0      	ble.n	8000abc <SH1106_clear+0xc>
		}
	}
}
 8000afa:	bf00      	nop
 8000afc:	bf00      	nop
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <SH1106_flush>:

// Send vRAM buffer into display

void SH1106_flush(void) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
	int i, n;
	for (i = 0; i < 8; i++) {
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	e021      	b.n	8000b54 <SH1106_flush+0x50>
		SH1106_cmd(0xb0 + i);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	3b50      	subs	r3, #80	; 0x50
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff ff15 	bl	8000948 <SH1106_cmd>
		SH1106_cmd(0x02);
 8000b1e:	2002      	movs	r0, #2
 8000b20:	f7ff ff12 	bl	8000948 <SH1106_cmd>
		SH1106_cmd(0x10);
 8000b24:	2010      	movs	r0, #16
 8000b26:	f7ff ff0f 	bl	8000948 <SH1106_cmd>
		for (n = 0; n < 128; n++) {
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]
 8000b2e:	e00b      	b.n	8000b48 <SH1106_flush+0x44>
			SH1106_data(vRAM[i * 128 + n]);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	01da      	lsls	r2, r3, #7
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	4413      	add	r3, r2
 8000b38:	4a0a      	ldr	r2, [pc, #40]	; (8000b64 <SH1106_flush+0x60>)
 8000b3a:	5cd3      	ldrb	r3, [r2, r3]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff ff1b 	bl	8000978 <SH1106_data>
		for (n = 0; n < 128; n++) {
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	3301      	adds	r3, #1
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	2b7f      	cmp	r3, #127	; 0x7f
 8000b4c:	ddf0      	ble.n	8000b30 <SH1106_flush+0x2c>
	for (i = 0; i < 8; i++) {
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	3301      	adds	r3, #1
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2b07      	cmp	r3, #7
 8000b58:	ddda      	ble.n	8000b10 <SH1106_flush+0xc>
		}
	}
}
 8000b5a:	bf00      	nop
 8000b5c:	bf00      	nop
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20000100 	.word	0x20000100

08000b68 <SH1106_drawCircle>:

// Draw circle
// input:
//   x_,x_ - circle center coordinates
//   radius - circle radius
void SH1106_drawCircle(int16_t x_, int16_t y_, uint8_t radius) {
 8000b68:	b4b0      	push	{r4, r5, r7}
 8000b6a:	b091      	sub	sp, #68	; 0x44
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	80fb      	strh	r3, [r7, #6]
 8000b72:	460b      	mov	r3, r1
 8000b74:	80bb      	strh	r3, [r7, #4]
 8000b76:	4613      	mov	r3, r2
 8000b78:	70fb      	strb	r3, [r7, #3]
	int16_t err = 1 - radius;
 8000b7a:	78fb      	ldrb	r3, [r7, #3]
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	f1c3 0301 	rsb	r3, r3, #1
 8000b82:	b29b      	uxth	r3, r3
 8000b84:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t dx = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	87bb      	strh	r3, [r7, #60]	; 0x3c
	int16_t dy = -2 * radius;
 8000b8a:	78fb      	ldrb	r3, [r7, #3]
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	461a      	mov	r2, r3
 8000b90:	03d2      	lsls	r2, r2, #15
 8000b92:	1ad3      	subs	r3, r2, r3
 8000b94:	005b      	lsls	r3, r3, #1
 8000b96:	b29b      	uxth	r3, r3
 8000b98:	877b      	strh	r3, [r7, #58]	; 0x3a
	int16_t x = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	873b      	strh	r3, [r7, #56]	; 0x38
	int16_t y = radius;
 8000b9e:	78fb      	ldrb	r3, [r7, #3]
 8000ba0:	86fb      	strh	r3, [r7, #54]	; 0x36
	// Screen width and height for less calculations
	int16_t sh = scr_height - 1;
 8000ba2:	4bb5      	ldr	r3, [pc, #724]	; (8000e78 <SH1106_drawCircle+0x310>)
 8000ba4:	881b      	ldrh	r3, [r3, #0]
 8000ba6:	3b01      	subs	r3, #1
 8000ba8:	b29b      	uxth	r3, r3
 8000baa:	86bb      	strh	r3, [r7, #52]	; 0x34
	int16_t sw = scr_width - 1;
 8000bac:	4bb3      	ldr	r3, [pc, #716]	; (8000e7c <SH1106_drawCircle+0x314>)
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	3b01      	subs	r3, #1
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	867b      	strh	r3, [r7, #50]	; 0x32

	while (x < y) {
 8000bb6:	f000 bc1d 	b.w	80013f4 <SH1106_drawCircle+0x88c>
		if (err >= 0) {
 8000bba:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	db0e      	blt.n	8000be0 <SH1106_drawCircle+0x78>
			dy += 2;
 8000bc2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000bc4:	3302      	adds	r3, #2
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	877b      	strh	r3, [r7, #58]	; 0x3a
			err += dy;
 8000bca:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8000bcc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000bce:	4413      	add	r3, r2
 8000bd0:	b29b      	uxth	r3, r3
 8000bd2:	87fb      	strh	r3, [r7, #62]	; 0x3e
			y--;
 8000bd4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	3b01      	subs	r3, #1
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	86fb      	strh	r3, [r7, #54]	; 0x36
		}
		dx += 2;
 8000be0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000be2:	3302      	adds	r3, #2
 8000be4:	b29b      	uxth	r3, r3
 8000be6:	87bb      	strh	r3, [r7, #60]	; 0x3c
		err += dx + 1;
 8000be8:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8000bea:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8000bec:	4413      	add	r3, r2
 8000bee:	b29b      	uxth	r3, r3
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	b29b      	uxth	r3, r3
 8000bf4:	87fb      	strh	r3, [r7, #62]	; 0x3e
		x++;
 8000bf6:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8000bfa:	b29b      	uxth	r3, r3
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	873b      	strh	r3, [r7, #56]	; 0x38

		// Draw eight pixels of each octant
		if (x_ + x < sw) {
 8000c02:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000c06:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8000c0a:	441a      	add	r2, r3
 8000c0c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8000c10:	429a      	cmp	r2, r3
 8000c12:	f280 80f6 	bge.w	8000e02 <SH1106_drawCircle+0x29a>
			if (y_ + y < sh)
 8000c16:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000c1a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8000c1e:	441a      	add	r2, r3
 8000c20:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8000c24:	429a      	cmp	r2, r3
 8000c26:	da72      	bge.n	8000d0e <SH1106_drawCircle+0x1a6>
				SH1106_pixel(x_ + x, y_ + y, SH1106_PixelMode);
 8000c28:	88fb      	ldrh	r3, [r7, #6]
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	4413      	add	r3, r2
 8000c32:	b2d9      	uxtb	r1, r3
 8000c34:	88bb      	ldrh	r3, [r7, #4]
 8000c36:	b2da      	uxtb	r2, r3
 8000c38:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	4413      	add	r3, r2
 8000c3e:	b2da      	uxtb	r2, r3
 8000c40:	4b8f      	ldr	r3, [pc, #572]	; (8000e80 <SH1106_drawCircle+0x318>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	f887 1031 	strb.w	r1, [r7, #49]	; 0x31
 8000c48:	f887 2030 	strb.w	r2, [r7, #48]	; 0x30
 8000c4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (scr_orientation == SH1106_ORIENT_CW
 8000c50:	4b8c      	ldr	r3, [pc, #560]	; (8000e84 <SH1106_drawCircle+0x31c>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d003      	beq.n	8000c60 <SH1106_drawCircle+0xf8>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 8000c58:	4b8a      	ldr	r3, [pc, #552]	; (8000e84 <SH1106_drawCircle+0x31c>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d10d      	bne.n	8000c7c <SH1106_drawCircle+0x114>
		offset = ((x >> 3) << 7) + y;
 8000c60:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000c64:	08db      	lsrs	r3, r3, #3
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	01da      	lsls	r2, r3, #7
 8000c6a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c6e:	4413      	add	r3, r2
 8000c70:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8000c72:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000c76:	f003 0407 	and.w	r4, r3, #7
 8000c7a:	e00c      	b.n	8000c96 <SH1106_drawCircle+0x12e>
		offset = ((y >> 3) << 7) + x;
 8000c7c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c80:	08db      	lsrs	r3, r3, #3
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	01da      	lsls	r2, r3, #7
 8000c86:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000c8a:	4413      	add	r3, r2
 8000c8c:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8000c8e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c92:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 8000c96:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000c9a:	d837      	bhi.n	8000d0c <SH1106_drawCircle+0x1a4>
	switch (Mode) {
 8000c9c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d002      	beq.n	8000caa <SH1106_drawCircle+0x142>
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	d00d      	beq.n	8000cc4 <SH1106_drawCircle+0x15c>
 8000ca8:	e023      	b.n	8000cf2 <SH1106_drawCircle+0x18a>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000caa:	4b77      	ldr	r3, [pc, #476]	; (8000e88 <SH1106_drawCircle+0x320>)
 8000cac:	442b      	add	r3, r5
 8000cae:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000cb2:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 8000cb4:	00a3      	lsls	r3, r4, #2
 8000cb6:	4413      	add	r3, r2
 8000cb8:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8000cbc:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	6013      	str	r3, [r2, #0]
		break;
 8000cc2:	e024      	b.n	8000d0e <SH1106_drawCircle+0x1a6>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000cc4:	4b70      	ldr	r3, [pc, #448]	; (8000e88 <SH1106_drawCircle+0x320>)
 8000cc6:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 8000cc8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000ccc:	015a      	lsls	r2, r3, #5
 8000cce:	00a3      	lsls	r3, r4, #2
 8000cd0:	4413      	add	r3, r2
 8000cd2:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 8000cd6:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000cd8:	4a6b      	ldr	r2, [pc, #428]	; (8000e88 <SH1106_drawCircle+0x320>)
 8000cda:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 8000cdc:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8000ce0:	0151      	lsls	r1, r2, #5
 8000ce2:	00a2      	lsls	r2, r4, #2
 8000ce4:	440a      	add	r2, r1
 8000ce6:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 8000cea:	f083 0301 	eor.w	r3, r3, #1
 8000cee:	6013      	str	r3, [r2, #0]
		break;
 8000cf0:	e00d      	b.n	8000d0e <SH1106_drawCircle+0x1a6>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000cf2:	4b65      	ldr	r3, [pc, #404]	; (8000e88 <SH1106_drawCircle+0x320>)
 8000cf4:	442b      	add	r3, r5
 8000cf6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000cfa:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 8000cfc:	00a3      	lsls	r3, r4, #2
 8000cfe:	4413      	add	r3, r2
 8000d00:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8000d04:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 8000d06:	2301      	movs	r3, #1
 8000d08:	6013      	str	r3, [r2, #0]
		break;
 8000d0a:	e000      	b.n	8000d0e <SH1106_drawCircle+0x1a6>
		return;
 8000d0c:	bf00      	nop
			if (y_ - y > -1)
 8000d0e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000d12:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8000d16:	1ad3      	subs	r3, r2, r3
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	db72      	blt.n	8000e02 <SH1106_drawCircle+0x29a>
				SH1106_pixel(x_ + x, y_ - y, SH1106_PixelMode);
 8000d1c:	88fb      	ldrh	r3, [r7, #6]
 8000d1e:	b2da      	uxtb	r2, r3
 8000d20:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	4413      	add	r3, r2
 8000d26:	b2d9      	uxtb	r1, r3
 8000d28:	88bb      	ldrh	r3, [r7, #4]
 8000d2a:	b2da      	uxtb	r2, r3
 8000d2c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	b2da      	uxtb	r2, r3
 8000d34:	4b52      	ldr	r3, [pc, #328]	; (8000e80 <SH1106_drawCircle+0x318>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	f887 102e 	strb.w	r1, [r7, #46]	; 0x2e
 8000d3c:	f887 202d 	strb.w	r2, [r7, #45]	; 0x2d
 8000d40:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	if (scr_orientation == SH1106_ORIENT_CW
 8000d44:	4b4f      	ldr	r3, [pc, #316]	; (8000e84 <SH1106_drawCircle+0x31c>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d003      	beq.n	8000d54 <SH1106_drawCircle+0x1ec>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 8000d4c:	4b4d      	ldr	r3, [pc, #308]	; (8000e84 <SH1106_drawCircle+0x31c>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	d10d      	bne.n	8000d70 <SH1106_drawCircle+0x208>
		offset = ((x >> 3) << 7) + y;
 8000d54:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000d58:	08db      	lsrs	r3, r3, #3
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	01da      	lsls	r2, r3, #7
 8000d5e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000d62:	4413      	add	r3, r2
 8000d64:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8000d66:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000d6a:	f003 0407 	and.w	r4, r3, #7
 8000d6e:	e00c      	b.n	8000d8a <SH1106_drawCircle+0x222>
		offset = ((y >> 3) << 7) + x;
 8000d70:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000d74:	08db      	lsrs	r3, r3, #3
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	01da      	lsls	r2, r3, #7
 8000d7a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000d7e:	4413      	add	r3, r2
 8000d80:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8000d82:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000d86:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 8000d8a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000d8e:	d837      	bhi.n	8000e00 <SH1106_drawCircle+0x298>
	switch (Mode) {
 8000d90:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d002      	beq.n	8000d9e <SH1106_drawCircle+0x236>
 8000d98:	2b02      	cmp	r3, #2
 8000d9a:	d00d      	beq.n	8000db8 <SH1106_drawCircle+0x250>
 8000d9c:	e023      	b.n	8000de6 <SH1106_drawCircle+0x27e>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000d9e:	4b3a      	ldr	r3, [pc, #232]	; (8000e88 <SH1106_drawCircle+0x320>)
 8000da0:	442b      	add	r3, r5
 8000da2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000da6:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 8000da8:	00a3      	lsls	r3, r4, #2
 8000daa:	4413      	add	r3, r2
 8000dac:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8000db0:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	6013      	str	r3, [r2, #0]
		break;
 8000db6:	e024      	b.n	8000e02 <SH1106_drawCircle+0x29a>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000db8:	4b33      	ldr	r3, [pc, #204]	; (8000e88 <SH1106_drawCircle+0x320>)
 8000dba:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 8000dbc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000dc0:	015a      	lsls	r2, r3, #5
 8000dc2:	00a3      	lsls	r3, r4, #2
 8000dc4:	4413      	add	r3, r2
 8000dc6:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 8000dca:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000dcc:	4a2e      	ldr	r2, [pc, #184]	; (8000e88 <SH1106_drawCircle+0x320>)
 8000dce:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 8000dd0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8000dd4:	0151      	lsls	r1, r2, #5
 8000dd6:	00a2      	lsls	r2, r4, #2
 8000dd8:	440a      	add	r2, r1
 8000dda:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 8000dde:	f083 0301 	eor.w	r3, r3, #1
 8000de2:	6013      	str	r3, [r2, #0]
		break;
 8000de4:	e00d      	b.n	8000e02 <SH1106_drawCircle+0x29a>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000de6:	4b28      	ldr	r3, [pc, #160]	; (8000e88 <SH1106_drawCircle+0x320>)
 8000de8:	442b      	add	r3, r5
 8000dea:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000dee:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 8000df0:	00a3      	lsls	r3, r4, #2
 8000df2:	4413      	add	r3, r2
 8000df4:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8000df8:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	6013      	str	r3, [r2, #0]
		break;
 8000dfe:	e000      	b.n	8000e02 <SH1106_drawCircle+0x29a>
		return;
 8000e00:	bf00      	nop
		}
		if (x_ - x > -1) {
 8000e02:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e06:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	f2c0 8100 	blt.w	8001012 <SH1106_drawCircle+0x4aa>
			if (y_ + y < sh)
 8000e12:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000e16:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8000e1a:	441a      	add	r2, r3
 8000e1c:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8000e20:	429a      	cmp	r2, r3
 8000e22:	da7c      	bge.n	8000f1e <SH1106_drawCircle+0x3b6>
				SH1106_pixel(x_ - x, y_ + y, SH1106_PixelMode);
 8000e24:	88fb      	ldrh	r3, [r7, #6]
 8000e26:	b2da      	uxtb	r2, r3
 8000e28:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	b2d9      	uxtb	r1, r3
 8000e30:	88bb      	ldrh	r3, [r7, #4]
 8000e32:	b2da      	uxtb	r2, r3
 8000e34:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	4413      	add	r3, r2
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	4b10      	ldr	r3, [pc, #64]	; (8000e80 <SH1106_drawCircle+0x318>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	f887 102b 	strb.w	r1, [r7, #43]	; 0x2b
 8000e44:	f887 202a 	strb.w	r2, [r7, #42]	; 0x2a
 8000e48:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	if (scr_orientation == SH1106_ORIENT_CW
 8000e4c:	4b0d      	ldr	r3, [pc, #52]	; (8000e84 <SH1106_drawCircle+0x31c>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d003      	beq.n	8000e5c <SH1106_drawCircle+0x2f4>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 8000e54:	4b0b      	ldr	r3, [pc, #44]	; (8000e84 <SH1106_drawCircle+0x31c>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	2b02      	cmp	r3, #2
 8000e5a:	d117      	bne.n	8000e8c <SH1106_drawCircle+0x324>
		offset = ((x >> 3) << 7) + y;
 8000e5c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000e60:	08db      	lsrs	r3, r3, #3
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	01da      	lsls	r2, r3, #7
 8000e66:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000e6a:	4413      	add	r3, r2
 8000e6c:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8000e6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000e72:	f003 0407 	and.w	r4, r3, #7
 8000e76:	e016      	b.n	8000ea6 <SH1106_drawCircle+0x33e>
 8000e78:	20000006 	.word	0x20000006
 8000e7c:	20000004 	.word	0x20000004
 8000e80:	200000fb 	.word	0x200000fb
 8000e84:	200000fc 	.word	0x200000fc
 8000e88:	20000100 	.word	0x20000100
		offset = ((y >> 3) << 7) + x;
 8000e8c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000e90:	08db      	lsrs	r3, r3, #3
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	01da      	lsls	r2, r3, #7
 8000e96:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000e9a:	4413      	add	r3, r2
 8000e9c:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8000e9e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000ea2:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 8000ea6:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000eaa:	d837      	bhi.n	8000f1c <SH1106_drawCircle+0x3b4>
	switch (Mode) {
 8000eac:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d002      	beq.n	8000eba <SH1106_drawCircle+0x352>
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d00d      	beq.n	8000ed4 <SH1106_drawCircle+0x36c>
 8000eb8:	e023      	b.n	8000f02 <SH1106_drawCircle+0x39a>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000eba:	4bbd      	ldr	r3, [pc, #756]	; (80011b0 <SH1106_drawCircle+0x648>)
 8000ebc:	442b      	add	r3, r5
 8000ebe:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000ec2:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 8000ec4:	00a3      	lsls	r3, r4, #2
 8000ec6:	4413      	add	r3, r2
 8000ec8:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8000ecc:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	6013      	str	r3, [r2, #0]
		break;
 8000ed2:	e024      	b.n	8000f1e <SH1106_drawCircle+0x3b6>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000ed4:	4bb6      	ldr	r3, [pc, #728]	; (80011b0 <SH1106_drawCircle+0x648>)
 8000ed6:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 8000ed8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000edc:	015a      	lsls	r2, r3, #5
 8000ede:	00a3      	lsls	r3, r4, #2
 8000ee0:	4413      	add	r3, r2
 8000ee2:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 8000ee6:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000ee8:	4ab1      	ldr	r2, [pc, #708]	; (80011b0 <SH1106_drawCircle+0x648>)
 8000eea:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 8000eec:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8000ef0:	0151      	lsls	r1, r2, #5
 8000ef2:	00a2      	lsls	r2, r4, #2
 8000ef4:	440a      	add	r2, r1
 8000ef6:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 8000efa:	f083 0301 	eor.w	r3, r3, #1
 8000efe:	6013      	str	r3, [r2, #0]
		break;
 8000f00:	e00d      	b.n	8000f1e <SH1106_drawCircle+0x3b6>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000f02:	4bab      	ldr	r3, [pc, #684]	; (80011b0 <SH1106_drawCircle+0x648>)
 8000f04:	442b      	add	r3, r5
 8000f06:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000f0a:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 8000f0c:	00a3      	lsls	r3, r4, #2
 8000f0e:	4413      	add	r3, r2
 8000f10:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8000f14:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 8000f16:	2301      	movs	r3, #1
 8000f18:	6013      	str	r3, [r2, #0]
		break;
 8000f1a:	e000      	b.n	8000f1e <SH1106_drawCircle+0x3b6>
		return;
 8000f1c:	bf00      	nop
			if (y_ - y > -1)
 8000f1e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000f22:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	db72      	blt.n	8001012 <SH1106_drawCircle+0x4aa>
				SH1106_pixel(x_ - x, y_ - y, SH1106_PixelMode);
 8000f2c:	88fb      	ldrh	r3, [r7, #6]
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	b2d9      	uxtb	r1, r3
 8000f38:	88bb      	ldrh	r3, [r7, #4]
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	b2da      	uxtb	r2, r3
 8000f44:	4b9b      	ldr	r3, [pc, #620]	; (80011b4 <SH1106_drawCircle+0x64c>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	f887 1028 	strb.w	r1, [r7, #40]	; 0x28
 8000f4c:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8000f50:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (scr_orientation == SH1106_ORIENT_CW
 8000f54:	4b98      	ldr	r3, [pc, #608]	; (80011b8 <SH1106_drawCircle+0x650>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d003      	beq.n	8000f64 <SH1106_drawCircle+0x3fc>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 8000f5c:	4b96      	ldr	r3, [pc, #600]	; (80011b8 <SH1106_drawCircle+0x650>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d10d      	bne.n	8000f80 <SH1106_drawCircle+0x418>
		offset = ((x >> 3) << 7) + y;
 8000f64:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000f68:	08db      	lsrs	r3, r3, #3
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	01da      	lsls	r2, r3, #7
 8000f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f72:	4413      	add	r3, r2
 8000f74:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8000f76:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000f7a:	f003 0407 	and.w	r4, r3, #7
 8000f7e:	e00c      	b.n	8000f9a <SH1106_drawCircle+0x432>
		offset = ((y >> 3) << 7) + x;
 8000f80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f84:	08db      	lsrs	r3, r3, #3
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	01da      	lsls	r2, r3, #7
 8000f8a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000f8e:	4413      	add	r3, r2
 8000f90:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8000f92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f96:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 8000f9a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000f9e:	d837      	bhi.n	8001010 <SH1106_drawCircle+0x4a8>
	switch (Mode) {
 8000fa0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d002      	beq.n	8000fae <SH1106_drawCircle+0x446>
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d00d      	beq.n	8000fc8 <SH1106_drawCircle+0x460>
 8000fac:	e023      	b.n	8000ff6 <SH1106_drawCircle+0x48e>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000fae:	4b80      	ldr	r3, [pc, #512]	; (80011b0 <SH1106_drawCircle+0x648>)
 8000fb0:	442b      	add	r3, r5
 8000fb2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000fb6:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 8000fb8:	00a3      	lsls	r3, r4, #2
 8000fba:	4413      	add	r3, r2
 8000fbc:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8000fc0:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	6013      	str	r3, [r2, #0]
		break;
 8000fc6:	e024      	b.n	8001012 <SH1106_drawCircle+0x4aa>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000fc8:	4b79      	ldr	r3, [pc, #484]	; (80011b0 <SH1106_drawCircle+0x648>)
 8000fca:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 8000fcc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000fd0:	015a      	lsls	r2, r3, #5
 8000fd2:	00a3      	lsls	r3, r4, #2
 8000fd4:	4413      	add	r3, r2
 8000fd6:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 8000fda:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000fdc:	4a74      	ldr	r2, [pc, #464]	; (80011b0 <SH1106_drawCircle+0x648>)
 8000fde:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 8000fe0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8000fe4:	0151      	lsls	r1, r2, #5
 8000fe6:	00a2      	lsls	r2, r4, #2
 8000fe8:	440a      	add	r2, r1
 8000fea:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 8000fee:	f083 0301 	eor.w	r3, r3, #1
 8000ff2:	6013      	str	r3, [r2, #0]
		break;
 8000ff4:	e00d      	b.n	8001012 <SH1106_drawCircle+0x4aa>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8000ff6:	4b6e      	ldr	r3, [pc, #440]	; (80011b0 <SH1106_drawCircle+0x648>)
 8000ff8:	442b      	add	r3, r5
 8000ffa:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000ffe:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 8001000:	00a3      	lsls	r3, r4, #2
 8001002:	4413      	add	r3, r2
 8001004:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001008:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 800100a:	2301      	movs	r3, #1
 800100c:	6013      	str	r3, [r2, #0]
		break;
 800100e:	e000      	b.n	8001012 <SH1106_drawCircle+0x4aa>
		return;
 8001010:	bf00      	nop
		}
		if (x_ + y < sw) {
 8001012:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001016:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800101a:	441a      	add	r2, r3
 800101c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001020:	429a      	cmp	r2, r3
 8001022:	f280 80fd 	bge.w	8001220 <SH1106_drawCircle+0x6b8>
			if (y_ + x < sh)
 8001026:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800102a:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 800102e:	441a      	add	r2, r3
 8001030:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001034:	429a      	cmp	r2, r3
 8001036:	da72      	bge.n	800111e <SH1106_drawCircle+0x5b6>
				SH1106_pixel(x_ + y, y_ + x, SH1106_PixelMode);
 8001038:	88fb      	ldrh	r3, [r7, #6]
 800103a:	b2da      	uxtb	r2, r3
 800103c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800103e:	b2db      	uxtb	r3, r3
 8001040:	4413      	add	r3, r2
 8001042:	b2d9      	uxtb	r1, r3
 8001044:	88bb      	ldrh	r3, [r7, #4]
 8001046:	b2da      	uxtb	r2, r3
 8001048:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800104a:	b2db      	uxtb	r3, r3
 800104c:	4413      	add	r3, r2
 800104e:	b2da      	uxtb	r2, r3
 8001050:	4b58      	ldr	r3, [pc, #352]	; (80011b4 <SH1106_drawCircle+0x64c>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	f887 1025 	strb.w	r1, [r7, #37]	; 0x25
 8001058:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
 800105c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	if (scr_orientation == SH1106_ORIENT_CW
 8001060:	4b55      	ldr	r3, [pc, #340]	; (80011b8 <SH1106_drawCircle+0x650>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d003      	beq.n	8001070 <SH1106_drawCircle+0x508>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 8001068:	4b53      	ldr	r3, [pc, #332]	; (80011b8 <SH1106_drawCircle+0x650>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b02      	cmp	r3, #2
 800106e:	d10d      	bne.n	800108c <SH1106_drawCircle+0x524>
		offset = ((x >> 3) << 7) + y;
 8001070:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001074:	08db      	lsrs	r3, r3, #3
 8001076:	b2db      	uxtb	r3, r3
 8001078:	01da      	lsls	r2, r3, #7
 800107a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800107e:	4413      	add	r3, r2
 8001080:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8001082:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001086:	f003 0407 	and.w	r4, r3, #7
 800108a:	e00c      	b.n	80010a6 <SH1106_drawCircle+0x53e>
		offset = ((y >> 3) << 7) + x;
 800108c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001090:	08db      	lsrs	r3, r3, #3
 8001092:	b2db      	uxtb	r3, r3
 8001094:	01da      	lsls	r2, r3, #7
 8001096:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800109a:	4413      	add	r3, r2
 800109c:	461d      	mov	r5, r3
		bpos = y & 0x07;
 800109e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80010a2:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 80010a6:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80010aa:	d837      	bhi.n	800111c <SH1106_drawCircle+0x5b4>
	switch (Mode) {
 80010ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d002      	beq.n	80010ba <SH1106_drawCircle+0x552>
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d00d      	beq.n	80010d4 <SH1106_drawCircle+0x56c>
 80010b8:	e023      	b.n	8001102 <SH1106_drawCircle+0x59a>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80010ba:	4b3d      	ldr	r3, [pc, #244]	; (80011b0 <SH1106_drawCircle+0x648>)
 80010bc:	442b      	add	r3, r5
 80010be:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80010c2:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 80010c4:	00a3      	lsls	r3, r4, #2
 80010c6:	4413      	add	r3, r2
 80010c8:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 80010cc:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	6013      	str	r3, [r2, #0]
		break;
 80010d2:	e024      	b.n	800111e <SH1106_drawCircle+0x5b6>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80010d4:	4b36      	ldr	r3, [pc, #216]	; (80011b0 <SH1106_drawCircle+0x648>)
 80010d6:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 80010d8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80010dc:	015a      	lsls	r2, r3, #5
 80010de:	00a3      	lsls	r3, r4, #2
 80010e0:	4413      	add	r3, r2
 80010e2:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 80010e6:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80010e8:	4a31      	ldr	r2, [pc, #196]	; (80011b0 <SH1106_drawCircle+0x648>)
 80010ea:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 80010ec:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 80010f0:	0151      	lsls	r1, r2, #5
 80010f2:	00a2      	lsls	r2, r4, #2
 80010f4:	440a      	add	r2, r1
 80010f6:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 80010fa:	f083 0301 	eor.w	r3, r3, #1
 80010fe:	6013      	str	r3, [r2, #0]
		break;
 8001100:	e00d      	b.n	800111e <SH1106_drawCircle+0x5b6>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001102:	4b2b      	ldr	r3, [pc, #172]	; (80011b0 <SH1106_drawCircle+0x648>)
 8001104:	442b      	add	r3, r5
 8001106:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800110a:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 800110c:	00a3      	lsls	r3, r4, #2
 800110e:	4413      	add	r3, r2
 8001110:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001114:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 8001116:	2301      	movs	r3, #1
 8001118:	6013      	str	r3, [r2, #0]
		break;
 800111a:	e000      	b.n	800111e <SH1106_drawCircle+0x5b6>
		return;
 800111c:	bf00      	nop
			if (y_ - x > -1)
 800111e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001122:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b00      	cmp	r3, #0
 800112a:	db79      	blt.n	8001220 <SH1106_drawCircle+0x6b8>
				SH1106_pixel(x_ + y, y_ - x, SH1106_PixelMode);
 800112c:	88fb      	ldrh	r3, [r7, #6]
 800112e:	b2da      	uxtb	r2, r3
 8001130:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001132:	b2db      	uxtb	r3, r3
 8001134:	4413      	add	r3, r2
 8001136:	b2d9      	uxtb	r1, r3
 8001138:	88bb      	ldrh	r3, [r7, #4]
 800113a:	b2da      	uxtb	r2, r3
 800113c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800113e:	b2db      	uxtb	r3, r3
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	b2da      	uxtb	r2, r3
 8001144:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <SH1106_drawCircle+0x64c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	f887 1022 	strb.w	r1, [r7, #34]	; 0x22
 800114c:	f887 2021 	strb.w	r2, [r7, #33]	; 0x21
 8001150:	f887 3020 	strb.w	r3, [r7, #32]
	if (scr_orientation == SH1106_ORIENT_CW
 8001154:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <SH1106_drawCircle+0x650>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d003      	beq.n	8001164 <SH1106_drawCircle+0x5fc>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 800115c:	4b16      	ldr	r3, [pc, #88]	; (80011b8 <SH1106_drawCircle+0x650>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b02      	cmp	r3, #2
 8001162:	d10d      	bne.n	8001180 <SH1106_drawCircle+0x618>
		offset = ((x >> 3) << 7) + y;
 8001164:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001168:	08db      	lsrs	r3, r3, #3
 800116a:	b2db      	uxtb	r3, r3
 800116c:	01da      	lsls	r2, r3, #7
 800116e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001172:	4413      	add	r3, r2
 8001174:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8001176:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800117a:	f003 0407 	and.w	r4, r3, #7
 800117e:	e00c      	b.n	800119a <SH1106_drawCircle+0x632>
		offset = ((y >> 3) << 7) + x;
 8001180:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001184:	08db      	lsrs	r3, r3, #3
 8001186:	b2db      	uxtb	r3, r3
 8001188:	01da      	lsls	r2, r3, #7
 800118a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800118e:	4413      	add	r3, r2
 8001190:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8001192:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001196:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 800119a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800119e:	d83e      	bhi.n	800121e <SH1106_drawCircle+0x6b6>
	switch (Mode) {
 80011a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d009      	beq.n	80011bc <SH1106_drawCircle+0x654>
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d014      	beq.n	80011d6 <SH1106_drawCircle+0x66e>
 80011ac:	e02a      	b.n	8001204 <SH1106_drawCircle+0x69c>
 80011ae:	bf00      	nop
 80011b0:	20000100 	.word	0x20000100
 80011b4:	200000fb 	.word	0x200000fb
 80011b8:	200000fc 	.word	0x200000fc
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80011bc:	4bae      	ldr	r3, [pc, #696]	; (8001478 <SH1106_drawCircle+0x910>)
 80011be:	442b      	add	r3, r5
 80011c0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80011c4:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 80011c6:	00a3      	lsls	r3, r4, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 80011ce:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	6013      	str	r3, [r2, #0]
		break;
 80011d4:	e024      	b.n	8001220 <SH1106_drawCircle+0x6b8>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80011d6:	4ba8      	ldr	r3, [pc, #672]	; (8001478 <SH1106_drawCircle+0x910>)
 80011d8:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 80011da:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80011de:	015a      	lsls	r2, r3, #5
 80011e0:	00a3      	lsls	r3, r4, #2
 80011e2:	4413      	add	r3, r2
 80011e4:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 80011e8:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80011ea:	4aa3      	ldr	r2, [pc, #652]	; (8001478 <SH1106_drawCircle+0x910>)
 80011ec:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 80011ee:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 80011f2:	0151      	lsls	r1, r2, #5
 80011f4:	00a2      	lsls	r2, r4, #2
 80011f6:	440a      	add	r2, r1
 80011f8:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 80011fc:	f083 0301 	eor.w	r3, r3, #1
 8001200:	6013      	str	r3, [r2, #0]
		break;
 8001202:	e00d      	b.n	8001220 <SH1106_drawCircle+0x6b8>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001204:	4b9c      	ldr	r3, [pc, #624]	; (8001478 <SH1106_drawCircle+0x910>)
 8001206:	442b      	add	r3, r5
 8001208:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800120c:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 800120e:	00a3      	lsls	r3, r4, #2
 8001210:	4413      	add	r3, r2
 8001212:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001216:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 8001218:	2301      	movs	r3, #1
 800121a:	6013      	str	r3, [r2, #0]
		break;
 800121c:	e000      	b.n	8001220 <SH1106_drawCircle+0x6b8>
		return;
 800121e:	bf00      	nop
		}
		if (x_ - y > -1) {
 8001220:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001224:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b00      	cmp	r3, #0
 800122c:	f2c0 80e2 	blt.w	80013f4 <SH1106_drawCircle+0x88c>
			if (y_ + x < sh)
 8001230:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001234:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8001238:	441a      	add	r2, r3
 800123a:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800123e:	429a      	cmp	r2, r3
 8001240:	da68      	bge.n	8001314 <SH1106_drawCircle+0x7ac>
				SH1106_pixel(x_ - y, y_ + x, SH1106_PixelMode);
 8001242:	88fb      	ldrh	r3, [r7, #6]
 8001244:	b2da      	uxtb	r2, r3
 8001246:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001248:	b2db      	uxtb	r3, r3
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	b2d9      	uxtb	r1, r3
 800124e:	88bb      	ldrh	r3, [r7, #4]
 8001250:	b2da      	uxtb	r2, r3
 8001252:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001254:	b2db      	uxtb	r3, r3
 8001256:	4413      	add	r3, r2
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4b88      	ldr	r3, [pc, #544]	; (800147c <SH1106_drawCircle+0x914>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	77f9      	strb	r1, [r7, #31]
 8001260:	77ba      	strb	r2, [r7, #30]
 8001262:	777b      	strb	r3, [r7, #29]
	if (scr_orientation == SH1106_ORIENT_CW
 8001264:	4b86      	ldr	r3, [pc, #536]	; (8001480 <SH1106_drawCircle+0x918>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b01      	cmp	r3, #1
 800126a:	d003      	beq.n	8001274 <SH1106_drawCircle+0x70c>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 800126c:	4b84      	ldr	r3, [pc, #528]	; (8001480 <SH1106_drawCircle+0x918>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b02      	cmp	r3, #2
 8001272:	d10a      	bne.n	800128a <SH1106_drawCircle+0x722>
		offset = ((x >> 3) << 7) + y;
 8001274:	7ffb      	ldrb	r3, [r7, #31]
 8001276:	08db      	lsrs	r3, r3, #3
 8001278:	b2db      	uxtb	r3, r3
 800127a:	01da      	lsls	r2, r3, #7
 800127c:	7fbb      	ldrb	r3, [r7, #30]
 800127e:	4413      	add	r3, r2
 8001280:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8001282:	7ffb      	ldrb	r3, [r7, #31]
 8001284:	f003 0407 	and.w	r4, r3, #7
 8001288:	e009      	b.n	800129e <SH1106_drawCircle+0x736>
		offset = ((y >> 3) << 7) + x;
 800128a:	7fbb      	ldrb	r3, [r7, #30]
 800128c:	08db      	lsrs	r3, r3, #3
 800128e:	b2db      	uxtb	r3, r3
 8001290:	01da      	lsls	r2, r3, #7
 8001292:	7ffb      	ldrb	r3, [r7, #31]
 8001294:	4413      	add	r3, r2
 8001296:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8001298:	7fbb      	ldrb	r3, [r7, #30]
 800129a:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 800129e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80012a2:	d836      	bhi.n	8001312 <SH1106_drawCircle+0x7aa>
	switch (Mode) {
 80012a4:	7f7b      	ldrb	r3, [r7, #29]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d002      	beq.n	80012b0 <SH1106_drawCircle+0x748>
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d00d      	beq.n	80012ca <SH1106_drawCircle+0x762>
 80012ae:	e023      	b.n	80012f8 <SH1106_drawCircle+0x790>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80012b0:	4b71      	ldr	r3, [pc, #452]	; (8001478 <SH1106_drawCircle+0x910>)
 80012b2:	442b      	add	r3, r5
 80012b4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80012b8:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 80012ba:	00a3      	lsls	r3, r4, #2
 80012bc:	4413      	add	r3, r2
 80012be:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 80012c2:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	6013      	str	r3, [r2, #0]
		break;
 80012c8:	e024      	b.n	8001314 <SH1106_drawCircle+0x7ac>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80012ca:	4b6b      	ldr	r3, [pc, #428]	; (8001478 <SH1106_drawCircle+0x910>)
 80012cc:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 80012ce:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80012d2:	015a      	lsls	r2, r3, #5
 80012d4:	00a3      	lsls	r3, r4, #2
 80012d6:	4413      	add	r3, r2
 80012d8:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 80012dc:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80012de:	4a66      	ldr	r2, [pc, #408]	; (8001478 <SH1106_drawCircle+0x910>)
 80012e0:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 80012e2:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 80012e6:	0151      	lsls	r1, r2, #5
 80012e8:	00a2      	lsls	r2, r4, #2
 80012ea:	440a      	add	r2, r1
 80012ec:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 80012f0:	f083 0301 	eor.w	r3, r3, #1
 80012f4:	6013      	str	r3, [r2, #0]
		break;
 80012f6:	e00d      	b.n	8001314 <SH1106_drawCircle+0x7ac>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80012f8:	4b5f      	ldr	r3, [pc, #380]	; (8001478 <SH1106_drawCircle+0x910>)
 80012fa:	442b      	add	r3, r5
 80012fc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001300:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 8001302:	00a3      	lsls	r3, r4, #2
 8001304:	4413      	add	r3, r2
 8001306:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 800130a:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 800130c:	2301      	movs	r3, #1
 800130e:	6013      	str	r3, [r2, #0]
		break;
 8001310:	e000      	b.n	8001314 <SH1106_drawCircle+0x7ac>
		return;
 8001312:	bf00      	nop
			if (y_ - x > -1)
 8001314:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001318:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	db68      	blt.n	80013f4 <SH1106_drawCircle+0x88c>
				SH1106_pixel(x_ - y, y_ - x, SH1106_PixelMode);
 8001322:	88fb      	ldrh	r3, [r7, #6]
 8001324:	b2da      	uxtb	r2, r3
 8001326:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001328:	b2db      	uxtb	r3, r3
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	b2d9      	uxtb	r1, r3
 800132e:	88bb      	ldrh	r3, [r7, #4]
 8001330:	b2da      	uxtb	r2, r3
 8001332:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001334:	b2db      	uxtb	r3, r3
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	b2da      	uxtb	r2, r3
 800133a:	4b50      	ldr	r3, [pc, #320]	; (800147c <SH1106_drawCircle+0x914>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	7739      	strb	r1, [r7, #28]
 8001340:	76fa      	strb	r2, [r7, #27]
 8001342:	76bb      	strb	r3, [r7, #26]
	if (scr_orientation == SH1106_ORIENT_CW
 8001344:	4b4e      	ldr	r3, [pc, #312]	; (8001480 <SH1106_drawCircle+0x918>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d003      	beq.n	8001354 <SH1106_drawCircle+0x7ec>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 800134c:	4b4c      	ldr	r3, [pc, #304]	; (8001480 <SH1106_drawCircle+0x918>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b02      	cmp	r3, #2
 8001352:	d10a      	bne.n	800136a <SH1106_drawCircle+0x802>
		offset = ((x >> 3) << 7) + y;
 8001354:	7f3b      	ldrb	r3, [r7, #28]
 8001356:	08db      	lsrs	r3, r3, #3
 8001358:	b2db      	uxtb	r3, r3
 800135a:	01da      	lsls	r2, r3, #7
 800135c:	7efb      	ldrb	r3, [r7, #27]
 800135e:	4413      	add	r3, r2
 8001360:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8001362:	7f3b      	ldrb	r3, [r7, #28]
 8001364:	f003 0407 	and.w	r4, r3, #7
 8001368:	e009      	b.n	800137e <SH1106_drawCircle+0x816>
		offset = ((y >> 3) << 7) + x;
 800136a:	7efb      	ldrb	r3, [r7, #27]
 800136c:	08db      	lsrs	r3, r3, #3
 800136e:	b2db      	uxtb	r3, r3
 8001370:	01da      	lsls	r2, r3, #7
 8001372:	7f3b      	ldrb	r3, [r7, #28]
 8001374:	4413      	add	r3, r2
 8001376:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8001378:	7efb      	ldrb	r3, [r7, #27]
 800137a:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 800137e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8001382:	d836      	bhi.n	80013f2 <SH1106_drawCircle+0x88a>
	switch (Mode) {
 8001384:	7ebb      	ldrb	r3, [r7, #26]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d002      	beq.n	8001390 <SH1106_drawCircle+0x828>
 800138a:	2b02      	cmp	r3, #2
 800138c:	d00d      	beq.n	80013aa <SH1106_drawCircle+0x842>
 800138e:	e023      	b.n	80013d8 <SH1106_drawCircle+0x870>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001390:	4b39      	ldr	r3, [pc, #228]	; (8001478 <SH1106_drawCircle+0x910>)
 8001392:	442b      	add	r3, r5
 8001394:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001398:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 800139a:	00a3      	lsls	r3, r4, #2
 800139c:	4413      	add	r3, r2
 800139e:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 80013a2:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	6013      	str	r3, [r2, #0]
		break;
 80013a8:	e024      	b.n	80013f4 <SH1106_drawCircle+0x88c>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80013aa:	4b33      	ldr	r3, [pc, #204]	; (8001478 <SH1106_drawCircle+0x910>)
 80013ac:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 80013ae:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80013b2:	015a      	lsls	r2, r3, #5
 80013b4:	00a3      	lsls	r3, r4, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 80013bc:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80013be:	4a2e      	ldr	r2, [pc, #184]	; (8001478 <SH1106_drawCircle+0x910>)
 80013c0:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 80013c2:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 80013c6:	0151      	lsls	r1, r2, #5
 80013c8:	00a2      	lsls	r2, r4, #2
 80013ca:	440a      	add	r2, r1
 80013cc:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 80013d0:	f083 0301 	eor.w	r3, r3, #1
 80013d4:	6013      	str	r3, [r2, #0]
		break;
 80013d6:	e00d      	b.n	80013f4 <SH1106_drawCircle+0x88c>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80013d8:	4b27      	ldr	r3, [pc, #156]	; (8001478 <SH1106_drawCircle+0x910>)
 80013da:	442b      	add	r3, r5
 80013dc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80013e0:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 80013e2:	00a3      	lsls	r3, r4, #2
 80013e4:	4413      	add	r3, r2
 80013e6:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 80013ea:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 80013ec:	2301      	movs	r3, #1
 80013ee:	6013      	str	r3, [r2, #0]
		break;
 80013f0:	e000      	b.n	80013f4 <SH1106_drawCircle+0x88c>
		return;
 80013f2:	bf00      	nop
	while (x < y) {
 80013f4:	f9b7 2038 	ldrsh.w	r2, [r7, #56]	; 0x38
 80013f8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80013fc:	429a      	cmp	r2, r3
 80013fe:	f6ff abdc 	blt.w	8000bba <SH1106_drawCircle+0x52>
		}
	}

	// Vertical and horizontal points
	if (x_ + radius < sw)
 8001402:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001406:	78fb      	ldrb	r3, [r7, #3]
 8001408:	441a      	add	r2, r3
 800140a:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800140e:	429a      	cmp	r2, r3
 8001410:	da6a      	bge.n	80014e8 <SH1106_drawCircle+0x980>
		SH1106_pixel(x_ + radius, y_, SH1106_PixelMode);
 8001412:	88fb      	ldrh	r3, [r7, #6]
 8001414:	b2da      	uxtb	r2, r3
 8001416:	78fb      	ldrb	r3, [r7, #3]
 8001418:	4413      	add	r3, r2
 800141a:	b2d9      	uxtb	r1, r3
 800141c:	88bb      	ldrh	r3, [r7, #4]
 800141e:	b2da      	uxtb	r2, r3
 8001420:	4b16      	ldr	r3, [pc, #88]	; (800147c <SH1106_drawCircle+0x914>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	7679      	strb	r1, [r7, #25]
 8001426:	763a      	strb	r2, [r7, #24]
 8001428:	75fb      	strb	r3, [r7, #23]
	if (scr_orientation == SH1106_ORIENT_CW
 800142a:	4b15      	ldr	r3, [pc, #84]	; (8001480 <SH1106_drawCircle+0x918>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d003      	beq.n	800143a <SH1106_drawCircle+0x8d2>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 8001432:	4b13      	ldr	r3, [pc, #76]	; (8001480 <SH1106_drawCircle+0x918>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b02      	cmp	r3, #2
 8001438:	d10a      	bne.n	8001450 <SH1106_drawCircle+0x8e8>
		offset = ((x >> 3) << 7) + y;
 800143a:	7e7b      	ldrb	r3, [r7, #25]
 800143c:	08db      	lsrs	r3, r3, #3
 800143e:	b2db      	uxtb	r3, r3
 8001440:	01da      	lsls	r2, r3, #7
 8001442:	7e3b      	ldrb	r3, [r7, #24]
 8001444:	4413      	add	r3, r2
 8001446:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8001448:	7e7b      	ldrb	r3, [r7, #25]
 800144a:	f003 0407 	and.w	r4, r3, #7
 800144e:	e009      	b.n	8001464 <SH1106_drawCircle+0x8fc>
		offset = ((y >> 3) << 7) + x;
 8001450:	7e3b      	ldrb	r3, [r7, #24]
 8001452:	08db      	lsrs	r3, r3, #3
 8001454:	b2db      	uxtb	r3, r3
 8001456:	01da      	lsls	r2, r3, #7
 8001458:	7e7b      	ldrb	r3, [r7, #25]
 800145a:	4413      	add	r3, r2
 800145c:	461d      	mov	r5, r3
		bpos = y & 0x07;
 800145e:	7e3b      	ldrb	r3, [r7, #24]
 8001460:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 8001464:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8001468:	d83d      	bhi.n	80014e6 <SH1106_drawCircle+0x97e>
	switch (Mode) {
 800146a:	7dfb      	ldrb	r3, [r7, #23]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d009      	beq.n	8001484 <SH1106_drawCircle+0x91c>
 8001470:	2b02      	cmp	r3, #2
 8001472:	d014      	beq.n	800149e <SH1106_drawCircle+0x936>
 8001474:	e02a      	b.n	80014cc <SH1106_drawCircle+0x964>
 8001476:	bf00      	nop
 8001478:	20000100 	.word	0x20000100
 800147c:	200000fb 	.word	0x200000fb
 8001480:	200000fc 	.word	0x200000fc
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001484:	4bb1      	ldr	r3, [pc, #708]	; (800174c <SH1106_drawCircle+0xbe4>)
 8001486:	442b      	add	r3, r5
 8001488:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800148c:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 800148e:	00a3      	lsls	r3, r4, #2
 8001490:	4413      	add	r3, r2
 8001492:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001496:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	6013      	str	r3, [r2, #0]
		break;
 800149c:	e024      	b.n	80014e8 <SH1106_drawCircle+0x980>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 800149e:	4bab      	ldr	r3, [pc, #684]	; (800174c <SH1106_drawCircle+0xbe4>)
 80014a0:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 80014a2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80014a6:	015a      	lsls	r2, r3, #5
 80014a8:	00a3      	lsls	r3, r4, #2
 80014aa:	4413      	add	r3, r2
 80014ac:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 80014b0:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80014b2:	4aa6      	ldr	r2, [pc, #664]	; (800174c <SH1106_drawCircle+0xbe4>)
 80014b4:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 80014b6:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 80014ba:	0151      	lsls	r1, r2, #5
 80014bc:	00a2      	lsls	r2, r4, #2
 80014be:	440a      	add	r2, r1
 80014c0:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 80014c4:	f083 0301 	eor.w	r3, r3, #1
 80014c8:	6013      	str	r3, [r2, #0]
		break;
 80014ca:	e00d      	b.n	80014e8 <SH1106_drawCircle+0x980>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80014cc:	4b9f      	ldr	r3, [pc, #636]	; (800174c <SH1106_drawCircle+0xbe4>)
 80014ce:	442b      	add	r3, r5
 80014d0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80014d4:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 80014d6:	00a3      	lsls	r3, r4, #2
 80014d8:	4413      	add	r3, r2
 80014da:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 80014de:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 80014e0:	2301      	movs	r3, #1
 80014e2:	6013      	str	r3, [r2, #0]
		break;
 80014e4:	e000      	b.n	80014e8 <SH1106_drawCircle+0x980>
		return;
 80014e6:	bf00      	nop
	if (x_ - radius > -1)
 80014e8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014ec:	78fb      	ldrb	r3, [r7, #3]
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	db63      	blt.n	80015bc <SH1106_drawCircle+0xa54>
		SH1106_pixel(x_ - radius, y_, SH1106_PixelMode);
 80014f4:	88fb      	ldrh	r3, [r7, #6]
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	78fb      	ldrb	r3, [r7, #3]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	b2d9      	uxtb	r1, r3
 80014fe:	88bb      	ldrh	r3, [r7, #4]
 8001500:	b2da      	uxtb	r2, r3
 8001502:	4b93      	ldr	r3, [pc, #588]	; (8001750 <SH1106_drawCircle+0xbe8>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	75b9      	strb	r1, [r7, #22]
 8001508:	757a      	strb	r2, [r7, #21]
 800150a:	753b      	strb	r3, [r7, #20]
	if (scr_orientation == SH1106_ORIENT_CW
 800150c:	4b91      	ldr	r3, [pc, #580]	; (8001754 <SH1106_drawCircle+0xbec>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d003      	beq.n	800151c <SH1106_drawCircle+0x9b4>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 8001514:	4b8f      	ldr	r3, [pc, #572]	; (8001754 <SH1106_drawCircle+0xbec>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b02      	cmp	r3, #2
 800151a:	d10a      	bne.n	8001532 <SH1106_drawCircle+0x9ca>
		offset = ((x >> 3) << 7) + y;
 800151c:	7dbb      	ldrb	r3, [r7, #22]
 800151e:	08db      	lsrs	r3, r3, #3
 8001520:	b2db      	uxtb	r3, r3
 8001522:	01da      	lsls	r2, r3, #7
 8001524:	7d7b      	ldrb	r3, [r7, #21]
 8001526:	4413      	add	r3, r2
 8001528:	461d      	mov	r5, r3
		bpos = x & 0x07;
 800152a:	7dbb      	ldrb	r3, [r7, #22]
 800152c:	f003 0407 	and.w	r4, r3, #7
 8001530:	e009      	b.n	8001546 <SH1106_drawCircle+0x9de>
		offset = ((y >> 3) << 7) + x;
 8001532:	7d7b      	ldrb	r3, [r7, #21]
 8001534:	08db      	lsrs	r3, r3, #3
 8001536:	b2db      	uxtb	r3, r3
 8001538:	01da      	lsls	r2, r3, #7
 800153a:	7dbb      	ldrb	r3, [r7, #22]
 800153c:	4413      	add	r3, r2
 800153e:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8001540:	7d7b      	ldrb	r3, [r7, #21]
 8001542:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 8001546:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800154a:	d836      	bhi.n	80015ba <SH1106_drawCircle+0xa52>
	switch (Mode) {
 800154c:	7d3b      	ldrb	r3, [r7, #20]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d002      	beq.n	8001558 <SH1106_drawCircle+0x9f0>
 8001552:	2b02      	cmp	r3, #2
 8001554:	d00d      	beq.n	8001572 <SH1106_drawCircle+0xa0a>
 8001556:	e023      	b.n	80015a0 <SH1106_drawCircle+0xa38>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001558:	4b7c      	ldr	r3, [pc, #496]	; (800174c <SH1106_drawCircle+0xbe4>)
 800155a:	442b      	add	r3, r5
 800155c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001560:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 8001562:	00a3      	lsls	r3, r4, #2
 8001564:	4413      	add	r3, r2
 8001566:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 800156a:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	6013      	str	r3, [r2, #0]
		break;
 8001570:	e024      	b.n	80015bc <SH1106_drawCircle+0xa54>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001572:	4b76      	ldr	r3, [pc, #472]	; (800174c <SH1106_drawCircle+0xbe4>)
 8001574:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 8001576:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800157a:	015a      	lsls	r2, r3, #5
 800157c:	00a3      	lsls	r3, r4, #2
 800157e:	4413      	add	r3, r2
 8001580:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 8001584:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001586:	4a71      	ldr	r2, [pc, #452]	; (800174c <SH1106_drawCircle+0xbe4>)
 8001588:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 800158a:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 800158e:	0151      	lsls	r1, r2, #5
 8001590:	00a2      	lsls	r2, r4, #2
 8001592:	440a      	add	r2, r1
 8001594:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 8001598:	f083 0301 	eor.w	r3, r3, #1
 800159c:	6013      	str	r3, [r2, #0]
		break;
 800159e:	e00d      	b.n	80015bc <SH1106_drawCircle+0xa54>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80015a0:	4b6a      	ldr	r3, [pc, #424]	; (800174c <SH1106_drawCircle+0xbe4>)
 80015a2:	442b      	add	r3, r5
 80015a4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80015a8:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 80015aa:	00a3      	lsls	r3, r4, #2
 80015ac:	4413      	add	r3, r2
 80015ae:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 80015b2:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 80015b4:	2301      	movs	r3, #1
 80015b6:	6013      	str	r3, [r2, #0]
		break;
 80015b8:	e000      	b.n	80015bc <SH1106_drawCircle+0xa54>
		return;
 80015ba:	bf00      	nop
	if (y_ + radius < sh)
 80015bc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80015c0:	78fb      	ldrb	r3, [r7, #3]
 80015c2:	441a      	add	r2, r3
 80015c4:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80015c8:	429a      	cmp	r2, r3
 80015ca:	da63      	bge.n	8001694 <SH1106_drawCircle+0xb2c>
		SH1106_pixel(x_, y_ + radius, SH1106_PixelMode);
 80015cc:	88fb      	ldrh	r3, [r7, #6]
 80015ce:	b2d9      	uxtb	r1, r3
 80015d0:	88bb      	ldrh	r3, [r7, #4]
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	78fb      	ldrb	r3, [r7, #3]
 80015d6:	4413      	add	r3, r2
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	4b5d      	ldr	r3, [pc, #372]	; (8001750 <SH1106_drawCircle+0xbe8>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	74f9      	strb	r1, [r7, #19]
 80015e0:	74ba      	strb	r2, [r7, #18]
 80015e2:	747b      	strb	r3, [r7, #17]
	if (scr_orientation == SH1106_ORIENT_CW
 80015e4:	4b5b      	ldr	r3, [pc, #364]	; (8001754 <SH1106_drawCircle+0xbec>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d003      	beq.n	80015f4 <SH1106_drawCircle+0xa8c>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 80015ec:	4b59      	ldr	r3, [pc, #356]	; (8001754 <SH1106_drawCircle+0xbec>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d10a      	bne.n	800160a <SH1106_drawCircle+0xaa2>
		offset = ((x >> 3) << 7) + y;
 80015f4:	7cfb      	ldrb	r3, [r7, #19]
 80015f6:	08db      	lsrs	r3, r3, #3
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	01da      	lsls	r2, r3, #7
 80015fc:	7cbb      	ldrb	r3, [r7, #18]
 80015fe:	4413      	add	r3, r2
 8001600:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8001602:	7cfb      	ldrb	r3, [r7, #19]
 8001604:	f003 0407 	and.w	r4, r3, #7
 8001608:	e009      	b.n	800161e <SH1106_drawCircle+0xab6>
		offset = ((y >> 3) << 7) + x;
 800160a:	7cbb      	ldrb	r3, [r7, #18]
 800160c:	08db      	lsrs	r3, r3, #3
 800160e:	b2db      	uxtb	r3, r3
 8001610:	01da      	lsls	r2, r3, #7
 8001612:	7cfb      	ldrb	r3, [r7, #19]
 8001614:	4413      	add	r3, r2
 8001616:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8001618:	7cbb      	ldrb	r3, [r7, #18]
 800161a:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 800161e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8001622:	d836      	bhi.n	8001692 <SH1106_drawCircle+0xb2a>
	switch (Mode) {
 8001624:	7c7b      	ldrb	r3, [r7, #17]
 8001626:	2b01      	cmp	r3, #1
 8001628:	d002      	beq.n	8001630 <SH1106_drawCircle+0xac8>
 800162a:	2b02      	cmp	r3, #2
 800162c:	d00d      	beq.n	800164a <SH1106_drawCircle+0xae2>
 800162e:	e023      	b.n	8001678 <SH1106_drawCircle+0xb10>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001630:	4b46      	ldr	r3, [pc, #280]	; (800174c <SH1106_drawCircle+0xbe4>)
 8001632:	442b      	add	r3, r5
 8001634:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001638:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 800163a:	00a3      	lsls	r3, r4, #2
 800163c:	4413      	add	r3, r2
 800163e:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001642:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 8001644:	2300      	movs	r3, #0
 8001646:	6013      	str	r3, [r2, #0]
		break;
 8001648:	e024      	b.n	8001694 <SH1106_drawCircle+0xb2c>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 800164a:	4b40      	ldr	r3, [pc, #256]	; (800174c <SH1106_drawCircle+0xbe4>)
 800164c:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 800164e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001652:	015a      	lsls	r2, r3, #5
 8001654:	00a3      	lsls	r3, r4, #2
 8001656:	4413      	add	r3, r2
 8001658:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 800165c:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 800165e:	4a3b      	ldr	r2, [pc, #236]	; (800174c <SH1106_drawCircle+0xbe4>)
 8001660:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 8001662:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8001666:	0151      	lsls	r1, r2, #5
 8001668:	00a2      	lsls	r2, r4, #2
 800166a:	440a      	add	r2, r1
 800166c:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 8001670:	f083 0301 	eor.w	r3, r3, #1
 8001674:	6013      	str	r3, [r2, #0]
		break;
 8001676:	e00d      	b.n	8001694 <SH1106_drawCircle+0xb2c>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001678:	4b34      	ldr	r3, [pc, #208]	; (800174c <SH1106_drawCircle+0xbe4>)
 800167a:	442b      	add	r3, r5
 800167c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001680:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 8001682:	00a3      	lsls	r3, r4, #2
 8001684:	4413      	add	r3, r2
 8001686:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 800168a:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 800168c:	2301      	movs	r3, #1
 800168e:	6013      	str	r3, [r2, #0]
		break;
 8001690:	e000      	b.n	8001694 <SH1106_drawCircle+0xb2c>
		return;
 8001692:	bf00      	nop
	if (y_ - radius > -1)
 8001694:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001698:	78fb      	ldrb	r3, [r7, #3]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b00      	cmp	r3, #0
 800169e:	db69      	blt.n	8001774 <SH1106_drawCircle+0xc0c>
		SH1106_pixel(x_, y_ - radius, SH1106_PixelMode);
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	b2d9      	uxtb	r1, r3
 80016a4:	88bb      	ldrh	r3, [r7, #4]
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	78fb      	ldrb	r3, [r7, #3]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	b2da      	uxtb	r2, r3
 80016ae:	4b28      	ldr	r3, [pc, #160]	; (8001750 <SH1106_drawCircle+0xbe8>)
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	7439      	strb	r1, [r7, #16]
 80016b4:	73fa      	strb	r2, [r7, #15]
 80016b6:	73bb      	strb	r3, [r7, #14]
	if (scr_orientation == SH1106_ORIENT_CW
 80016b8:	4b26      	ldr	r3, [pc, #152]	; (8001754 <SH1106_drawCircle+0xbec>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d003      	beq.n	80016c8 <SH1106_drawCircle+0xb60>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 80016c0:	4b24      	ldr	r3, [pc, #144]	; (8001754 <SH1106_drawCircle+0xbec>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d10a      	bne.n	80016de <SH1106_drawCircle+0xb76>
		offset = ((x >> 3) << 7) + y;
 80016c8:	7c3b      	ldrb	r3, [r7, #16]
 80016ca:	08db      	lsrs	r3, r3, #3
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	01da      	lsls	r2, r3, #7
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
 80016d2:	4413      	add	r3, r2
 80016d4:	461d      	mov	r5, r3
		bpos = x & 0x07;
 80016d6:	7c3b      	ldrb	r3, [r7, #16]
 80016d8:	f003 0407 	and.w	r4, r3, #7
 80016dc:	e009      	b.n	80016f2 <SH1106_drawCircle+0xb8a>
		offset = ((y >> 3) << 7) + x;
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	08db      	lsrs	r3, r3, #3
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	01da      	lsls	r2, r3, #7
 80016e6:	7c3b      	ldrb	r3, [r7, #16]
 80016e8:	4413      	add	r3, r2
 80016ea:	461d      	mov	r5, r3
		bpos = y & 0x07;
 80016ec:	7bfb      	ldrb	r3, [r7, #15]
 80016ee:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 80016f2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80016f6:	d83c      	bhi.n	8001772 <SH1106_drawCircle+0xc0a>
	switch (Mode) {
 80016f8:	7bbb      	ldrb	r3, [r7, #14]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d002      	beq.n	8001704 <SH1106_drawCircle+0xb9c>
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d00d      	beq.n	800171e <SH1106_drawCircle+0xbb6>
 8001702:	e029      	b.n	8001758 <SH1106_drawCircle+0xbf0>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001704:	4b11      	ldr	r3, [pc, #68]	; (800174c <SH1106_drawCircle+0xbe4>)
 8001706:	442b      	add	r3, r5
 8001708:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800170c:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 800170e:	00a3      	lsls	r3, r4, #2
 8001710:	4413      	add	r3, r2
 8001712:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001716:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	6013      	str	r3, [r2, #0]
		break;
 800171c:	e02a      	b.n	8001774 <SH1106_drawCircle+0xc0c>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 800171e:	4b0b      	ldr	r3, [pc, #44]	; (800174c <SH1106_drawCircle+0xbe4>)
 8001720:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 8001722:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001726:	015a      	lsls	r2, r3, #5
 8001728:	00a3      	lsls	r3, r4, #2
 800172a:	4413      	add	r3, r2
 800172c:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 8001730:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001732:	4a06      	ldr	r2, [pc, #24]	; (800174c <SH1106_drawCircle+0xbe4>)
 8001734:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 8001736:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 800173a:	0151      	lsls	r1, r2, #5
 800173c:	00a2      	lsls	r2, r4, #2
 800173e:	440a      	add	r2, r1
 8001740:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 8001744:	f083 0301 	eor.w	r3, r3, #1
 8001748:	6013      	str	r3, [r2, #0]
		break;
 800174a:	e013      	b.n	8001774 <SH1106_drawCircle+0xc0c>
 800174c:	20000100 	.word	0x20000100
 8001750:	200000fb 	.word	0x200000fb
 8001754:	200000fc 	.word	0x200000fc
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001758:	4b09      	ldr	r3, [pc, #36]	; (8001780 <SH1106_drawCircle+0xc18>)
 800175a:	442b      	add	r3, r5
 800175c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001760:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 8001762:	00a3      	lsls	r3, r4, #2
 8001764:	4413      	add	r3, r2
 8001766:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 800176a:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 800176c:	2301      	movs	r3, #1
 800176e:	6013      	str	r3, [r2, #0]
		break;
 8001770:	e000      	b.n	8001774 <SH1106_drawCircle+0xc0c>
		return;
 8001772:	bf00      	nop
}
 8001774:	bf00      	nop
 8001776:	3744      	adds	r7, #68	; 0x44
 8001778:	46bd      	mov	sp, r7
 800177a:	bcb0      	pop	{r4, r5, r7}
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	20000100 	.word	0x20000100

08001784 <SH1106_printChar>:
//   x,y - character top left corner coordinates
//   ch - character to be drawn
//   Font - pointer to font
// return: character width in pixels
uint8_t SH1106_printChar(uint8_t x, uint8_t y, uint8_t ch,
		const Font_TypeDef *Font) {
 8001784:	b4b0      	push	{r4, r5, r7}
 8001786:	b089      	sub	sp, #36	; 0x24
 8001788:	af00      	add	r7, sp, #0
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	4603      	mov	r3, r0
 800178e:	71fb      	strb	r3, [r7, #7]
 8001790:	460b      	mov	r3, r1
 8001792:	71bb      	strb	r3, [r7, #6]
 8001794:	4613      	mov	r3, r2
 8001796:	717b      	strb	r3, [r7, #5]
	uint8_t tmpCh;
	uint8_t bL;
	const uint8_t *pCh;

	// If the specified character code is out of bounds should substitute the code of the "unknown" character
	if (ch < Font->font_MinChar || ch > Font->font_MaxChar)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	791b      	ldrb	r3, [r3, #4]
 800179c:	797a      	ldrb	r2, [r7, #5]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d304      	bcc.n	80017ac <SH1106_printChar+0x28>
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	795b      	ldrb	r3, [r3, #5]
 80017a6:	797a      	ldrb	r2, [r7, #5]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d902      	bls.n	80017b2 <SH1106_printChar+0x2e>
		ch = Font->font_UnknownChar;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	799b      	ldrb	r3, [r3, #6]
 80017b0:	717b      	strb	r3, [r7, #5]

	// Pointer to the first byte of character in font data array
	pCh = &Font->font_Data[(ch - Font->font_MinChar) * Font->font_BPC];
 80017b2:	797b      	ldrb	r3, [r7, #5]
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	7912      	ldrb	r2, [r2, #4]
 80017b8:	1a9b      	subs	r3, r3, r2
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	7892      	ldrb	r2, [r2, #2]
 80017be:	fb02 f303 	mul.w	r3, r2, r3
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	4413      	add	r3, r2
 80017c6:	3307      	adds	r3, #7
 80017c8:	61bb      	str	r3, [r7, #24]

	// Draw character
	if (Font->font_Scan == FONT_V) {
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	78db      	ldrb	r3, [r3, #3]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f040 812e 	bne.w	8001a30 <SH1106_printChar+0x2ac>
		// Vertical pixels order
		if (Font->font_Height < 9) {
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	785b      	ldrb	r3, [r3, #1]
 80017d8:	2b08      	cmp	r3, #8
 80017da:	f200 8085 	bhi.w	80018e8 <SH1106_printChar+0x164>
			// Height is 8 pixels or less (one byte per column)
			p_x = x;
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	77fb      	strb	r3, [r7, #31]
			while (p_x < x + Font->font_Width) {
 80017e2:	e078      	b.n	80018d6 <SH1106_printChar+0x152>
				p_y = y;
 80017e4:	79bb      	ldrb	r3, [r7, #6]
 80017e6:	77bb      	strb	r3, [r7, #30]
				tmpCh = *pCh++;
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	1c5a      	adds	r2, r3, #1
 80017ec:	61ba      	str	r2, [r7, #24]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	777b      	strb	r3, [r7, #29]
				while (tmpCh) {
 80017f2:	e06a      	b.n	80018ca <SH1106_printChar+0x146>
					if (tmpCh & 0x01)
 80017f4:	7f7b      	ldrb	r3, [r7, #29]
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d05f      	beq.n	80018be <SH1106_printChar+0x13a>
						SH1106_pixel(p_x, p_y, SH1106_PixelMode);
 80017fe:	4bae      	ldr	r3, [pc, #696]	; (8001ab8 <SH1106_printChar+0x334>)
 8001800:	781a      	ldrb	r2, [r3, #0]
 8001802:	7ffb      	ldrb	r3, [r7, #31]
 8001804:	75fb      	strb	r3, [r7, #23]
 8001806:	7fbb      	ldrb	r3, [r7, #30]
 8001808:	75bb      	strb	r3, [r7, #22]
 800180a:	4613      	mov	r3, r2
 800180c:	757b      	strb	r3, [r7, #21]
	if (scr_orientation == SH1106_ORIENT_CW
 800180e:	4bab      	ldr	r3, [pc, #684]	; (8001abc <SH1106_printChar+0x338>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d003      	beq.n	800181e <SH1106_printChar+0x9a>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 8001816:	4ba9      	ldr	r3, [pc, #676]	; (8001abc <SH1106_printChar+0x338>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d10a      	bne.n	8001834 <SH1106_printChar+0xb0>
		offset = ((x >> 3) << 7) + y;
 800181e:	7dfb      	ldrb	r3, [r7, #23]
 8001820:	08db      	lsrs	r3, r3, #3
 8001822:	b2db      	uxtb	r3, r3
 8001824:	01da      	lsls	r2, r3, #7
 8001826:	7dbb      	ldrb	r3, [r7, #22]
 8001828:	4413      	add	r3, r2
 800182a:	461d      	mov	r5, r3
		bpos = x & 0x07;
 800182c:	7dfb      	ldrb	r3, [r7, #23]
 800182e:	f003 0407 	and.w	r4, r3, #7
 8001832:	e009      	b.n	8001848 <SH1106_printChar+0xc4>
		offset = ((y >> 3) << 7) + x;
 8001834:	7dbb      	ldrb	r3, [r7, #22]
 8001836:	08db      	lsrs	r3, r3, #3
 8001838:	b2db      	uxtb	r3, r3
 800183a:	01da      	lsls	r2, r3, #7
 800183c:	7dfb      	ldrb	r3, [r7, #23]
 800183e:	4413      	add	r3, r2
 8001840:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8001842:	7dbb      	ldrb	r3, [r7, #22]
 8001844:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 8001848:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800184c:	d836      	bhi.n	80018bc <SH1106_printChar+0x138>
	switch (Mode) {
 800184e:	7d7b      	ldrb	r3, [r7, #21]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d002      	beq.n	800185a <SH1106_printChar+0xd6>
 8001854:	2b02      	cmp	r3, #2
 8001856:	d00d      	beq.n	8001874 <SH1106_printChar+0xf0>
 8001858:	e023      	b.n	80018a2 <SH1106_printChar+0x11e>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 800185a:	4b99      	ldr	r3, [pc, #612]	; (8001ac0 <SH1106_printChar+0x33c>)
 800185c:	442b      	add	r3, r5
 800185e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001862:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 8001864:	00a3      	lsls	r3, r4, #2
 8001866:	4413      	add	r3, r2
 8001868:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 800186c:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	6013      	str	r3, [r2, #0]
		break;
 8001872:	e024      	b.n	80018be <SH1106_printChar+0x13a>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001874:	4b92      	ldr	r3, [pc, #584]	; (8001ac0 <SH1106_printChar+0x33c>)
 8001876:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 8001878:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800187c:	015a      	lsls	r2, r3, #5
 800187e:	00a3      	lsls	r3, r4, #2
 8001880:	4413      	add	r3, r2
 8001882:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 8001886:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001888:	4a8d      	ldr	r2, [pc, #564]	; (8001ac0 <SH1106_printChar+0x33c>)
 800188a:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 800188c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8001890:	0151      	lsls	r1, r2, #5
 8001892:	00a2      	lsls	r2, r4, #2
 8001894:	440a      	add	r2, r1
 8001896:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 800189a:	f083 0301 	eor.w	r3, r3, #1
 800189e:	6013      	str	r3, [r2, #0]
		break;
 80018a0:	e00d      	b.n	80018be <SH1106_printChar+0x13a>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80018a2:	4b87      	ldr	r3, [pc, #540]	; (8001ac0 <SH1106_printChar+0x33c>)
 80018a4:	442b      	add	r3, r5
 80018a6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80018aa:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 80018ac:	00a3      	lsls	r3, r4, #2
 80018ae:	4413      	add	r3, r2
 80018b0:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 80018b4:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 80018b6:	2301      	movs	r3, #1
 80018b8:	6013      	str	r3, [r2, #0]
		break;
 80018ba:	e000      	b.n	80018be <SH1106_printChar+0x13a>
		return;
 80018bc:	bf00      	nop
					tmpCh >>= 1;
 80018be:	7f7b      	ldrb	r3, [r7, #29]
 80018c0:	085b      	lsrs	r3, r3, #1
 80018c2:	777b      	strb	r3, [r7, #29]
					p_y++;
 80018c4:	7fbb      	ldrb	r3, [r7, #30]
 80018c6:	3301      	adds	r3, #1
 80018c8:	77bb      	strb	r3, [r7, #30]
				while (tmpCh) {
 80018ca:	7f7b      	ldrb	r3, [r7, #29]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d191      	bne.n	80017f4 <SH1106_printChar+0x70>
				}
				p_x++;
 80018d0:	7ffb      	ldrb	r3, [r7, #31]
 80018d2:	3301      	adds	r3, #1
 80018d4:	77fb      	strb	r3, [r7, #31]
			while (p_x < x + Font->font_Width) {
 80018d6:	7ffa      	ldrb	r2, [r7, #31]
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	6839      	ldr	r1, [r7, #0]
 80018dc:	7809      	ldrb	r1, [r1, #0]
 80018de:	440b      	add	r3, r1
 80018e0:	429a      	cmp	r2, r3
 80018e2:	f6ff af7f 	blt.w	80017e4 <SH1106_printChar+0x60>
 80018e6:	e1d7      	b.n	8001c98 <SH1106_printChar+0x514>
			}
		} else {
			// Height is more than 8 pixels (several bytes per column)
			p_x = x;
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	77fb      	strb	r3, [r7, #31]
			while (p_x < x + Font->font_Width) {
 80018ec:	e097      	b.n	8001a1e <SH1106_printChar+0x29a>
				p_y = y;
 80018ee:	79bb      	ldrb	r3, [r7, #6]
 80018f0:	77bb      	strb	r3, [r7, #30]
				while (p_y < y + Font->font_Height) {
 80018f2:	e089      	b.n	8001a08 <SH1106_printChar+0x284>
					bL = 8;
 80018f4:	2308      	movs	r3, #8
 80018f6:	773b      	strb	r3, [r7, #28]
					tmpCh = *pCh++;
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	1c5a      	adds	r2, r3, #1
 80018fc:	61ba      	str	r2, [r7, #24]
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	777b      	strb	r3, [r7, #29]
					if (tmpCh) {
 8001902:	7f7b      	ldrb	r3, [r7, #29]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d07b      	beq.n	8001a00 <SH1106_printChar+0x27c>
						while (bL) {
 8001908:	e076      	b.n	80019f8 <SH1106_printChar+0x274>
							if (tmpCh & 0x01)
 800190a:	7f7b      	ldrb	r3, [r7, #29]
 800190c:	f003 0301 	and.w	r3, r3, #1
 8001910:	2b00      	cmp	r3, #0
 8001912:	d05f      	beq.n	80019d4 <SH1106_printChar+0x250>
								SH1106_pixel(p_x, p_y, SH1106_PixelMode);
 8001914:	4b68      	ldr	r3, [pc, #416]	; (8001ab8 <SH1106_printChar+0x334>)
 8001916:	781a      	ldrb	r2, [r3, #0]
 8001918:	7ffb      	ldrb	r3, [r7, #31]
 800191a:	753b      	strb	r3, [r7, #20]
 800191c:	7fbb      	ldrb	r3, [r7, #30]
 800191e:	74fb      	strb	r3, [r7, #19]
 8001920:	4613      	mov	r3, r2
 8001922:	74bb      	strb	r3, [r7, #18]
	if (scr_orientation == SH1106_ORIENT_CW
 8001924:	4b65      	ldr	r3, [pc, #404]	; (8001abc <SH1106_printChar+0x338>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d003      	beq.n	8001934 <SH1106_printChar+0x1b0>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 800192c:	4b63      	ldr	r3, [pc, #396]	; (8001abc <SH1106_printChar+0x338>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b02      	cmp	r3, #2
 8001932:	d10a      	bne.n	800194a <SH1106_printChar+0x1c6>
		offset = ((x >> 3) << 7) + y;
 8001934:	7d3b      	ldrb	r3, [r7, #20]
 8001936:	08db      	lsrs	r3, r3, #3
 8001938:	b2db      	uxtb	r3, r3
 800193a:	01da      	lsls	r2, r3, #7
 800193c:	7cfb      	ldrb	r3, [r7, #19]
 800193e:	4413      	add	r3, r2
 8001940:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8001942:	7d3b      	ldrb	r3, [r7, #20]
 8001944:	f003 0407 	and.w	r4, r3, #7
 8001948:	e009      	b.n	800195e <SH1106_printChar+0x1da>
		offset = ((y >> 3) << 7) + x;
 800194a:	7cfb      	ldrb	r3, [r7, #19]
 800194c:	08db      	lsrs	r3, r3, #3
 800194e:	b2db      	uxtb	r3, r3
 8001950:	01da      	lsls	r2, r3, #7
 8001952:	7d3b      	ldrb	r3, [r7, #20]
 8001954:	4413      	add	r3, r2
 8001956:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8001958:	7cfb      	ldrb	r3, [r7, #19]
 800195a:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 800195e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8001962:	d836      	bhi.n	80019d2 <SH1106_printChar+0x24e>
	switch (Mode) {
 8001964:	7cbb      	ldrb	r3, [r7, #18]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d002      	beq.n	8001970 <SH1106_printChar+0x1ec>
 800196a:	2b02      	cmp	r3, #2
 800196c:	d00d      	beq.n	800198a <SH1106_printChar+0x206>
 800196e:	e023      	b.n	80019b8 <SH1106_printChar+0x234>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001970:	4b53      	ldr	r3, [pc, #332]	; (8001ac0 <SH1106_printChar+0x33c>)
 8001972:	442b      	add	r3, r5
 8001974:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001978:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 800197a:	00a3      	lsls	r3, r4, #2
 800197c:	4413      	add	r3, r2
 800197e:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001982:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 8001984:	2300      	movs	r3, #0
 8001986:	6013      	str	r3, [r2, #0]
		break;
 8001988:	e024      	b.n	80019d4 <SH1106_printChar+0x250>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 800198a:	4b4d      	ldr	r3, [pc, #308]	; (8001ac0 <SH1106_printChar+0x33c>)
 800198c:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 800198e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001992:	015a      	lsls	r2, r3, #5
 8001994:	00a3      	lsls	r3, r4, #2
 8001996:	4413      	add	r3, r2
 8001998:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 800199c:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 800199e:	4a48      	ldr	r2, [pc, #288]	; (8001ac0 <SH1106_printChar+0x33c>)
 80019a0:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 80019a2:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 80019a6:	0151      	lsls	r1, r2, #5
 80019a8:	00a2      	lsls	r2, r4, #2
 80019aa:	440a      	add	r2, r1
 80019ac:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 80019b0:	f083 0301 	eor.w	r3, r3, #1
 80019b4:	6013      	str	r3, [r2, #0]
		break;
 80019b6:	e00d      	b.n	80019d4 <SH1106_printChar+0x250>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 80019b8:	4b41      	ldr	r3, [pc, #260]	; (8001ac0 <SH1106_printChar+0x33c>)
 80019ba:	442b      	add	r3, r5
 80019bc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80019c0:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 80019c2:	00a3      	lsls	r3, r4, #2
 80019c4:	4413      	add	r3, r2
 80019c6:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 80019ca:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 80019cc:	2301      	movs	r3, #1
 80019ce:	6013      	str	r3, [r2, #0]
		break;
 80019d0:	e000      	b.n	80019d4 <SH1106_printChar+0x250>
		return;
 80019d2:	bf00      	nop
							tmpCh >>= 1;
 80019d4:	7f7b      	ldrb	r3, [r7, #29]
 80019d6:	085b      	lsrs	r3, r3, #1
 80019d8:	777b      	strb	r3, [r7, #29]
							if (tmpCh) {
 80019da:	7f7b      	ldrb	r3, [r7, #29]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d006      	beq.n	80019ee <SH1106_printChar+0x26a>
								p_y++;
 80019e0:	7fbb      	ldrb	r3, [r7, #30]
 80019e2:	3301      	adds	r3, #1
 80019e4:	77bb      	strb	r3, [r7, #30]
								bL--;
 80019e6:	7f3b      	ldrb	r3, [r7, #28]
 80019e8:	3b01      	subs	r3, #1
 80019ea:	773b      	strb	r3, [r7, #28]
 80019ec:	e004      	b.n	80019f8 <SH1106_printChar+0x274>
							} else {
								p_y += bL;
 80019ee:	7fba      	ldrb	r2, [r7, #30]
 80019f0:	7f3b      	ldrb	r3, [r7, #28]
 80019f2:	4413      	add	r3, r2
 80019f4:	77bb      	strb	r3, [r7, #30]
								break;
 80019f6:	e007      	b.n	8001a08 <SH1106_printChar+0x284>
						while (bL) {
 80019f8:	7f3b      	ldrb	r3, [r7, #28]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d185      	bne.n	800190a <SH1106_printChar+0x186>
 80019fe:	e003      	b.n	8001a08 <SH1106_printChar+0x284>
							}
						}
					} else {
						p_y += bL;
 8001a00:	7fba      	ldrb	r2, [r7, #30]
 8001a02:	7f3b      	ldrb	r3, [r7, #28]
 8001a04:	4413      	add	r3, r2
 8001a06:	77bb      	strb	r3, [r7, #30]
				while (p_y < y + Font->font_Height) {
 8001a08:	7fba      	ldrb	r2, [r7, #30]
 8001a0a:	79bb      	ldrb	r3, [r7, #6]
 8001a0c:	6839      	ldr	r1, [r7, #0]
 8001a0e:	7849      	ldrb	r1, [r1, #1]
 8001a10:	440b      	add	r3, r1
 8001a12:	429a      	cmp	r2, r3
 8001a14:	f6ff af6e 	blt.w	80018f4 <SH1106_printChar+0x170>
					}
				}
				p_x++;
 8001a18:	7ffb      	ldrb	r3, [r7, #31]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	77fb      	strb	r3, [r7, #31]
			while (p_x < x + Font->font_Width) {
 8001a1e:	7ffa      	ldrb	r2, [r7, #31]
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	6839      	ldr	r1, [r7, #0]
 8001a24:	7809      	ldrb	r1, [r1, #0]
 8001a26:	440b      	add	r3, r1
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	f6ff af60 	blt.w	80018ee <SH1106_printChar+0x16a>
 8001a2e:	e133      	b.n	8001c98 <SH1106_printChar+0x514>
			}
		}
	} else {
		// Horizontal pixels order
		if (Font->font_Width < 9) {
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b08      	cmp	r3, #8
 8001a36:	f200 808c 	bhi.w	8001b52 <SH1106_printChar+0x3ce>
			// Width is 8 pixels or less (one byte per row)
			p_y = y;
 8001a3a:	79bb      	ldrb	r3, [r7, #6]
 8001a3c:	77bb      	strb	r3, [r7, #30]
			while (p_y < y + Font->font_Height) {
 8001a3e:	e07f      	b.n	8001b40 <SH1106_printChar+0x3bc>
				p_x = x;
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	77fb      	strb	r3, [r7, #31]
				tmpCh = *pCh++;
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	1c5a      	adds	r2, r3, #1
 8001a48:	61ba      	str	r2, [r7, #24]
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	777b      	strb	r3, [r7, #29]
				while (tmpCh) {
 8001a4e:	e071      	b.n	8001b34 <SH1106_printChar+0x3b0>
					if (tmpCh & 0x01)
 8001a50:	7f7b      	ldrb	r3, [r7, #29]
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d066      	beq.n	8001b28 <SH1106_printChar+0x3a4>
						SH1106_pixel(p_x, p_y, SH1106_PixelMode);
 8001a5a:	4b17      	ldr	r3, [pc, #92]	; (8001ab8 <SH1106_printChar+0x334>)
 8001a5c:	781a      	ldrb	r2, [r3, #0]
 8001a5e:	7ffb      	ldrb	r3, [r7, #31]
 8001a60:	747b      	strb	r3, [r7, #17]
 8001a62:	7fbb      	ldrb	r3, [r7, #30]
 8001a64:	743b      	strb	r3, [r7, #16]
 8001a66:	4613      	mov	r3, r2
 8001a68:	73fb      	strb	r3, [r7, #15]
	if (scr_orientation == SH1106_ORIENT_CW
 8001a6a:	4b14      	ldr	r3, [pc, #80]	; (8001abc <SH1106_printChar+0x338>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d003      	beq.n	8001a7a <SH1106_printChar+0x2f6>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 8001a72:	4b12      	ldr	r3, [pc, #72]	; (8001abc <SH1106_printChar+0x338>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d10a      	bne.n	8001a90 <SH1106_printChar+0x30c>
		offset = ((x >> 3) << 7) + y;
 8001a7a:	7c7b      	ldrb	r3, [r7, #17]
 8001a7c:	08db      	lsrs	r3, r3, #3
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	01da      	lsls	r2, r3, #7
 8001a82:	7c3b      	ldrb	r3, [r7, #16]
 8001a84:	4413      	add	r3, r2
 8001a86:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8001a88:	7c7b      	ldrb	r3, [r7, #17]
 8001a8a:	f003 0407 	and.w	r4, r3, #7
 8001a8e:	e009      	b.n	8001aa4 <SH1106_printChar+0x320>
		offset = ((y >> 3) << 7) + x;
 8001a90:	7c3b      	ldrb	r3, [r7, #16]
 8001a92:	08db      	lsrs	r3, r3, #3
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	01da      	lsls	r2, r3, #7
 8001a98:	7c7b      	ldrb	r3, [r7, #17]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8001a9e:	7c3b      	ldrb	r3, [r7, #16]
 8001aa0:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 8001aa4:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8001aa8:	d83d      	bhi.n	8001b26 <SH1106_printChar+0x3a2>
	switch (Mode) {
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d009      	beq.n	8001ac4 <SH1106_printChar+0x340>
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d014      	beq.n	8001ade <SH1106_printChar+0x35a>
 8001ab4:	e02a      	b.n	8001b0c <SH1106_printChar+0x388>
 8001ab6:	bf00      	nop
 8001ab8:	200000fb 	.word	0x200000fb
 8001abc:	200000fc 	.word	0x200000fc
 8001ac0:	20000100 	.word	0x20000100
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001ac4:	4b79      	ldr	r3, [pc, #484]	; (8001cac <SH1106_printChar+0x528>)
 8001ac6:	442b      	add	r3, r5
 8001ac8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001acc:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 8001ace:	00a3      	lsls	r3, r4, #2
 8001ad0:	4413      	add	r3, r2
 8001ad2:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001ad6:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	6013      	str	r3, [r2, #0]
		break;
 8001adc:	e024      	b.n	8001b28 <SH1106_printChar+0x3a4>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001ade:	4b73      	ldr	r3, [pc, #460]	; (8001cac <SH1106_printChar+0x528>)
 8001ae0:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 8001ae2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001ae6:	015a      	lsls	r2, r3, #5
 8001ae8:	00a3      	lsls	r3, r4, #2
 8001aea:	4413      	add	r3, r2
 8001aec:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 8001af0:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001af2:	4a6e      	ldr	r2, [pc, #440]	; (8001cac <SH1106_printChar+0x528>)
 8001af4:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 8001af6:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8001afa:	0151      	lsls	r1, r2, #5
 8001afc:	00a2      	lsls	r2, r4, #2
 8001afe:	440a      	add	r2, r1
 8001b00:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 8001b04:	f083 0301 	eor.w	r3, r3, #1
 8001b08:	6013      	str	r3, [r2, #0]
		break;
 8001b0a:	e00d      	b.n	8001b28 <SH1106_printChar+0x3a4>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001b0c:	4b67      	ldr	r3, [pc, #412]	; (8001cac <SH1106_printChar+0x528>)
 8001b0e:	442b      	add	r3, r5
 8001b10:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001b14:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 8001b16:	00a3      	lsls	r3, r4, #2
 8001b18:	4413      	add	r3, r2
 8001b1a:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001b1e:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 8001b20:	2301      	movs	r3, #1
 8001b22:	6013      	str	r3, [r2, #0]
		break;
 8001b24:	e000      	b.n	8001b28 <SH1106_printChar+0x3a4>
		return;
 8001b26:	bf00      	nop
					tmpCh >>= 1;
 8001b28:	7f7b      	ldrb	r3, [r7, #29]
 8001b2a:	085b      	lsrs	r3, r3, #1
 8001b2c:	777b      	strb	r3, [r7, #29]
					p_x++;
 8001b2e:	7ffb      	ldrb	r3, [r7, #31]
 8001b30:	3301      	adds	r3, #1
 8001b32:	77fb      	strb	r3, [r7, #31]
				while (tmpCh) {
 8001b34:	7f7b      	ldrb	r3, [r7, #29]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d18a      	bne.n	8001a50 <SH1106_printChar+0x2cc>
				}
				p_y++;
 8001b3a:	7fbb      	ldrb	r3, [r7, #30]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	77bb      	strb	r3, [r7, #30]
			while (p_y < y + Font->font_Height) {
 8001b40:	7fba      	ldrb	r2, [r7, #30]
 8001b42:	79bb      	ldrb	r3, [r7, #6]
 8001b44:	6839      	ldr	r1, [r7, #0]
 8001b46:	7849      	ldrb	r1, [r1, #1]
 8001b48:	440b      	add	r3, r1
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	f6ff af78 	blt.w	8001a40 <SH1106_printChar+0x2bc>
 8001b50:	e0a2      	b.n	8001c98 <SH1106_printChar+0x514>
			}
		} else {
			// Width is more than 8 pixels (several bytes per row)
			p_y = y;
 8001b52:	79bb      	ldrb	r3, [r7, #6]
 8001b54:	77bb      	strb	r3, [r7, #30]
			while (p_y < y + Font->font_Height) {
 8001b56:	e097      	b.n	8001c88 <SH1106_printChar+0x504>
				p_x = x;
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	77fb      	strb	r3, [r7, #31]
				while (p_x < x + Font->font_Width) {
 8001b5c:	e089      	b.n	8001c72 <SH1106_printChar+0x4ee>
					bL = 8;
 8001b5e:	2308      	movs	r3, #8
 8001b60:	773b      	strb	r3, [r7, #28]
					tmpCh = *pCh++;
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	1c5a      	adds	r2, r3, #1
 8001b66:	61ba      	str	r2, [r7, #24]
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	777b      	strb	r3, [r7, #29]
					if (tmpCh) {
 8001b6c:	7f7b      	ldrb	r3, [r7, #29]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d07b      	beq.n	8001c6a <SH1106_printChar+0x4e6>
						while (bL) {
 8001b72:	e076      	b.n	8001c62 <SH1106_printChar+0x4de>
							if (tmpCh & 0x01)
 8001b74:	7f7b      	ldrb	r3, [r7, #29]
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d05f      	beq.n	8001c3e <SH1106_printChar+0x4ba>
								SH1106_pixel(p_x, p_y, SH1106_PixelMode);
 8001b7e:	4b4c      	ldr	r3, [pc, #304]	; (8001cb0 <SH1106_printChar+0x52c>)
 8001b80:	781a      	ldrb	r2, [r3, #0]
 8001b82:	7ffb      	ldrb	r3, [r7, #31]
 8001b84:	73bb      	strb	r3, [r7, #14]
 8001b86:	7fbb      	ldrb	r3, [r7, #30]
 8001b88:	737b      	strb	r3, [r7, #13]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	733b      	strb	r3, [r7, #12]
	if (scr_orientation == SH1106_ORIENT_CW
 8001b8e:	4b49      	ldr	r3, [pc, #292]	; (8001cb4 <SH1106_printChar+0x530>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d003      	beq.n	8001b9e <SH1106_printChar+0x41a>
			|| scr_orientation == SH1106_ORIENT_CCW) {
 8001b96:	4b47      	ldr	r3, [pc, #284]	; (8001cb4 <SH1106_printChar+0x530>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d10a      	bne.n	8001bb4 <SH1106_printChar+0x430>
		offset = ((x >> 3) << 7) + y;
 8001b9e:	7bbb      	ldrb	r3, [r7, #14]
 8001ba0:	08db      	lsrs	r3, r3, #3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	01da      	lsls	r2, r3, #7
 8001ba6:	7b7b      	ldrb	r3, [r7, #13]
 8001ba8:	4413      	add	r3, r2
 8001baa:	461d      	mov	r5, r3
		bpos = x & 0x07;
 8001bac:	7bbb      	ldrb	r3, [r7, #14]
 8001bae:	f003 0407 	and.w	r4, r3, #7
 8001bb2:	e009      	b.n	8001bc8 <SH1106_printChar+0x444>
		offset = ((y >> 3) << 7) + x;
 8001bb4:	7b7b      	ldrb	r3, [r7, #13]
 8001bb6:	08db      	lsrs	r3, r3, #3
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	01da      	lsls	r2, r3, #7
 8001bbc:	7bbb      	ldrb	r3, [r7, #14]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	461d      	mov	r5, r3
		bpos = y & 0x07;
 8001bc2:	7b7b      	ldrb	r3, [r7, #13]
 8001bc4:	f003 0407 	and.w	r4, r3, #7
	if (offset > ((SCR_W * SCR_H ) >> 3)) {
 8001bc8:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8001bcc:	d836      	bhi.n	8001c3c <SH1106_printChar+0x4b8>
	switch (Mode) {
 8001bce:	7b3b      	ldrb	r3, [r7, #12]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d002      	beq.n	8001bda <SH1106_printChar+0x456>
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d00d      	beq.n	8001bf4 <SH1106_printChar+0x470>
 8001bd8:	e023      	b.n	8001c22 <SH1106_printChar+0x49e>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001bda:	4b34      	ldr	r3, [pc, #208]	; (8001cac <SH1106_printChar+0x528>)
 8001bdc:	442b      	add	r3, r5
 8001bde:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001be2:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 0;
 8001be4:	00a3      	lsls	r3, r4, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001bec:	461a      	mov	r2, r3
				+ (bpos << 2)) = 0;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	6013      	str	r3, [r2, #0]
		break;
 8001bf2:	e024      	b.n	8001c3e <SH1106_printChar+0x4ba>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001bf4:	4b2d      	ldr	r3, [pc, #180]	; (8001cac <SH1106_printChar+0x528>)
 8001bf6:	442b      	add	r3, r5
				+ (bpos << 2)) ^= 1;
 8001bf8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001bfc:	015a      	lsls	r2, r3, #5
 8001bfe:	00a3      	lsls	r3, r4, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 8001c06:	681b      	ldr	r3, [r3, #0]
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001c08:	4a28      	ldr	r2, [pc, #160]	; (8001cac <SH1106_printChar+0x528>)
 8001c0a:	442a      	add	r2, r5
				+ (bpos << 2)) ^= 1;
 8001c0c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8001c10:	0151      	lsls	r1, r2, #5
 8001c12:	00a2      	lsls	r2, r4, #2
 8001c14:	440a      	add	r2, r1
 8001c16:	f102 5208 	add.w	r2, r2, #570425344	; 0x22000000
 8001c1a:	f083 0301 	eor.w	r3, r3, #1
 8001c1e:	6013      	str	r3, [r2, #0]
		break;
 8001c20:	e00d      	b.n	8001c3e <SH1106_printChar+0x4ba>
				+ (((uint32_t) ((void*) (&vRAM[offset])) - SRAM_BASE) << 5)
 8001c22:	4b22      	ldr	r3, [pc, #136]	; (8001cac <SH1106_printChar+0x528>)
 8001c24:	442b      	add	r3, r5
 8001c26:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001c2a:	015a      	lsls	r2, r3, #5
				+ (bpos << 2)) = 1;
 8001c2c:	00a3      	lsls	r3, r4, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
		*(uint32_t*) (SRAM_BB_BASE
 8001c34:	461a      	mov	r2, r3
				+ (bpos << 2)) = 1;
 8001c36:	2301      	movs	r3, #1
 8001c38:	6013      	str	r3, [r2, #0]
		break;
 8001c3a:	e000      	b.n	8001c3e <SH1106_printChar+0x4ba>
		return;
 8001c3c:	bf00      	nop
							tmpCh >>= 1;
 8001c3e:	7f7b      	ldrb	r3, [r7, #29]
 8001c40:	085b      	lsrs	r3, r3, #1
 8001c42:	777b      	strb	r3, [r7, #29]
							if (tmpCh) {
 8001c44:	7f7b      	ldrb	r3, [r7, #29]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d006      	beq.n	8001c58 <SH1106_printChar+0x4d4>
								p_x++;
 8001c4a:	7ffb      	ldrb	r3, [r7, #31]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	77fb      	strb	r3, [r7, #31]
								bL--;
 8001c50:	7f3b      	ldrb	r3, [r7, #28]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	773b      	strb	r3, [r7, #28]
 8001c56:	e004      	b.n	8001c62 <SH1106_printChar+0x4de>
							} else {
								p_x += bL;
 8001c58:	7ffa      	ldrb	r2, [r7, #31]
 8001c5a:	7f3b      	ldrb	r3, [r7, #28]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	77fb      	strb	r3, [r7, #31]
								break;
 8001c60:	e007      	b.n	8001c72 <SH1106_printChar+0x4ee>
						while (bL) {
 8001c62:	7f3b      	ldrb	r3, [r7, #28]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d185      	bne.n	8001b74 <SH1106_printChar+0x3f0>
 8001c68:	e003      	b.n	8001c72 <SH1106_printChar+0x4ee>
							}
						}
					} else {
						p_x += bL;
 8001c6a:	7ffa      	ldrb	r2, [r7, #31]
 8001c6c:	7f3b      	ldrb	r3, [r7, #28]
 8001c6e:	4413      	add	r3, r2
 8001c70:	77fb      	strb	r3, [r7, #31]
				while (p_x < x + Font->font_Width) {
 8001c72:	7ffa      	ldrb	r2, [r7, #31]
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	6839      	ldr	r1, [r7, #0]
 8001c78:	7809      	ldrb	r1, [r1, #0]
 8001c7a:	440b      	add	r3, r1
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	f6ff af6e 	blt.w	8001b5e <SH1106_printChar+0x3da>
					}
				}
				p_y++;
 8001c82:	7fbb      	ldrb	r3, [r7, #30]
 8001c84:	3301      	adds	r3, #1
 8001c86:	77bb      	strb	r3, [r7, #30]
			while (p_y < y + Font->font_Height) {
 8001c88:	7fba      	ldrb	r2, [r7, #30]
 8001c8a:	79bb      	ldrb	r3, [r7, #6]
 8001c8c:	6839      	ldr	r1, [r7, #0]
 8001c8e:	7849      	ldrb	r1, [r1, #1]
 8001c90:	440b      	add	r3, r1
 8001c92:	429a      	cmp	r2, r3
 8001c94:	f6ff af60 	blt.w	8001b58 <SH1106_printChar+0x3d4>
			}
		}
	}

	return Font->font_Width + 1;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	b2db      	uxtb	r3, r3
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3724      	adds	r7, #36	; 0x24
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bcb0      	pop	{r4, r5, r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000100 	.word	0x20000100
 8001cb0:	200000fb 	.word	0x200000fb
 8001cb4:	200000fc 	.word	0x200000fc

08001cb8 <SH1106_printStr>:
//   x,y - top left coordinates of first character
//   str - pointer to zero-terminated string
//   Font - pointer to font
// return: string width in pixels
uint16_t SH1106_printStr(uint8_t x, uint8_t y, const char *str,
		const Font_TypeDef *Font) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60ba      	str	r2, [r7, #8]
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	73fb      	strb	r3, [r7, #15]
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	73bb      	strb	r3, [r7, #14]
	uint8_t p_x = x;
 8001cca:	7bfb      	ldrb	r3, [r7, #15]
 8001ccc:	75fb      	strb	r3, [r7, #23]
	uint8_t eX = scr_width - Font->font_Width - 1;
 8001cce:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <SH1106_printStr+0x70>)
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	75bb      	strb	r3, [r7, #22]

	while (*str) {
 8001ce0:	e011      	b.n	8001d06 <SH1106_printStr+0x4e>
		p_x += SH1106_printChar(p_x, y, *str++, Font);
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	1c5a      	adds	r2, r3, #1
 8001ce6:	60ba      	str	r2, [r7, #8]
 8001ce8:	781a      	ldrb	r2, [r3, #0]
 8001cea:	7bb9      	ldrb	r1, [r7, #14]
 8001cec:	7df8      	ldrb	r0, [r7, #23]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f7ff fd48 	bl	8001784 <SH1106_printChar>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	7dfb      	ldrb	r3, [r7, #23]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	75fb      	strb	r3, [r7, #23]
		if (p_x > eX)
 8001cfe:	7dfa      	ldrb	r2, [r7, #23]
 8001d00:	7dbb      	ldrb	r3, [r7, #22]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d804      	bhi.n	8001d10 <SH1106_printStr+0x58>
	while (*str) {
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1e9      	bne.n	8001ce2 <SH1106_printStr+0x2a>
 8001d0e:	e000      	b.n	8001d12 <SH1106_printStr+0x5a>
			break;
 8001d10:	bf00      	nop
	}

	return (p_x - x);
 8001d12:	7dfb      	ldrb	r3, [r7, #23]
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	b29b      	uxth	r3, r3
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000004 	.word	0x20000004

08001d2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d30:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <HAL_Init+0x28>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a07      	ldr	r2, [pc, #28]	; (8001d54 <HAL_Init+0x28>)
 8001d36:	f043 0310 	orr.w	r3, r3, #16
 8001d3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d3c:	2003      	movs	r0, #3
 8001d3e:	f000 fb07 	bl	8002350 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d42:	200f      	movs	r0, #15
 8001d44:	f7fe fcd6 	bl	80006f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d48:	f7fe fc9a 	bl	8000680 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40022000 	.word	0x40022000

08001d58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_IncTick+0x1c>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <HAL_IncTick+0x20>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4413      	add	r3, r2
 8001d68:	4a03      	ldr	r2, [pc, #12]	; (8001d78 <HAL_IncTick+0x20>)
 8001d6a:	6013      	str	r3, [r2, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr
 8001d74:	2000000c 	.word	0x2000000c
 8001d78:	20000500 	.word	0x20000500

08001d7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d80:	4b02      	ldr	r3, [pc, #8]	; (8001d8c <HAL_GetTick+0x10>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr
 8001d8c:	20000500 	.word	0x20000500

08001d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d98:	f7ff fff0 	bl	8001d7c <HAL_GetTick>
 8001d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da8:	d005      	beq.n	8001db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001daa:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <HAL_Delay+0x44>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	461a      	mov	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4413      	add	r3, r2
 8001db4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001db6:	bf00      	nop
 8001db8:	f7ff ffe0 	bl	8001d7c <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d8f7      	bhi.n	8001db8 <HAL_Delay+0x28>
  {
  }
}
 8001dc8:	bf00      	nop
 8001dca:	bf00      	nop
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	2000000c 	.word	0x2000000c

08001dd8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e0be      	b.n	8001f78 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d109      	bne.n	8001e1c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7fe f9d6 	bl	80001c8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 f9ab 	bl	8002178 <ADC_ConversionStop_Disable>
 8001e22:	4603      	mov	r3, r0
 8001e24:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f040 8099 	bne.w	8001f66 <HAL_ADC_Init+0x18e>
 8001e34:	7dfb      	ldrb	r3, [r7, #23]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f040 8095 	bne.w	8001f66 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e40:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e44:	f023 0302 	bic.w	r3, r3, #2
 8001e48:	f043 0202 	orr.w	r2, r3, #2
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e58:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	7b1b      	ldrb	r3, [r3, #12]
 8001e5e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e60:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e62:	68ba      	ldr	r2, [r7, #8]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e70:	d003      	beq.n	8001e7a <HAL_ADC_Init+0xa2>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d102      	bne.n	8001e80 <HAL_ADC_Init+0xa8>
 8001e7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e7e:	e000      	b.n	8001e82 <HAL_ADC_Init+0xaa>
 8001e80:	2300      	movs	r3, #0
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	7d1b      	ldrb	r3, [r3, #20]
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d119      	bne.n	8001ec4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	7b1b      	ldrb	r3, [r3, #12]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d109      	bne.n	8001eac <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	035a      	lsls	r2, r3, #13
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ea8:	613b      	str	r3, [r7, #16]
 8001eaa:	e00b      	b.n	8001ec4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb0:	f043 0220 	orr.w	r2, r3, #32
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ebc:	f043 0201 	orr.w	r2, r3, #1
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689a      	ldr	r2, [r3, #8]
 8001ede:	4b28      	ldr	r3, [pc, #160]	; (8001f80 <HAL_ADC_Init+0x1a8>)
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6812      	ldr	r2, [r2, #0]
 8001ee6:	68b9      	ldr	r1, [r7, #8]
 8001ee8:	430b      	orrs	r3, r1
 8001eea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ef4:	d003      	beq.n	8001efe <HAL_ADC_Init+0x126>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d104      	bne.n	8001f08 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	051b      	lsls	r3, r3, #20
 8001f06:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	4b18      	ldr	r3, [pc, #96]	; (8001f84 <HAL_ADC_Init+0x1ac>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d10b      	bne.n	8001f44 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f36:	f023 0303 	bic.w	r3, r3, #3
 8001f3a:	f043 0201 	orr.w	r2, r3, #1
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f42:	e018      	b.n	8001f76 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f48:	f023 0312 	bic.w	r3, r3, #18
 8001f4c:	f043 0210 	orr.w	r2, r3, #16
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f58:	f043 0201 	orr.w	r2, r3, #1
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f64:	e007      	b.n	8001f76 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6a:	f043 0210 	orr.w	r2, r3, #16
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f76:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	ffe1f7fd 	.word	0xffe1f7fd
 8001f84:	ff1f0efe 	.word	0xff1f0efe

08001f88 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f92:	2300      	movs	r3, #0
 8001f94:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001f96:	2300      	movs	r3, #0
 8001f98:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d101      	bne.n	8001fa8 <HAL_ADC_ConfigChannel+0x20>
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	e0dc      	b.n	8002162 <HAL_ADC_ConfigChannel+0x1da>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2b06      	cmp	r3, #6
 8001fb6:	d81c      	bhi.n	8001ff2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	3b05      	subs	r3, #5
 8001fca:	221f      	movs	r2, #31
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	4019      	ands	r1, r3
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	6818      	ldr	r0, [r3, #0]
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685a      	ldr	r2, [r3, #4]
 8001fdc:	4613      	mov	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	3b05      	subs	r3, #5
 8001fe4:	fa00 f203 	lsl.w	r2, r0, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	430a      	orrs	r2, r1
 8001fee:	635a      	str	r2, [r3, #52]	; 0x34
 8001ff0:	e03c      	b.n	800206c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	2b0c      	cmp	r3, #12
 8001ff8:	d81c      	bhi.n	8002034 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685a      	ldr	r2, [r3, #4]
 8002004:	4613      	mov	r3, r2
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	4413      	add	r3, r2
 800200a:	3b23      	subs	r3, #35	; 0x23
 800200c:	221f      	movs	r2, #31
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43db      	mvns	r3, r3
 8002014:	4019      	ands	r1, r3
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	6818      	ldr	r0, [r3, #0]
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685a      	ldr	r2, [r3, #4]
 800201e:	4613      	mov	r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4413      	add	r3, r2
 8002024:	3b23      	subs	r3, #35	; 0x23
 8002026:	fa00 f203 	lsl.w	r2, r0, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	430a      	orrs	r2, r1
 8002030:	631a      	str	r2, [r3, #48]	; 0x30
 8002032:	e01b      	b.n	800206c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	4613      	mov	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	4413      	add	r3, r2
 8002044:	3b41      	subs	r3, #65	; 0x41
 8002046:	221f      	movs	r2, #31
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	43db      	mvns	r3, r3
 800204e:	4019      	ands	r1, r3
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	6818      	ldr	r0, [r3, #0]
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685a      	ldr	r2, [r3, #4]
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	3b41      	subs	r3, #65	; 0x41
 8002060:	fa00 f203 	lsl.w	r2, r0, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	430a      	orrs	r2, r1
 800206a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2b09      	cmp	r3, #9
 8002072:	d91c      	bls.n	80020ae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	68d9      	ldr	r1, [r3, #12]
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	4613      	mov	r3, r2
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	4413      	add	r3, r2
 8002084:	3b1e      	subs	r3, #30
 8002086:	2207      	movs	r2, #7
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	43db      	mvns	r3, r3
 800208e:	4019      	ands	r1, r3
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	6898      	ldr	r0, [r3, #8]
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	4613      	mov	r3, r2
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	4413      	add	r3, r2
 800209e:	3b1e      	subs	r3, #30
 80020a0:	fa00 f203 	lsl.w	r2, r0, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	60da      	str	r2, [r3, #12]
 80020ac:	e019      	b.n	80020e2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	6919      	ldr	r1, [r3, #16]
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4613      	mov	r3, r2
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	4413      	add	r3, r2
 80020be:	2207      	movs	r2, #7
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	43db      	mvns	r3, r3
 80020c6:	4019      	ands	r1, r3
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	6898      	ldr	r0, [r3, #8]
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	4613      	mov	r3, r2
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	4413      	add	r3, r2
 80020d6:	fa00 f203 	lsl.w	r2, r0, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	430a      	orrs	r2, r1
 80020e0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2b10      	cmp	r3, #16
 80020e8:	d003      	beq.n	80020f2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020ee:	2b11      	cmp	r3, #17
 80020f0:	d132      	bne.n	8002158 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a1d      	ldr	r2, [pc, #116]	; (800216c <HAL_ADC_ConfigChannel+0x1e4>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d125      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d126      	bne.n	8002158 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002118:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2b10      	cmp	r3, #16
 8002120:	d11a      	bne.n	8002158 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002122:	4b13      	ldr	r3, [pc, #76]	; (8002170 <HAL_ADC_ConfigChannel+0x1e8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a13      	ldr	r2, [pc, #76]	; (8002174 <HAL_ADC_ConfigChannel+0x1ec>)
 8002128:	fba2 2303 	umull	r2, r3, r2, r3
 800212c:	0c9a      	lsrs	r2, r3, #18
 800212e:	4613      	mov	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	4413      	add	r3, r2
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002138:	e002      	b.n	8002140 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	3b01      	subs	r3, #1
 800213e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1f9      	bne.n	800213a <HAL_ADC_ConfigChannel+0x1b2>
 8002146:	e007      	b.n	8002158 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800214c:	f043 0220 	orr.w	r2, r3, #32
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002160:	7bfb      	ldrb	r3, [r7, #15]
}
 8002162:	4618      	mov	r0, r3
 8002164:	3714      	adds	r7, #20
 8002166:	46bd      	mov	sp, r7
 8002168:	bc80      	pop	{r7}
 800216a:	4770      	bx	lr
 800216c:	40012400 	.word	0x40012400
 8002170:	20000000 	.word	0x20000000
 8002174:	431bde83 	.word	0x431bde83

08002178 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002180:	2300      	movs	r3, #0
 8002182:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	2b01      	cmp	r3, #1
 8002190:	d12e      	bne.n	80021f0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f022 0201 	bic.w	r2, r2, #1
 80021a0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021a2:	f7ff fdeb 	bl	8001d7c <HAL_GetTick>
 80021a6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80021a8:	e01b      	b.n	80021e2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021aa:	f7ff fde7 	bl	8001d7c <HAL_GetTick>
 80021ae:	4602      	mov	r2, r0
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d914      	bls.n	80021e2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d10d      	bne.n	80021e2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ca:	f043 0210 	orr.w	r2, r3, #16
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d6:	f043 0201 	orr.w	r2, r3, #1
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e007      	b.n	80021f2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d0dc      	beq.n	80021aa <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
	...

080021fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800220c:	4b0c      	ldr	r3, [pc, #48]	; (8002240 <__NVIC_SetPriorityGrouping+0x44>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002212:	68ba      	ldr	r2, [r7, #8]
 8002214:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002218:	4013      	ands	r3, r2
 800221a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002224:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002228:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800222c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800222e:	4a04      	ldr	r2, [pc, #16]	; (8002240 <__NVIC_SetPriorityGrouping+0x44>)
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	60d3      	str	r3, [r2, #12]
}
 8002234:	bf00      	nop
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	e000ed00 	.word	0xe000ed00

08002244 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002248:	4b04      	ldr	r3, [pc, #16]	; (800225c <__NVIC_GetPriorityGrouping+0x18>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	0a1b      	lsrs	r3, r3, #8
 800224e:	f003 0307 	and.w	r3, r3, #7
}
 8002252:	4618      	mov	r0, r3
 8002254:	46bd      	mov	sp, r7
 8002256:	bc80      	pop	{r7}
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800226a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226e:	2b00      	cmp	r3, #0
 8002270:	db0b      	blt.n	800228a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	f003 021f 	and.w	r2, r3, #31
 8002278:	4906      	ldr	r1, [pc, #24]	; (8002294 <__NVIC_EnableIRQ+0x34>)
 800227a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227e:	095b      	lsrs	r3, r3, #5
 8002280:	2001      	movs	r0, #1
 8002282:	fa00 f202 	lsl.w	r2, r0, r2
 8002286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr
 8002294:	e000e100 	.word	0xe000e100

08002298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	6039      	str	r1, [r7, #0]
 80022a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	db0a      	blt.n	80022c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	b2da      	uxtb	r2, r3
 80022b0:	490c      	ldr	r1, [pc, #48]	; (80022e4 <__NVIC_SetPriority+0x4c>)
 80022b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b6:	0112      	lsls	r2, r2, #4
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	440b      	add	r3, r1
 80022bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022c0:	e00a      	b.n	80022d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	4908      	ldr	r1, [pc, #32]	; (80022e8 <__NVIC_SetPriority+0x50>)
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	f003 030f 	and.w	r3, r3, #15
 80022ce:	3b04      	subs	r3, #4
 80022d0:	0112      	lsls	r2, r2, #4
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	440b      	add	r3, r1
 80022d6:	761a      	strb	r2, [r3, #24]
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	e000e100 	.word	0xe000e100
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b089      	sub	sp, #36	; 0x24
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	f1c3 0307 	rsb	r3, r3, #7
 8002306:	2b04      	cmp	r3, #4
 8002308:	bf28      	it	cs
 800230a:	2304      	movcs	r3, #4
 800230c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	3304      	adds	r3, #4
 8002312:	2b06      	cmp	r3, #6
 8002314:	d902      	bls.n	800231c <NVIC_EncodePriority+0x30>
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	3b03      	subs	r3, #3
 800231a:	e000      	b.n	800231e <NVIC_EncodePriority+0x32>
 800231c:	2300      	movs	r3, #0
 800231e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002320:	f04f 32ff 	mov.w	r2, #4294967295
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	fa02 f303 	lsl.w	r3, r2, r3
 800232a:	43da      	mvns	r2, r3
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	401a      	ands	r2, r3
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002334:	f04f 31ff 	mov.w	r1, #4294967295
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	fa01 f303 	lsl.w	r3, r1, r3
 800233e:	43d9      	mvns	r1, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002344:	4313      	orrs	r3, r2
         );
}
 8002346:	4618      	mov	r0, r3
 8002348:	3724      	adds	r7, #36	; 0x24
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr

08002350 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f7ff ff4f 	bl	80021fc <__NVIC_SetPriorityGrouping>
}
 800235e:	bf00      	nop
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002366:	b580      	push	{r7, lr}
 8002368:	b086      	sub	sp, #24
 800236a:	af00      	add	r7, sp, #0
 800236c:	4603      	mov	r3, r0
 800236e:	60b9      	str	r1, [r7, #8]
 8002370:	607a      	str	r2, [r7, #4]
 8002372:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002378:	f7ff ff64 	bl	8002244 <__NVIC_GetPriorityGrouping>
 800237c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	68b9      	ldr	r1, [r7, #8]
 8002382:	6978      	ldr	r0, [r7, #20]
 8002384:	f7ff ffb2 	bl	80022ec <NVIC_EncodePriority>
 8002388:	4602      	mov	r2, r0
 800238a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800238e:	4611      	mov	r1, r2
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff ff81 	bl	8002298 <__NVIC_SetPriority>
}
 8002396:	bf00      	nop
 8002398:	3718      	adds	r7, #24
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b082      	sub	sp, #8
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	4603      	mov	r3, r0
 80023a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff ff57 	bl	8002260 <__NVIC_EnableIRQ>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023bc:	b480      	push	{r7}
 80023be:	b08b      	sub	sp, #44	; 0x2c
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023c6:	2300      	movs	r3, #0
 80023c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80023ca:	2300      	movs	r3, #0
 80023cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023ce:	e169      	b.n	80026a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023d0:	2201      	movs	r2, #1
 80023d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	69fa      	ldr	r2, [r7, #28]
 80023e0:	4013      	ands	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	f040 8158 	bne.w	800269e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	4a9a      	ldr	r2, [pc, #616]	; (800265c <HAL_GPIO_Init+0x2a0>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d05e      	beq.n	80024b6 <HAL_GPIO_Init+0xfa>
 80023f8:	4a98      	ldr	r2, [pc, #608]	; (800265c <HAL_GPIO_Init+0x2a0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d875      	bhi.n	80024ea <HAL_GPIO_Init+0x12e>
 80023fe:	4a98      	ldr	r2, [pc, #608]	; (8002660 <HAL_GPIO_Init+0x2a4>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d058      	beq.n	80024b6 <HAL_GPIO_Init+0xfa>
 8002404:	4a96      	ldr	r2, [pc, #600]	; (8002660 <HAL_GPIO_Init+0x2a4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d86f      	bhi.n	80024ea <HAL_GPIO_Init+0x12e>
 800240a:	4a96      	ldr	r2, [pc, #600]	; (8002664 <HAL_GPIO_Init+0x2a8>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d052      	beq.n	80024b6 <HAL_GPIO_Init+0xfa>
 8002410:	4a94      	ldr	r2, [pc, #592]	; (8002664 <HAL_GPIO_Init+0x2a8>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d869      	bhi.n	80024ea <HAL_GPIO_Init+0x12e>
 8002416:	4a94      	ldr	r2, [pc, #592]	; (8002668 <HAL_GPIO_Init+0x2ac>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d04c      	beq.n	80024b6 <HAL_GPIO_Init+0xfa>
 800241c:	4a92      	ldr	r2, [pc, #584]	; (8002668 <HAL_GPIO_Init+0x2ac>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d863      	bhi.n	80024ea <HAL_GPIO_Init+0x12e>
 8002422:	4a92      	ldr	r2, [pc, #584]	; (800266c <HAL_GPIO_Init+0x2b0>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d046      	beq.n	80024b6 <HAL_GPIO_Init+0xfa>
 8002428:	4a90      	ldr	r2, [pc, #576]	; (800266c <HAL_GPIO_Init+0x2b0>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d85d      	bhi.n	80024ea <HAL_GPIO_Init+0x12e>
 800242e:	2b12      	cmp	r3, #18
 8002430:	d82a      	bhi.n	8002488 <HAL_GPIO_Init+0xcc>
 8002432:	2b12      	cmp	r3, #18
 8002434:	d859      	bhi.n	80024ea <HAL_GPIO_Init+0x12e>
 8002436:	a201      	add	r2, pc, #4	; (adr r2, 800243c <HAL_GPIO_Init+0x80>)
 8002438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800243c:	080024b7 	.word	0x080024b7
 8002440:	08002491 	.word	0x08002491
 8002444:	080024a3 	.word	0x080024a3
 8002448:	080024e5 	.word	0x080024e5
 800244c:	080024eb 	.word	0x080024eb
 8002450:	080024eb 	.word	0x080024eb
 8002454:	080024eb 	.word	0x080024eb
 8002458:	080024eb 	.word	0x080024eb
 800245c:	080024eb 	.word	0x080024eb
 8002460:	080024eb 	.word	0x080024eb
 8002464:	080024eb 	.word	0x080024eb
 8002468:	080024eb 	.word	0x080024eb
 800246c:	080024eb 	.word	0x080024eb
 8002470:	080024eb 	.word	0x080024eb
 8002474:	080024eb 	.word	0x080024eb
 8002478:	080024eb 	.word	0x080024eb
 800247c:	080024eb 	.word	0x080024eb
 8002480:	08002499 	.word	0x08002499
 8002484:	080024ad 	.word	0x080024ad
 8002488:	4a79      	ldr	r2, [pc, #484]	; (8002670 <HAL_GPIO_Init+0x2b4>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d013      	beq.n	80024b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800248e:	e02c      	b.n	80024ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	623b      	str	r3, [r7, #32]
          break;
 8002496:	e029      	b.n	80024ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	3304      	adds	r3, #4
 800249e:	623b      	str	r3, [r7, #32]
          break;
 80024a0:	e024      	b.n	80024ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	3308      	adds	r3, #8
 80024a8:	623b      	str	r3, [r7, #32]
          break;
 80024aa:	e01f      	b.n	80024ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	330c      	adds	r3, #12
 80024b2:	623b      	str	r3, [r7, #32]
          break;
 80024b4:	e01a      	b.n	80024ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d102      	bne.n	80024c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80024be:	2304      	movs	r3, #4
 80024c0:	623b      	str	r3, [r7, #32]
          break;
 80024c2:	e013      	b.n	80024ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d105      	bne.n	80024d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024cc:	2308      	movs	r3, #8
 80024ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	69fa      	ldr	r2, [r7, #28]
 80024d4:	611a      	str	r2, [r3, #16]
          break;
 80024d6:	e009      	b.n	80024ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024d8:	2308      	movs	r3, #8
 80024da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	69fa      	ldr	r2, [r7, #28]
 80024e0:	615a      	str	r2, [r3, #20]
          break;
 80024e2:	e003      	b.n	80024ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80024e4:	2300      	movs	r3, #0
 80024e6:	623b      	str	r3, [r7, #32]
          break;
 80024e8:	e000      	b.n	80024ec <HAL_GPIO_Init+0x130>
          break;
 80024ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	2bff      	cmp	r3, #255	; 0xff
 80024f0:	d801      	bhi.n	80024f6 <HAL_GPIO_Init+0x13a>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	e001      	b.n	80024fa <HAL_GPIO_Init+0x13e>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	3304      	adds	r3, #4
 80024fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	2bff      	cmp	r3, #255	; 0xff
 8002500:	d802      	bhi.n	8002508 <HAL_GPIO_Init+0x14c>
 8002502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	e002      	b.n	800250e <HAL_GPIO_Init+0x152>
 8002508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250a:	3b08      	subs	r3, #8
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	210f      	movs	r1, #15
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	fa01 f303 	lsl.w	r3, r1, r3
 800251c:	43db      	mvns	r3, r3
 800251e:	401a      	ands	r2, r3
 8002520:	6a39      	ldr	r1, [r7, #32]
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	fa01 f303 	lsl.w	r3, r1, r3
 8002528:	431a      	orrs	r2, r3
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 80b1 	beq.w	800269e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800253c:	4b4d      	ldr	r3, [pc, #308]	; (8002674 <HAL_GPIO_Init+0x2b8>)
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	4a4c      	ldr	r2, [pc, #304]	; (8002674 <HAL_GPIO_Init+0x2b8>)
 8002542:	f043 0301 	orr.w	r3, r3, #1
 8002546:	6193      	str	r3, [r2, #24]
 8002548:	4b4a      	ldr	r3, [pc, #296]	; (8002674 <HAL_GPIO_Init+0x2b8>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	60bb      	str	r3, [r7, #8]
 8002552:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002554:	4a48      	ldr	r2, [pc, #288]	; (8002678 <HAL_GPIO_Init+0x2bc>)
 8002556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002558:	089b      	lsrs	r3, r3, #2
 800255a:	3302      	adds	r3, #2
 800255c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002560:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002564:	f003 0303 	and.w	r3, r3, #3
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	220f      	movs	r2, #15
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	4013      	ands	r3, r2
 8002576:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4a40      	ldr	r2, [pc, #256]	; (800267c <HAL_GPIO_Init+0x2c0>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d013      	beq.n	80025a8 <HAL_GPIO_Init+0x1ec>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a3f      	ldr	r2, [pc, #252]	; (8002680 <HAL_GPIO_Init+0x2c4>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d00d      	beq.n	80025a4 <HAL_GPIO_Init+0x1e8>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4a3e      	ldr	r2, [pc, #248]	; (8002684 <HAL_GPIO_Init+0x2c8>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d007      	beq.n	80025a0 <HAL_GPIO_Init+0x1e4>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	4a3d      	ldr	r2, [pc, #244]	; (8002688 <HAL_GPIO_Init+0x2cc>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d101      	bne.n	800259c <HAL_GPIO_Init+0x1e0>
 8002598:	2303      	movs	r3, #3
 800259a:	e006      	b.n	80025aa <HAL_GPIO_Init+0x1ee>
 800259c:	2304      	movs	r3, #4
 800259e:	e004      	b.n	80025aa <HAL_GPIO_Init+0x1ee>
 80025a0:	2302      	movs	r3, #2
 80025a2:	e002      	b.n	80025aa <HAL_GPIO_Init+0x1ee>
 80025a4:	2301      	movs	r3, #1
 80025a6:	e000      	b.n	80025aa <HAL_GPIO_Init+0x1ee>
 80025a8:	2300      	movs	r3, #0
 80025aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025ac:	f002 0203 	and.w	r2, r2, #3
 80025b0:	0092      	lsls	r2, r2, #2
 80025b2:	4093      	lsls	r3, r2
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80025ba:	492f      	ldr	r1, [pc, #188]	; (8002678 <HAL_GPIO_Init+0x2bc>)
 80025bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025be:	089b      	lsrs	r3, r3, #2
 80025c0:	3302      	adds	r3, #2
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d006      	beq.n	80025e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80025d4:	4b2d      	ldr	r3, [pc, #180]	; (800268c <HAL_GPIO_Init+0x2d0>)
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	492c      	ldr	r1, [pc, #176]	; (800268c <HAL_GPIO_Init+0x2d0>)
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	4313      	orrs	r3, r2
 80025de:	600b      	str	r3, [r1, #0]
 80025e0:	e006      	b.n	80025f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80025e2:	4b2a      	ldr	r3, [pc, #168]	; (800268c <HAL_GPIO_Init+0x2d0>)
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	43db      	mvns	r3, r3
 80025ea:	4928      	ldr	r1, [pc, #160]	; (800268c <HAL_GPIO_Init+0x2d0>)
 80025ec:	4013      	ands	r3, r2
 80025ee:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d006      	beq.n	800260a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025fc:	4b23      	ldr	r3, [pc, #140]	; (800268c <HAL_GPIO_Init+0x2d0>)
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	4922      	ldr	r1, [pc, #136]	; (800268c <HAL_GPIO_Init+0x2d0>)
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	4313      	orrs	r3, r2
 8002606:	604b      	str	r3, [r1, #4]
 8002608:	e006      	b.n	8002618 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800260a:	4b20      	ldr	r3, [pc, #128]	; (800268c <HAL_GPIO_Init+0x2d0>)
 800260c:	685a      	ldr	r2, [r3, #4]
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	43db      	mvns	r3, r3
 8002612:	491e      	ldr	r1, [pc, #120]	; (800268c <HAL_GPIO_Init+0x2d0>)
 8002614:	4013      	ands	r3, r2
 8002616:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d006      	beq.n	8002632 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002624:	4b19      	ldr	r3, [pc, #100]	; (800268c <HAL_GPIO_Init+0x2d0>)
 8002626:	689a      	ldr	r2, [r3, #8]
 8002628:	4918      	ldr	r1, [pc, #96]	; (800268c <HAL_GPIO_Init+0x2d0>)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	4313      	orrs	r3, r2
 800262e:	608b      	str	r3, [r1, #8]
 8002630:	e006      	b.n	8002640 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002632:	4b16      	ldr	r3, [pc, #88]	; (800268c <HAL_GPIO_Init+0x2d0>)
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	43db      	mvns	r3, r3
 800263a:	4914      	ldr	r1, [pc, #80]	; (800268c <HAL_GPIO_Init+0x2d0>)
 800263c:	4013      	ands	r3, r2
 800263e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d021      	beq.n	8002690 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800264c:	4b0f      	ldr	r3, [pc, #60]	; (800268c <HAL_GPIO_Init+0x2d0>)
 800264e:	68da      	ldr	r2, [r3, #12]
 8002650:	490e      	ldr	r1, [pc, #56]	; (800268c <HAL_GPIO_Init+0x2d0>)
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	4313      	orrs	r3, r2
 8002656:	60cb      	str	r3, [r1, #12]
 8002658:	e021      	b.n	800269e <HAL_GPIO_Init+0x2e2>
 800265a:	bf00      	nop
 800265c:	10320000 	.word	0x10320000
 8002660:	10310000 	.word	0x10310000
 8002664:	10220000 	.word	0x10220000
 8002668:	10210000 	.word	0x10210000
 800266c:	10120000 	.word	0x10120000
 8002670:	10110000 	.word	0x10110000
 8002674:	40021000 	.word	0x40021000
 8002678:	40010000 	.word	0x40010000
 800267c:	40010800 	.word	0x40010800
 8002680:	40010c00 	.word	0x40010c00
 8002684:	40011000 	.word	0x40011000
 8002688:	40011400 	.word	0x40011400
 800268c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002690:	4b0b      	ldr	r3, [pc, #44]	; (80026c0 <HAL_GPIO_Init+0x304>)
 8002692:	68da      	ldr	r2, [r3, #12]
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	43db      	mvns	r3, r3
 8002698:	4909      	ldr	r1, [pc, #36]	; (80026c0 <HAL_GPIO_Init+0x304>)
 800269a:	4013      	ands	r3, r2
 800269c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a0:	3301      	adds	r3, #1
 80026a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026aa:	fa22 f303 	lsr.w	r3, r2, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f47f ae8e 	bne.w	80023d0 <HAL_GPIO_Init+0x14>
  }
}
 80026b4:	bf00      	nop
 80026b6:	bf00      	nop
 80026b8:	372c      	adds	r7, #44	; 0x2c
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr
 80026c0:	40010400 	.word	0x40010400

080026c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	460b      	mov	r3, r1
 80026ce:	807b      	strh	r3, [r7, #2]
 80026d0:	4613      	mov	r3, r2
 80026d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026d4:	787b      	ldrb	r3, [r7, #1]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d003      	beq.n	80026e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026da:	887a      	ldrh	r2, [r7, #2]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80026e0:	e003      	b.n	80026ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026e2:	887b      	ldrh	r3, [r7, #2]
 80026e4:	041a      	lsls	r2, r3, #16
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	611a      	str	r2, [r3, #16]
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr

080026f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026fe:	88fb      	ldrh	r3, [r7, #6]
 8002700:	4618      	mov	r0, r3
 8002702:	f7fd febb 	bl	800047c <HAL_GPIO_EXTI_Callback>
}
 8002706:	bf00      	nop
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e12b      	b.n	800297a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d106      	bne.n	800273c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7fd fe62 	bl	8000400 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2224      	movs	r2, #36	; 0x24
 8002740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 0201 	bic.w	r2, r2, #1
 8002752:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002762:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002772:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002774:	f000 ffea 	bl	800374c <HAL_RCC_GetPCLK1Freq>
 8002778:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	4a81      	ldr	r2, [pc, #516]	; (8002984 <HAL_I2C_Init+0x274>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d807      	bhi.n	8002794 <HAL_I2C_Init+0x84>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4a80      	ldr	r2, [pc, #512]	; (8002988 <HAL_I2C_Init+0x278>)
 8002788:	4293      	cmp	r3, r2
 800278a:	bf94      	ite	ls
 800278c:	2301      	movls	r3, #1
 800278e:	2300      	movhi	r3, #0
 8002790:	b2db      	uxtb	r3, r3
 8002792:	e006      	b.n	80027a2 <HAL_I2C_Init+0x92>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	4a7d      	ldr	r2, [pc, #500]	; (800298c <HAL_I2C_Init+0x27c>)
 8002798:	4293      	cmp	r3, r2
 800279a:	bf94      	ite	ls
 800279c:	2301      	movls	r3, #1
 800279e:	2300      	movhi	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e0e7      	b.n	800297a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	4a78      	ldr	r2, [pc, #480]	; (8002990 <HAL_I2C_Init+0x280>)
 80027ae:	fba2 2303 	umull	r2, r3, r2, r3
 80027b2:	0c9b      	lsrs	r3, r3, #18
 80027b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	6a1b      	ldr	r3, [r3, #32]
 80027d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	4a6a      	ldr	r2, [pc, #424]	; (8002984 <HAL_I2C_Init+0x274>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d802      	bhi.n	80027e4 <HAL_I2C_Init+0xd4>
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	3301      	adds	r3, #1
 80027e2:	e009      	b.n	80027f8 <HAL_I2C_Init+0xe8>
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027ea:	fb02 f303 	mul.w	r3, r2, r3
 80027ee:	4a69      	ldr	r2, [pc, #420]	; (8002994 <HAL_I2C_Init+0x284>)
 80027f0:	fba2 2303 	umull	r2, r3, r2, r3
 80027f4:	099b      	lsrs	r3, r3, #6
 80027f6:	3301      	adds	r3, #1
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	6812      	ldr	r2, [r2, #0]
 80027fc:	430b      	orrs	r3, r1
 80027fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800280a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	495c      	ldr	r1, [pc, #368]	; (8002984 <HAL_I2C_Init+0x274>)
 8002814:	428b      	cmp	r3, r1
 8002816:	d819      	bhi.n	800284c <HAL_I2C_Init+0x13c>
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	1e59      	subs	r1, r3, #1
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	fbb1 f3f3 	udiv	r3, r1, r3
 8002826:	1c59      	adds	r1, r3, #1
 8002828:	f640 73fc 	movw	r3, #4092	; 0xffc
 800282c:	400b      	ands	r3, r1
 800282e:	2b00      	cmp	r3, #0
 8002830:	d00a      	beq.n	8002848 <HAL_I2C_Init+0x138>
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	1e59      	subs	r1, r3, #1
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002840:	3301      	adds	r3, #1
 8002842:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002846:	e051      	b.n	80028ec <HAL_I2C_Init+0x1dc>
 8002848:	2304      	movs	r3, #4
 800284a:	e04f      	b.n	80028ec <HAL_I2C_Init+0x1dc>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d111      	bne.n	8002878 <HAL_I2C_Init+0x168>
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	1e58      	subs	r0, r3, #1
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6859      	ldr	r1, [r3, #4]
 800285c:	460b      	mov	r3, r1
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	440b      	add	r3, r1
 8002862:	fbb0 f3f3 	udiv	r3, r0, r3
 8002866:	3301      	adds	r3, #1
 8002868:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800286c:	2b00      	cmp	r3, #0
 800286e:	bf0c      	ite	eq
 8002870:	2301      	moveq	r3, #1
 8002872:	2300      	movne	r3, #0
 8002874:	b2db      	uxtb	r3, r3
 8002876:	e012      	b.n	800289e <HAL_I2C_Init+0x18e>
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	1e58      	subs	r0, r3, #1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6859      	ldr	r1, [r3, #4]
 8002880:	460b      	mov	r3, r1
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	440b      	add	r3, r1
 8002886:	0099      	lsls	r1, r3, #2
 8002888:	440b      	add	r3, r1
 800288a:	fbb0 f3f3 	udiv	r3, r0, r3
 800288e:	3301      	adds	r3, #1
 8002890:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002894:	2b00      	cmp	r3, #0
 8002896:	bf0c      	ite	eq
 8002898:	2301      	moveq	r3, #1
 800289a:	2300      	movne	r3, #0
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <HAL_I2C_Init+0x196>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e022      	b.n	80028ec <HAL_I2C_Init+0x1dc>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10e      	bne.n	80028cc <HAL_I2C_Init+0x1bc>
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	1e58      	subs	r0, r3, #1
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6859      	ldr	r1, [r3, #4]
 80028b6:	460b      	mov	r3, r1
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	440b      	add	r3, r1
 80028bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80028c0:	3301      	adds	r3, #1
 80028c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028ca:	e00f      	b.n	80028ec <HAL_I2C_Init+0x1dc>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	1e58      	subs	r0, r3, #1
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6859      	ldr	r1, [r3, #4]
 80028d4:	460b      	mov	r3, r1
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	440b      	add	r3, r1
 80028da:	0099      	lsls	r1, r3, #2
 80028dc:	440b      	add	r3, r1
 80028de:	fbb0 f3f3 	udiv	r3, r0, r3
 80028e2:	3301      	adds	r3, #1
 80028e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	6809      	ldr	r1, [r1, #0]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	69da      	ldr	r2, [r3, #28]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	431a      	orrs	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	430a      	orrs	r2, r1
 800290e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800291a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	6911      	ldr	r1, [r2, #16]
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	68d2      	ldr	r2, [r2, #12]
 8002926:	4311      	orrs	r1, r2
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6812      	ldr	r2, [r2, #0]
 800292c:	430b      	orrs	r3, r1
 800292e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	695a      	ldr	r2, [r3, #20]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	430a      	orrs	r2, r1
 800294a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f042 0201 	orr.w	r2, r2, #1
 800295a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2220      	movs	r2, #32
 8002966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	000186a0 	.word	0x000186a0
 8002988:	001e847f 	.word	0x001e847f
 800298c:	003d08ff 	.word	0x003d08ff
 8002990:	431bde83 	.word	0x431bde83
 8002994:	10624dd3 	.word	0x10624dd3

08002998 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b088      	sub	sp, #32
 800299c:	af02      	add	r7, sp, #8
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	607a      	str	r2, [r7, #4]
 80029a2:	461a      	mov	r2, r3
 80029a4:	460b      	mov	r3, r1
 80029a6:	817b      	strh	r3, [r7, #10]
 80029a8:	4613      	mov	r3, r2
 80029aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029ac:	f7ff f9e6 	bl	8001d7c <HAL_GetTick>
 80029b0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b20      	cmp	r3, #32
 80029bc:	f040 80e0 	bne.w	8002b80 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	2319      	movs	r3, #25
 80029c6:	2201      	movs	r2, #1
 80029c8:	4970      	ldr	r1, [pc, #448]	; (8002b8c <HAL_I2C_Master_Transmit+0x1f4>)
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f000 f964 	bl	8002c98 <I2C_WaitOnFlagUntilTimeout>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80029d6:	2302      	movs	r3, #2
 80029d8:	e0d3      	b.n	8002b82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d101      	bne.n	80029e8 <HAL_I2C_Master_Transmit+0x50>
 80029e4:	2302      	movs	r3, #2
 80029e6:	e0cc      	b.n	8002b82 <HAL_I2C_Master_Transmit+0x1ea>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d007      	beq.n	8002a0e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f042 0201 	orr.w	r2, r2, #1
 8002a0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2221      	movs	r2, #33	; 0x21
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2210      	movs	r2, #16
 8002a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2200      	movs	r2, #0
 8002a32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	893a      	ldrh	r2, [r7, #8]
 8002a3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	4a50      	ldr	r2, [pc, #320]	; (8002b90 <HAL_I2C_Master_Transmit+0x1f8>)
 8002a4e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a50:	8979      	ldrh	r1, [r7, #10]
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	6a3a      	ldr	r2, [r7, #32]
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 f89c 	bl	8002b94 <I2C_MasterRequestWrite>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e08d      	b.n	8002b82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a66:	2300      	movs	r3, #0
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	613b      	str	r3, [r7, #16]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	613b      	str	r3, [r7, #16]
 8002a7a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002a7c:	e066      	b.n	8002b4c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a7e:	697a      	ldr	r2, [r7, #20]
 8002a80:	6a39      	ldr	r1, [r7, #32]
 8002a82:	68f8      	ldr	r0, [r7, #12]
 8002a84:	f000 f9de 	bl	8002e44 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00d      	beq.n	8002aaa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	2b04      	cmp	r3, #4
 8002a94:	d107      	bne.n	8002aa6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aa4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e06b      	b.n	8002b82 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	781a      	ldrb	r2, [r3, #0]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aba:	1c5a      	adds	r2, r3, #1
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	695b      	ldr	r3, [r3, #20]
 8002ae0:	f003 0304 	and.w	r3, r3, #4
 8002ae4:	2b04      	cmp	r3, #4
 8002ae6:	d11b      	bne.n	8002b20 <HAL_I2C_Master_Transmit+0x188>
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d017      	beq.n	8002b20 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af4:	781a      	ldrb	r2, [r3, #0]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b00:	1c5a      	adds	r2, r3, #1
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	b29a      	uxth	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b20:	697a      	ldr	r2, [r7, #20]
 8002b22:	6a39      	ldr	r1, [r7, #32]
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f000 f9ce 	bl	8002ec6 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00d      	beq.n	8002b4c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b34:	2b04      	cmp	r3, #4
 8002b36:	d107      	bne.n	8002b48 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b46:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e01a      	b.n	8002b82 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d194      	bne.n	8002a7e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	e000      	b.n	8002b82 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002b80:	2302      	movs	r3, #2
  }
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3718      	adds	r7, #24
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	00100002 	.word	0x00100002
 8002b90:	ffff0000 	.word	0xffff0000

08002b94 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b088      	sub	sp, #32
 8002b98:	af02      	add	r7, sp, #8
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	607a      	str	r2, [r7, #4]
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	2b08      	cmp	r3, #8
 8002bae:	d006      	beq.n	8002bbe <I2C_MasterRequestWrite+0x2a>
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d003      	beq.n	8002bbe <I2C_MasterRequestWrite+0x2a>
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002bbc:	d108      	bne.n	8002bd0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	e00b      	b.n	8002be8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd4:	2b12      	cmp	r3, #18
 8002bd6:	d107      	bne.n	8002be8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002be6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 f84f 	bl	8002c98 <I2C_WaitOnFlagUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d00d      	beq.n	8002c1c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c0e:	d103      	bne.n	8002c18 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c16:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e035      	b.n	8002c88 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c24:	d108      	bne.n	8002c38 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c26:	897b      	ldrh	r3, [r7, #10]
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c34:	611a      	str	r2, [r3, #16]
 8002c36:	e01b      	b.n	8002c70 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c38:	897b      	ldrh	r3, [r7, #10]
 8002c3a:	11db      	asrs	r3, r3, #7
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	f003 0306 	and.w	r3, r3, #6
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	f063 030f 	orn	r3, r3, #15
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	490e      	ldr	r1, [pc, #56]	; (8002c90 <I2C_MasterRequestWrite+0xfc>)
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f000 f875 	bl	8002d46 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e010      	b.n	8002c88 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c66:	897b      	ldrh	r3, [r7, #10]
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	4907      	ldr	r1, [pc, #28]	; (8002c94 <I2C_MasterRequestWrite+0x100>)
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f000 f865 	bl	8002d46 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e000      	b.n	8002c88 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3718      	adds	r7, #24
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	00010008 	.word	0x00010008
 8002c94:	00010002 	.word	0x00010002

08002c98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	603b      	str	r3, [r7, #0]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ca8:	e025      	b.n	8002cf6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb0:	d021      	beq.n	8002cf6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cb2:	f7ff f863 	bl	8001d7c <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d302      	bcc.n	8002cc8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d116      	bne.n	8002cf6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2220      	movs	r2, #32
 8002cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	f043 0220 	orr.w	r2, r3, #32
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e023      	b.n	8002d3e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	0c1b      	lsrs	r3, r3, #16
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d10d      	bne.n	8002d1c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	695b      	ldr	r3, [r3, #20]
 8002d06:	43da      	mvns	r2, r3
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	bf0c      	ite	eq
 8002d12:	2301      	moveq	r3, #1
 8002d14:	2300      	movne	r3, #0
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	461a      	mov	r2, r3
 8002d1a:	e00c      	b.n	8002d36 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	43da      	mvns	r2, r3
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	4013      	ands	r3, r2
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	bf0c      	ite	eq
 8002d2e:	2301      	moveq	r3, #1
 8002d30:	2300      	movne	r3, #0
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	461a      	mov	r2, r3
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d0b6      	beq.n	8002caa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3710      	adds	r7, #16
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b084      	sub	sp, #16
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	60f8      	str	r0, [r7, #12]
 8002d4e:	60b9      	str	r1, [r7, #8]
 8002d50:	607a      	str	r2, [r7, #4]
 8002d52:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d54:	e051      	b.n	8002dfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d64:	d123      	bne.n	8002dae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d74:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d7e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2200      	movs	r2, #0
 8002d84:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2220      	movs	r2, #32
 8002d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	f043 0204 	orr.w	r2, r3, #4
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e046      	b.n	8002e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db4:	d021      	beq.n	8002dfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002db6:	f7fe ffe1 	bl	8001d7c <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d302      	bcc.n	8002dcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d116      	bne.n	8002dfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2220      	movs	r2, #32
 8002dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	f043 0220 	orr.w	r2, r3, #32
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e020      	b.n	8002e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	0c1b      	lsrs	r3, r3, #16
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d10c      	bne.n	8002e1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	43da      	mvns	r2, r3
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	bf14      	ite	ne
 8002e16:	2301      	movne	r3, #1
 8002e18:	2300      	moveq	r3, #0
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	e00b      	b.n	8002e36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	43da      	mvns	r2, r3
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	bf14      	ite	ne
 8002e30:	2301      	movne	r3, #1
 8002e32:	2300      	moveq	r3, #0
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d18d      	bne.n	8002d56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3710      	adds	r7, #16
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e50:	e02d      	b.n	8002eae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f000 f878 	bl	8002f48 <I2C_IsAcknowledgeFailed>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e02d      	b.n	8002ebe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e68:	d021      	beq.n	8002eae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e6a:	f7fe ff87 	bl	8001d7c <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	68ba      	ldr	r2, [r7, #8]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d302      	bcc.n	8002e80 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d116      	bne.n	8002eae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2220      	movs	r2, #32
 8002e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	f043 0220 	orr.w	r2, r3, #32
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e007      	b.n	8002ebe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	695b      	ldr	r3, [r3, #20]
 8002eb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb8:	2b80      	cmp	r3, #128	; 0x80
 8002eba:	d1ca      	bne.n	8002e52 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	60f8      	str	r0, [r7, #12]
 8002ece:	60b9      	str	r1, [r7, #8]
 8002ed0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ed2:	e02d      	b.n	8002f30 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ed4:	68f8      	ldr	r0, [r7, #12]
 8002ed6:	f000 f837 	bl	8002f48 <I2C_IsAcknowledgeFailed>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e02d      	b.n	8002f40 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eea:	d021      	beq.n	8002f30 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eec:	f7fe ff46 	bl	8001d7c <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d302      	bcc.n	8002f02 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d116      	bne.n	8002f30 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1c:	f043 0220 	orr.w	r2, r3, #32
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e007      	b.n	8002f40 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	695b      	ldr	r3, [r3, #20]
 8002f36:	f003 0304 	and.w	r3, r3, #4
 8002f3a:	2b04      	cmp	r3, #4
 8002f3c:	d1ca      	bne.n	8002ed4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	695b      	ldr	r3, [r3, #20]
 8002f56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f5e:	d11b      	bne.n	8002f98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2220      	movs	r2, #32
 8002f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	f043 0204 	orr.w	r2, r3, #4
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e000      	b.n	8002f9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr

08002fa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e272      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	f000 8087 	beq.w	80030d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fc4:	4b92      	ldr	r3, [pc, #584]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f003 030c 	and.w	r3, r3, #12
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d00c      	beq.n	8002fea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fd0:	4b8f      	ldr	r3, [pc, #572]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 030c 	and.w	r3, r3, #12
 8002fd8:	2b08      	cmp	r3, #8
 8002fda:	d112      	bne.n	8003002 <HAL_RCC_OscConfig+0x5e>
 8002fdc:	4b8c      	ldr	r3, [pc, #560]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fe8:	d10b      	bne.n	8003002 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fea:	4b89      	ldr	r3, [pc, #548]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d06c      	beq.n	80030d0 <HAL_RCC_OscConfig+0x12c>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d168      	bne.n	80030d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e24c      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800300a:	d106      	bne.n	800301a <HAL_RCC_OscConfig+0x76>
 800300c:	4b80      	ldr	r3, [pc, #512]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a7f      	ldr	r2, [pc, #508]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003012:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003016:	6013      	str	r3, [r2, #0]
 8003018:	e02e      	b.n	8003078 <HAL_RCC_OscConfig+0xd4>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10c      	bne.n	800303c <HAL_RCC_OscConfig+0x98>
 8003022:	4b7b      	ldr	r3, [pc, #492]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a7a      	ldr	r2, [pc, #488]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003028:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800302c:	6013      	str	r3, [r2, #0]
 800302e:	4b78      	ldr	r3, [pc, #480]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a77      	ldr	r2, [pc, #476]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003034:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	e01d      	b.n	8003078 <HAL_RCC_OscConfig+0xd4>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003044:	d10c      	bne.n	8003060 <HAL_RCC_OscConfig+0xbc>
 8003046:	4b72      	ldr	r3, [pc, #456]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a71      	ldr	r2, [pc, #452]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800304c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003050:	6013      	str	r3, [r2, #0]
 8003052:	4b6f      	ldr	r3, [pc, #444]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a6e      	ldr	r2, [pc, #440]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003058:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800305c:	6013      	str	r3, [r2, #0]
 800305e:	e00b      	b.n	8003078 <HAL_RCC_OscConfig+0xd4>
 8003060:	4b6b      	ldr	r3, [pc, #428]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a6a      	ldr	r2, [pc, #424]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003066:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800306a:	6013      	str	r3, [r2, #0]
 800306c:	4b68      	ldr	r3, [pc, #416]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a67      	ldr	r2, [pc, #412]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003072:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003076:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d013      	beq.n	80030a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003080:	f7fe fe7c 	bl	8001d7c <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003088:	f7fe fe78 	bl	8001d7c <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b64      	cmp	r3, #100	; 0x64
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e200      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309a:	4b5d      	ldr	r3, [pc, #372]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0f0      	beq.n	8003088 <HAL_RCC_OscConfig+0xe4>
 80030a6:	e014      	b.n	80030d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a8:	f7fe fe68 	bl	8001d7c <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030b0:	f7fe fe64 	bl	8001d7c <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b64      	cmp	r3, #100	; 0x64
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e1ec      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030c2:	4b53      	ldr	r3, [pc, #332]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1f0      	bne.n	80030b0 <HAL_RCC_OscConfig+0x10c>
 80030ce:	e000      	b.n	80030d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d063      	beq.n	80031a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030de:	4b4c      	ldr	r3, [pc, #304]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f003 030c 	and.w	r3, r3, #12
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00b      	beq.n	8003102 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030ea:	4b49      	ldr	r3, [pc, #292]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f003 030c 	and.w	r3, r3, #12
 80030f2:	2b08      	cmp	r3, #8
 80030f4:	d11c      	bne.n	8003130 <HAL_RCC_OscConfig+0x18c>
 80030f6:	4b46      	ldr	r3, [pc, #280]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d116      	bne.n	8003130 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003102:	4b43      	ldr	r3, [pc, #268]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d005      	beq.n	800311a <HAL_RCC_OscConfig+0x176>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d001      	beq.n	800311a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e1c0      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800311a:	4b3d      	ldr	r3, [pc, #244]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	00db      	lsls	r3, r3, #3
 8003128:	4939      	ldr	r1, [pc, #228]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800312a:	4313      	orrs	r3, r2
 800312c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800312e:	e03a      	b.n	80031a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	691b      	ldr	r3, [r3, #16]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d020      	beq.n	800317a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003138:	4b36      	ldr	r3, [pc, #216]	; (8003214 <HAL_RCC_OscConfig+0x270>)
 800313a:	2201      	movs	r2, #1
 800313c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313e:	f7fe fe1d 	bl	8001d7c <HAL_GetTick>
 8003142:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003144:	e008      	b.n	8003158 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003146:	f7fe fe19 	bl	8001d7c <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e1a1      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003158:	4b2d      	ldr	r3, [pc, #180]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d0f0      	beq.n	8003146 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003164:	4b2a      	ldr	r3, [pc, #168]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	4927      	ldr	r1, [pc, #156]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003174:	4313      	orrs	r3, r2
 8003176:	600b      	str	r3, [r1, #0]
 8003178:	e015      	b.n	80031a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800317a:	4b26      	ldr	r3, [pc, #152]	; (8003214 <HAL_RCC_OscConfig+0x270>)
 800317c:	2200      	movs	r2, #0
 800317e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003180:	f7fe fdfc 	bl	8001d7c <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003188:	f7fe fdf8 	bl	8001d7c <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e180      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800319a:	4b1d      	ldr	r3, [pc, #116]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f0      	bne.n	8003188 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0308 	and.w	r3, r3, #8
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d03a      	beq.n	8003228 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d019      	beq.n	80031ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031ba:	4b17      	ldr	r3, [pc, #92]	; (8003218 <HAL_RCC_OscConfig+0x274>)
 80031bc:	2201      	movs	r2, #1
 80031be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c0:	f7fe fddc 	bl	8001d7c <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031c8:	f7fe fdd8 	bl	8001d7c <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e160      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031da:	4b0d      	ldr	r3, [pc, #52]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 80031dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0f0      	beq.n	80031c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031e6:	2001      	movs	r0, #1
 80031e8:	f000 fb08 	bl	80037fc <RCC_Delay>
 80031ec:	e01c      	b.n	8003228 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031ee:	4b0a      	ldr	r3, [pc, #40]	; (8003218 <HAL_RCC_OscConfig+0x274>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f4:	f7fe fdc2 	bl	8001d7c <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031fa:	e00f      	b.n	800321c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031fc:	f7fe fdbe 	bl	8001d7c <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d908      	bls.n	800321c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e146      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
 800320e:	bf00      	nop
 8003210:	40021000 	.word	0x40021000
 8003214:	42420000 	.word	0x42420000
 8003218:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800321c:	4b92      	ldr	r3, [pc, #584]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 800321e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1e9      	bne.n	80031fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	f000 80a6 	beq.w	8003382 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003236:	2300      	movs	r3, #0
 8003238:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800323a:	4b8b      	ldr	r3, [pc, #556]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10d      	bne.n	8003262 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003246:	4b88      	ldr	r3, [pc, #544]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	4a87      	ldr	r2, [pc, #540]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 800324c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003250:	61d3      	str	r3, [r2, #28]
 8003252:	4b85      	ldr	r3, [pc, #532]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325a:	60bb      	str	r3, [r7, #8]
 800325c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800325e:	2301      	movs	r3, #1
 8003260:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003262:	4b82      	ldr	r3, [pc, #520]	; (800346c <HAL_RCC_OscConfig+0x4c8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326a:	2b00      	cmp	r3, #0
 800326c:	d118      	bne.n	80032a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800326e:	4b7f      	ldr	r3, [pc, #508]	; (800346c <HAL_RCC_OscConfig+0x4c8>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a7e      	ldr	r2, [pc, #504]	; (800346c <HAL_RCC_OscConfig+0x4c8>)
 8003274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003278:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800327a:	f7fe fd7f 	bl	8001d7c <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003280:	e008      	b.n	8003294 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003282:	f7fe fd7b 	bl	8001d7c <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b64      	cmp	r3, #100	; 0x64
 800328e:	d901      	bls.n	8003294 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e103      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003294:	4b75      	ldr	r3, [pc, #468]	; (800346c <HAL_RCC_OscConfig+0x4c8>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0f0      	beq.n	8003282 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d106      	bne.n	80032b6 <HAL_RCC_OscConfig+0x312>
 80032a8:	4b6f      	ldr	r3, [pc, #444]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	4a6e      	ldr	r2, [pc, #440]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032ae:	f043 0301 	orr.w	r3, r3, #1
 80032b2:	6213      	str	r3, [r2, #32]
 80032b4:	e02d      	b.n	8003312 <HAL_RCC_OscConfig+0x36e>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d10c      	bne.n	80032d8 <HAL_RCC_OscConfig+0x334>
 80032be:	4b6a      	ldr	r3, [pc, #424]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032c0:	6a1b      	ldr	r3, [r3, #32]
 80032c2:	4a69      	ldr	r2, [pc, #420]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032c4:	f023 0301 	bic.w	r3, r3, #1
 80032c8:	6213      	str	r3, [r2, #32]
 80032ca:	4b67      	ldr	r3, [pc, #412]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032cc:	6a1b      	ldr	r3, [r3, #32]
 80032ce:	4a66      	ldr	r2, [pc, #408]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032d0:	f023 0304 	bic.w	r3, r3, #4
 80032d4:	6213      	str	r3, [r2, #32]
 80032d6:	e01c      	b.n	8003312 <HAL_RCC_OscConfig+0x36e>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	2b05      	cmp	r3, #5
 80032de:	d10c      	bne.n	80032fa <HAL_RCC_OscConfig+0x356>
 80032e0:	4b61      	ldr	r3, [pc, #388]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	4a60      	ldr	r2, [pc, #384]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032e6:	f043 0304 	orr.w	r3, r3, #4
 80032ea:	6213      	str	r3, [r2, #32]
 80032ec:	4b5e      	ldr	r3, [pc, #376]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	4a5d      	ldr	r2, [pc, #372]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6213      	str	r3, [r2, #32]
 80032f8:	e00b      	b.n	8003312 <HAL_RCC_OscConfig+0x36e>
 80032fa:	4b5b      	ldr	r3, [pc, #364]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	4a5a      	ldr	r2, [pc, #360]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 8003300:	f023 0301 	bic.w	r3, r3, #1
 8003304:	6213      	str	r3, [r2, #32]
 8003306:	4b58      	ldr	r3, [pc, #352]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	4a57      	ldr	r2, [pc, #348]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 800330c:	f023 0304 	bic.w	r3, r3, #4
 8003310:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d015      	beq.n	8003346 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800331a:	f7fe fd2f 	bl	8001d7c <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003320:	e00a      	b.n	8003338 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003322:	f7fe fd2b 	bl	8001d7c <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003330:	4293      	cmp	r3, r2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e0b1      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003338:	4b4b      	ldr	r3, [pc, #300]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0ee      	beq.n	8003322 <HAL_RCC_OscConfig+0x37e>
 8003344:	e014      	b.n	8003370 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003346:	f7fe fd19 	bl	8001d7c <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800334c:	e00a      	b.n	8003364 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800334e:	f7fe fd15 	bl	8001d7c <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	f241 3288 	movw	r2, #5000	; 0x1388
 800335c:	4293      	cmp	r3, r2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e09b      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003364:	4b40      	ldr	r3, [pc, #256]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	f003 0302 	and.w	r3, r3, #2
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1ee      	bne.n	800334e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003370:	7dfb      	ldrb	r3, [r7, #23]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d105      	bne.n	8003382 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003376:	4b3c      	ldr	r3, [pc, #240]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 8003378:	69db      	ldr	r3, [r3, #28]
 800337a:	4a3b      	ldr	r2, [pc, #236]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 800337c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003380:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	2b00      	cmp	r3, #0
 8003388:	f000 8087 	beq.w	800349a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800338c:	4b36      	ldr	r3, [pc, #216]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f003 030c 	and.w	r3, r3, #12
 8003394:	2b08      	cmp	r3, #8
 8003396:	d061      	beq.n	800345c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	2b02      	cmp	r3, #2
 800339e:	d146      	bne.n	800342e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033a0:	4b33      	ldr	r3, [pc, #204]	; (8003470 <HAL_RCC_OscConfig+0x4cc>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a6:	f7fe fce9 	bl	8001d7c <HAL_GetTick>
 80033aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ac:	e008      	b.n	80033c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ae:	f7fe fce5 	bl	8001d7c <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e06d      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033c0:	4b29      	ldr	r3, [pc, #164]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d1f0      	bne.n	80033ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033d4:	d108      	bne.n	80033e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033d6:	4b24      	ldr	r3, [pc, #144]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	4921      	ldr	r1, [pc, #132]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033e8:	4b1f      	ldr	r3, [pc, #124]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a19      	ldr	r1, [r3, #32]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f8:	430b      	orrs	r3, r1
 80033fa:	491b      	ldr	r1, [pc, #108]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003400:	4b1b      	ldr	r3, [pc, #108]	; (8003470 <HAL_RCC_OscConfig+0x4cc>)
 8003402:	2201      	movs	r2, #1
 8003404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003406:	f7fe fcb9 	bl	8001d7c <HAL_GetTick>
 800340a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800340c:	e008      	b.n	8003420 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800340e:	f7fe fcb5 	bl	8001d7c <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d901      	bls.n	8003420 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e03d      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003420:	4b11      	ldr	r3, [pc, #68]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d0f0      	beq.n	800340e <HAL_RCC_OscConfig+0x46a>
 800342c:	e035      	b.n	800349a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800342e:	4b10      	ldr	r3, [pc, #64]	; (8003470 <HAL_RCC_OscConfig+0x4cc>)
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003434:	f7fe fca2 	bl	8001d7c <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800343c:	f7fe fc9e 	bl	8001d7c <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e026      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800344e:	4b06      	ldr	r3, [pc, #24]	; (8003468 <HAL_RCC_OscConfig+0x4c4>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1f0      	bne.n	800343c <HAL_RCC_OscConfig+0x498>
 800345a:	e01e      	b.n	800349a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	69db      	ldr	r3, [r3, #28]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d107      	bne.n	8003474 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e019      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
 8003468:	40021000 	.word	0x40021000
 800346c:	40007000 	.word	0x40007000
 8003470:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003474:	4b0b      	ldr	r3, [pc, #44]	; (80034a4 <HAL_RCC_OscConfig+0x500>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a1b      	ldr	r3, [r3, #32]
 8003484:	429a      	cmp	r2, r3
 8003486:	d106      	bne.n	8003496 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003492:	429a      	cmp	r2, r3
 8003494:	d001      	beq.n	800349a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3718      	adds	r7, #24
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40021000 	.word	0x40021000

080034a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0d0      	b.n	800365e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034bc:	4b6a      	ldr	r3, [pc, #424]	; (8003668 <HAL_RCC_ClockConfig+0x1c0>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d910      	bls.n	80034ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ca:	4b67      	ldr	r3, [pc, #412]	; (8003668 <HAL_RCC_ClockConfig+0x1c0>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f023 0207 	bic.w	r2, r3, #7
 80034d2:	4965      	ldr	r1, [pc, #404]	; (8003668 <HAL_RCC_ClockConfig+0x1c0>)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034da:	4b63      	ldr	r3, [pc, #396]	; (8003668 <HAL_RCC_ClockConfig+0x1c0>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0307 	and.w	r3, r3, #7
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d001      	beq.n	80034ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e0b8      	b.n	800365e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0302 	and.w	r3, r3, #2
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d020      	beq.n	800353a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	2b00      	cmp	r3, #0
 8003502:	d005      	beq.n	8003510 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003504:	4b59      	ldr	r3, [pc, #356]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	4a58      	ldr	r2, [pc, #352]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 800350a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800350e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0308 	and.w	r3, r3, #8
 8003518:	2b00      	cmp	r3, #0
 800351a:	d005      	beq.n	8003528 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800351c:	4b53      	ldr	r3, [pc, #332]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	4a52      	ldr	r2, [pc, #328]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003522:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003526:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003528:	4b50      	ldr	r3, [pc, #320]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	494d      	ldr	r1, [pc, #308]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003536:	4313      	orrs	r3, r2
 8003538:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b00      	cmp	r3, #0
 8003544:	d040      	beq.n	80035c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d107      	bne.n	800355e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800354e:	4b47      	ldr	r3, [pc, #284]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d115      	bne.n	8003586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e07f      	b.n	800365e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	2b02      	cmp	r3, #2
 8003564:	d107      	bne.n	8003576 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003566:	4b41      	ldr	r3, [pc, #260]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d109      	bne.n	8003586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e073      	b.n	800365e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003576:	4b3d      	ldr	r3, [pc, #244]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e06b      	b.n	800365e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003586:	4b39      	ldr	r3, [pc, #228]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f023 0203 	bic.w	r2, r3, #3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	4936      	ldr	r1, [pc, #216]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003594:	4313      	orrs	r3, r2
 8003596:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003598:	f7fe fbf0 	bl	8001d7c <HAL_GetTick>
 800359c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800359e:	e00a      	b.n	80035b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a0:	f7fe fbec 	bl	8001d7c <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e053      	b.n	800365e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035b6:	4b2d      	ldr	r3, [pc, #180]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f003 020c 	and.w	r2, r3, #12
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d1eb      	bne.n	80035a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035c8:	4b27      	ldr	r3, [pc, #156]	; (8003668 <HAL_RCC_ClockConfig+0x1c0>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0307 	and.w	r3, r3, #7
 80035d0:	683a      	ldr	r2, [r7, #0]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d210      	bcs.n	80035f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035d6:	4b24      	ldr	r3, [pc, #144]	; (8003668 <HAL_RCC_ClockConfig+0x1c0>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f023 0207 	bic.w	r2, r3, #7
 80035de:	4922      	ldr	r1, [pc, #136]	; (8003668 <HAL_RCC_ClockConfig+0x1c0>)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035e6:	4b20      	ldr	r3, [pc, #128]	; (8003668 <HAL_RCC_ClockConfig+0x1c0>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d001      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e032      	b.n	800365e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0304 	and.w	r3, r3, #4
 8003600:	2b00      	cmp	r3, #0
 8003602:	d008      	beq.n	8003616 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003604:	4b19      	ldr	r3, [pc, #100]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	4916      	ldr	r1, [pc, #88]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003612:	4313      	orrs	r3, r2
 8003614:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	2b00      	cmp	r3, #0
 8003620:	d009      	beq.n	8003636 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003622:	4b12      	ldr	r3, [pc, #72]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	00db      	lsls	r3, r3, #3
 8003630:	490e      	ldr	r1, [pc, #56]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 8003632:	4313      	orrs	r3, r2
 8003634:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003636:	f000 f821 	bl	800367c <HAL_RCC_GetSysClockFreq>
 800363a:	4602      	mov	r2, r0
 800363c:	4b0b      	ldr	r3, [pc, #44]	; (800366c <HAL_RCC_ClockConfig+0x1c4>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	091b      	lsrs	r3, r3, #4
 8003642:	f003 030f 	and.w	r3, r3, #15
 8003646:	490a      	ldr	r1, [pc, #40]	; (8003670 <HAL_RCC_ClockConfig+0x1c8>)
 8003648:	5ccb      	ldrb	r3, [r1, r3]
 800364a:	fa22 f303 	lsr.w	r3, r2, r3
 800364e:	4a09      	ldr	r2, [pc, #36]	; (8003674 <HAL_RCC_ClockConfig+0x1cc>)
 8003650:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003652:	4b09      	ldr	r3, [pc, #36]	; (8003678 <HAL_RCC_ClockConfig+0x1d0>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f7fd f84c 	bl	80006f4 <HAL_InitTick>

  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	40022000 	.word	0x40022000
 800366c:	40021000 	.word	0x40021000
 8003670:	080040ac 	.word	0x080040ac
 8003674:	20000000 	.word	0x20000000
 8003678:	20000008 	.word	0x20000008

0800367c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800367c:	b490      	push	{r4, r7}
 800367e:	b08a      	sub	sp, #40	; 0x28
 8003680:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003682:	4b29      	ldr	r3, [pc, #164]	; (8003728 <HAL_RCC_GetSysClockFreq+0xac>)
 8003684:	1d3c      	adds	r4, r7, #4
 8003686:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003688:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800368c:	f240 2301 	movw	r3, #513	; 0x201
 8003690:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003692:	2300      	movs	r3, #0
 8003694:	61fb      	str	r3, [r7, #28]
 8003696:	2300      	movs	r3, #0
 8003698:	61bb      	str	r3, [r7, #24]
 800369a:	2300      	movs	r3, #0
 800369c:	627b      	str	r3, [r7, #36]	; 0x24
 800369e:	2300      	movs	r3, #0
 80036a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80036a2:	2300      	movs	r3, #0
 80036a4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036a6:	4b21      	ldr	r3, [pc, #132]	; (800372c <HAL_RCC_GetSysClockFreq+0xb0>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	f003 030c 	and.w	r3, r3, #12
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d002      	beq.n	80036bc <HAL_RCC_GetSysClockFreq+0x40>
 80036b6:	2b08      	cmp	r3, #8
 80036b8:	d003      	beq.n	80036c2 <HAL_RCC_GetSysClockFreq+0x46>
 80036ba:	e02b      	b.n	8003714 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036bc:	4b1c      	ldr	r3, [pc, #112]	; (8003730 <HAL_RCC_GetSysClockFreq+0xb4>)
 80036be:	623b      	str	r3, [r7, #32]
      break;
 80036c0:	e02b      	b.n	800371a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	0c9b      	lsrs	r3, r3, #18
 80036c6:	f003 030f 	and.w	r3, r3, #15
 80036ca:	3328      	adds	r3, #40	; 0x28
 80036cc:	443b      	add	r3, r7
 80036ce:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80036d2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d012      	beq.n	8003704 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036de:	4b13      	ldr	r3, [pc, #76]	; (800372c <HAL_RCC_GetSysClockFreq+0xb0>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	0c5b      	lsrs	r3, r3, #17
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	3328      	adds	r3, #40	; 0x28
 80036ea:	443b      	add	r3, r7
 80036ec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80036f0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	4a0e      	ldr	r2, [pc, #56]	; (8003730 <HAL_RCC_GetSysClockFreq+0xb4>)
 80036f6:	fb03 f202 	mul.w	r2, r3, r2
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003700:	627b      	str	r3, [r7, #36]	; 0x24
 8003702:	e004      	b.n	800370e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	4a0b      	ldr	r2, [pc, #44]	; (8003734 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003708:	fb02 f303 	mul.w	r3, r2, r3
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800370e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003710:	623b      	str	r3, [r7, #32]
      break;
 8003712:	e002      	b.n	800371a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003714:	4b06      	ldr	r3, [pc, #24]	; (8003730 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003716:	623b      	str	r3, [r7, #32]
      break;
 8003718:	bf00      	nop
    }
  }
  return sysclockfreq;
 800371a:	6a3b      	ldr	r3, [r7, #32]
}
 800371c:	4618      	mov	r0, r3
 800371e:	3728      	adds	r7, #40	; 0x28
 8003720:	46bd      	mov	sp, r7
 8003722:	bc90      	pop	{r4, r7}
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	08003eb8 	.word	0x08003eb8
 800372c:	40021000 	.word	0x40021000
 8003730:	007a1200 	.word	0x007a1200
 8003734:	003d0900 	.word	0x003d0900

08003738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800373c:	4b02      	ldr	r3, [pc, #8]	; (8003748 <HAL_RCC_GetHCLKFreq+0x10>)
 800373e:	681b      	ldr	r3, [r3, #0]
}
 8003740:	4618      	mov	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	bc80      	pop	{r7}
 8003746:	4770      	bx	lr
 8003748:	20000000 	.word	0x20000000

0800374c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003750:	f7ff fff2 	bl	8003738 <HAL_RCC_GetHCLKFreq>
 8003754:	4602      	mov	r2, r0
 8003756:	4b05      	ldr	r3, [pc, #20]	; (800376c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	0a1b      	lsrs	r3, r3, #8
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	4903      	ldr	r1, [pc, #12]	; (8003770 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003762:	5ccb      	ldrb	r3, [r1, r3]
 8003764:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003768:	4618      	mov	r0, r3
 800376a:	bd80      	pop	{r7, pc}
 800376c:	40021000 	.word	0x40021000
 8003770:	080040bc 	.word	0x080040bc

08003774 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003778:	f7ff ffde 	bl	8003738 <HAL_RCC_GetHCLKFreq>
 800377c:	4602      	mov	r2, r0
 800377e:	4b05      	ldr	r3, [pc, #20]	; (8003794 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	0adb      	lsrs	r3, r3, #11
 8003784:	f003 0307 	and.w	r3, r3, #7
 8003788:	4903      	ldr	r1, [pc, #12]	; (8003798 <HAL_RCC_GetPCLK2Freq+0x24>)
 800378a:	5ccb      	ldrb	r3, [r1, r3]
 800378c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003790:	4618      	mov	r0, r3
 8003792:	bd80      	pop	{r7, pc}
 8003794:	40021000 	.word	0x40021000
 8003798:	080040bc 	.word	0x080040bc

0800379c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	220f      	movs	r2, #15
 80037aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80037ac:	4b11      	ldr	r3, [pc, #68]	; (80037f4 <HAL_RCC_GetClockConfig+0x58>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 0203 	and.w	r2, r3, #3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80037b8:	4b0e      	ldr	r3, [pc, #56]	; (80037f4 <HAL_RCC_GetClockConfig+0x58>)
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80037c4:	4b0b      	ldr	r3, [pc, #44]	; (80037f4 <HAL_RCC_GetClockConfig+0x58>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80037d0:	4b08      	ldr	r3, [pc, #32]	; (80037f4 <HAL_RCC_GetClockConfig+0x58>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	08db      	lsrs	r3, r3, #3
 80037d6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80037de:	4b06      	ldr	r3, [pc, #24]	; (80037f8 <HAL_RCC_GetClockConfig+0x5c>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0207 	and.w	r2, r3, #7
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80037ea:	bf00      	nop
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bc80      	pop	{r7}
 80037f2:	4770      	bx	lr
 80037f4:	40021000 	.word	0x40021000
 80037f8:	40022000 	.word	0x40022000

080037fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003804:	4b0a      	ldr	r3, [pc, #40]	; (8003830 <RCC_Delay+0x34>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a0a      	ldr	r2, [pc, #40]	; (8003834 <RCC_Delay+0x38>)
 800380a:	fba2 2303 	umull	r2, r3, r2, r3
 800380e:	0a5b      	lsrs	r3, r3, #9
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	fb02 f303 	mul.w	r3, r2, r3
 8003816:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003818:	bf00      	nop
  }
  while (Delay --);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	1e5a      	subs	r2, r3, #1
 800381e:	60fa      	str	r2, [r7, #12]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d1f9      	bne.n	8003818 <RCC_Delay+0x1c>
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	bc80      	pop	{r7}
 800382e:	4770      	bx	lr
 8003830:	20000000 	.word	0x20000000
 8003834:	10624dd3 	.word	0x10624dd3

08003838 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003840:	2300      	movs	r3, #0
 8003842:	613b      	str	r3, [r7, #16]
 8003844:	2300      	movs	r3, #0
 8003846:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0301 	and.w	r3, r3, #1
 8003850:	2b00      	cmp	r3, #0
 8003852:	d07d      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003854:	2300      	movs	r3, #0
 8003856:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003858:	4b4f      	ldr	r3, [pc, #316]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800385a:	69db      	ldr	r3, [r3, #28]
 800385c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d10d      	bne.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003864:	4b4c      	ldr	r3, [pc, #304]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	4a4b      	ldr	r2, [pc, #300]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800386a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800386e:	61d3      	str	r3, [r2, #28]
 8003870:	4b49      	ldr	r3, [pc, #292]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003872:	69db      	ldr	r3, [r3, #28]
 8003874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003878:	60bb      	str	r3, [r7, #8]
 800387a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800387c:	2301      	movs	r3, #1
 800387e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003880:	4b46      	ldr	r3, [pc, #280]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003888:	2b00      	cmp	r3, #0
 800388a:	d118      	bne.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800388c:	4b43      	ldr	r3, [pc, #268]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a42      	ldr	r2, [pc, #264]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003892:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003896:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003898:	f7fe fa70 	bl	8001d7c <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800389e:	e008      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038a0:	f7fe fa6c 	bl	8001d7c <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b64      	cmp	r3, #100	; 0x64
 80038ac:	d901      	bls.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e06d      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b2:	4b3a      	ldr	r3, [pc, #232]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d0f0      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038be:	4b36      	ldr	r3, [pc, #216]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038c6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d02e      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d027      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038dc:	4b2e      	ldr	r3, [pc, #184]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038de:	6a1b      	ldr	r3, [r3, #32]
 80038e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038e6:	4b2e      	ldr	r3, [pc, #184]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038e8:	2201      	movs	r2, #1
 80038ea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038ec:	4b2c      	ldr	r3, [pc, #176]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038f2:	4a29      	ldr	r2, [pc, #164]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d014      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003902:	f7fe fa3b 	bl	8001d7c <HAL_GetTick>
 8003906:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003908:	e00a      	b.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800390a:	f7fe fa37 	bl	8001d7c <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	f241 3288 	movw	r2, #5000	; 0x1388
 8003918:	4293      	cmp	r3, r2
 800391a:	d901      	bls.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e036      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003920:	4b1d      	ldr	r3, [pc, #116]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003922:	6a1b      	ldr	r3, [r3, #32]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d0ee      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800392c:	4b1a      	ldr	r3, [pc, #104]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	4917      	ldr	r1, [pc, #92]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800393a:	4313      	orrs	r3, r2
 800393c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800393e:	7dfb      	ldrb	r3, [r7, #23]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d105      	bne.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003944:	4b14      	ldr	r3, [pc, #80]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003946:	69db      	ldr	r3, [r3, #28]
 8003948:	4a13      	ldr	r2, [pc, #76]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800394a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800394e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0302 	and.w	r3, r3, #2
 8003958:	2b00      	cmp	r3, #0
 800395a:	d008      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800395c:	4b0e      	ldr	r3, [pc, #56]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	490b      	ldr	r1, [pc, #44]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396a:	4313      	orrs	r3, r2
 800396c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0310 	and.w	r3, r3, #16
 8003976:	2b00      	cmp	r3, #0
 8003978:	d008      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800397a:	4b07      	ldr	r3, [pc, #28]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	4904      	ldr	r1, [pc, #16]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003988:	4313      	orrs	r3, r2
 800398a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	40021000 	.word	0x40021000
 800399c:	40007000 	.word	0x40007000
 80039a0:	42420440 	.word	0x42420440

080039a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d101      	bne.n	80039b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e041      	b.n	8003a3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d106      	bne.n	80039d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f839 	bl	8003a42 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	3304      	adds	r3, #4
 80039e0:	4619      	mov	r1, r3
 80039e2:	4610      	mov	r0, r2
 80039e4:	f000 f9b4 	bl	8003d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b083      	sub	sp, #12
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003a4a:	bf00      	nop
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bc80      	pop	{r7}
 8003a52:	4770      	bx	lr

08003a54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d001      	beq.n	8003a6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e03a      	b.n	8003ae2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2202      	movs	r2, #2
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68da      	ldr	r2, [r3, #12]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f042 0201 	orr.w	r2, r2, #1
 8003a82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a18      	ldr	r2, [pc, #96]	; (8003aec <HAL_TIM_Base_Start_IT+0x98>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d00e      	beq.n	8003aac <HAL_TIM_Base_Start_IT+0x58>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a96:	d009      	beq.n	8003aac <HAL_TIM_Base_Start_IT+0x58>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a14      	ldr	r2, [pc, #80]	; (8003af0 <HAL_TIM_Base_Start_IT+0x9c>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d004      	beq.n	8003aac <HAL_TIM_Base_Start_IT+0x58>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a13      	ldr	r2, [pc, #76]	; (8003af4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d111      	bne.n	8003ad0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f003 0307 	and.w	r3, r3, #7
 8003ab6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2b06      	cmp	r3, #6
 8003abc:	d010      	beq.n	8003ae0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f042 0201 	orr.w	r2, r2, #1
 8003acc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ace:	e007      	b.n	8003ae0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f042 0201 	orr.w	r2, r2, #1
 8003ade:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bc80      	pop	{r7}
 8003aea:	4770      	bx	lr
 8003aec:	40012c00 	.word	0x40012c00
 8003af0:	40000400 	.word	0x40000400
 8003af4:	40000800 	.word	0x40000800

08003af8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d122      	bne.n	8003b54 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	f003 0302 	and.w	r3, r3, #2
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d11b      	bne.n	8003b54 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f06f 0202 	mvn.w	r2, #2
 8003b24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	f003 0303 	and.w	r3, r3, #3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f8ed 	bl	8003d1a <HAL_TIM_IC_CaptureCallback>
 8003b40:	e005      	b.n	8003b4e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f8e0 	bl	8003d08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f000 f8ef 	bl	8003d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	f003 0304 	and.w	r3, r3, #4
 8003b5e:	2b04      	cmp	r3, #4
 8003b60:	d122      	bne.n	8003ba8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d11b      	bne.n	8003ba8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f06f 0204 	mvn.w	r2, #4
 8003b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f8c3 	bl	8003d1a <HAL_TIM_IC_CaptureCallback>
 8003b94:	e005      	b.n	8003ba2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 f8b6 	bl	8003d08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 f8c5 	bl	8003d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	f003 0308 	and.w	r3, r3, #8
 8003bb2:	2b08      	cmp	r3, #8
 8003bb4:	d122      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f003 0308 	and.w	r3, r3, #8
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d11b      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f06f 0208 	mvn.w	r2, #8
 8003bcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2204      	movs	r2, #4
 8003bd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	f003 0303 	and.w	r3, r3, #3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 f899 	bl	8003d1a <HAL_TIM_IC_CaptureCallback>
 8003be8:	e005      	b.n	8003bf6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f88c 	bl	8003d08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 f89b 	bl	8003d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	f003 0310 	and.w	r3, r3, #16
 8003c06:	2b10      	cmp	r3, #16
 8003c08:	d122      	bne.n	8003c50 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	f003 0310 	and.w	r3, r3, #16
 8003c14:	2b10      	cmp	r3, #16
 8003c16:	d11b      	bne.n	8003c50 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f06f 0210 	mvn.w	r2, #16
 8003c20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2208      	movs	r2, #8
 8003c26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d003      	beq.n	8003c3e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 f86f 	bl	8003d1a <HAL_TIM_IC_CaptureCallback>
 8003c3c:	e005      	b.n	8003c4a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f862 	bl	8003d08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f000 f871 	bl	8003d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d10e      	bne.n	8003c7c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d107      	bne.n	8003c7c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f06f 0201 	mvn.w	r2, #1
 8003c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7fc fcea 	bl	8000650 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c86:	2b80      	cmp	r3, #128	; 0x80
 8003c88:	d10e      	bne.n	8003ca8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c94:	2b80      	cmp	r3, #128	; 0x80
 8003c96:	d107      	bne.n	8003ca8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f8bf 	bl	8003e26 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cb2:	2b40      	cmp	r3, #64	; 0x40
 8003cb4:	d10e      	bne.n	8003cd4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc0:	2b40      	cmp	r3, #64	; 0x40
 8003cc2:	d107      	bne.n	8003cd4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 f835 	bl	8003d3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	f003 0320 	and.w	r3, r3, #32
 8003cde:	2b20      	cmp	r3, #32
 8003ce0:	d10e      	bne.n	8003d00 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f003 0320 	and.w	r3, r3, #32
 8003cec:	2b20      	cmp	r3, #32
 8003cee:	d107      	bne.n	8003d00 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f06f 0220 	mvn.w	r2, #32
 8003cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f88a 	bl	8003e14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d00:	bf00      	nop
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bc80      	pop	{r7}
 8003d18:	4770      	bx	lr

08003d1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d22:	bf00      	nop
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bc80      	pop	{r7}
 8003d2a:	4770      	bx	lr

08003d2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bc80      	pop	{r7}
 8003d3c:	4770      	bx	lr

08003d3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b083      	sub	sp, #12
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d46:	bf00      	nop
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bc80      	pop	{r7}
 8003d4e:	4770      	bx	lr

08003d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a29      	ldr	r2, [pc, #164]	; (8003e08 <TIM_Base_SetConfig+0xb8>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d00b      	beq.n	8003d80 <TIM_Base_SetConfig+0x30>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d6e:	d007      	beq.n	8003d80 <TIM_Base_SetConfig+0x30>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a26      	ldr	r2, [pc, #152]	; (8003e0c <TIM_Base_SetConfig+0xbc>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d003      	beq.n	8003d80 <TIM_Base_SetConfig+0x30>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a25      	ldr	r2, [pc, #148]	; (8003e10 <TIM_Base_SetConfig+0xc0>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d108      	bne.n	8003d92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a1c      	ldr	r2, [pc, #112]	; (8003e08 <TIM_Base_SetConfig+0xb8>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d00b      	beq.n	8003db2 <TIM_Base_SetConfig+0x62>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003da0:	d007      	beq.n	8003db2 <TIM_Base_SetConfig+0x62>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a19      	ldr	r2, [pc, #100]	; (8003e0c <TIM_Base_SetConfig+0xbc>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d003      	beq.n	8003db2 <TIM_Base_SetConfig+0x62>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a18      	ldr	r2, [pc, #96]	; (8003e10 <TIM_Base_SetConfig+0xc0>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d108      	bne.n	8003dc4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a07      	ldr	r2, [pc, #28]	; (8003e08 <TIM_Base_SetConfig+0xb8>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d103      	bne.n	8003df8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	691a      	ldr	r2, [r3, #16]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	615a      	str	r2, [r3, #20]
}
 8003dfe:	bf00      	nop
 8003e00:	3714      	adds	r7, #20
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bc80      	pop	{r7}
 8003e06:	4770      	bx	lr
 8003e08:	40012c00 	.word	0x40012c00
 8003e0c:	40000400 	.word	0x40000400
 8003e10:	40000800 	.word	0x40000800

08003e14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e1c:	bf00      	nop
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bc80      	pop	{r7}
 8003e24:	4770      	bx	lr

08003e26 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e26:	b480      	push	{r7}
 8003e28:	b083      	sub	sp, #12
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e2e:	bf00      	nop
 8003e30:	370c      	adds	r7, #12
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bc80      	pop	{r7}
 8003e36:	4770      	bx	lr

08003e38 <__libc_init_array>:
 8003e38:	b570      	push	{r4, r5, r6, lr}
 8003e3a:	2600      	movs	r6, #0
 8003e3c:	4d0c      	ldr	r5, [pc, #48]	; (8003e70 <__libc_init_array+0x38>)
 8003e3e:	4c0d      	ldr	r4, [pc, #52]	; (8003e74 <__libc_init_array+0x3c>)
 8003e40:	1b64      	subs	r4, r4, r5
 8003e42:	10a4      	asrs	r4, r4, #2
 8003e44:	42a6      	cmp	r6, r4
 8003e46:	d109      	bne.n	8003e5c <__libc_init_array+0x24>
 8003e48:	f000 f822 	bl	8003e90 <_init>
 8003e4c:	2600      	movs	r6, #0
 8003e4e:	4d0a      	ldr	r5, [pc, #40]	; (8003e78 <__libc_init_array+0x40>)
 8003e50:	4c0a      	ldr	r4, [pc, #40]	; (8003e7c <__libc_init_array+0x44>)
 8003e52:	1b64      	subs	r4, r4, r5
 8003e54:	10a4      	asrs	r4, r4, #2
 8003e56:	42a6      	cmp	r6, r4
 8003e58:	d105      	bne.n	8003e66 <__libc_init_array+0x2e>
 8003e5a:	bd70      	pop	{r4, r5, r6, pc}
 8003e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e60:	4798      	blx	r3
 8003e62:	3601      	adds	r6, #1
 8003e64:	e7ee      	b.n	8003e44 <__libc_init_array+0xc>
 8003e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e6a:	4798      	blx	r3
 8003e6c:	3601      	adds	r6, #1
 8003e6e:	e7f2      	b.n	8003e56 <__libc_init_array+0x1e>
 8003e70:	080040c4 	.word	0x080040c4
 8003e74:	080040c4 	.word	0x080040c4
 8003e78:	080040c4 	.word	0x080040c4
 8003e7c:	080040c8 	.word	0x080040c8

08003e80 <memset>:
 8003e80:	4603      	mov	r3, r0
 8003e82:	4402      	add	r2, r0
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d100      	bne.n	8003e8a <memset+0xa>
 8003e88:	4770      	bx	lr
 8003e8a:	f803 1b01 	strb.w	r1, [r3], #1
 8003e8e:	e7f9      	b.n	8003e84 <memset+0x4>

08003e90 <_init>:
 8003e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e92:	bf00      	nop
 8003e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e96:	bc08      	pop	{r3}
 8003e98:	469e      	mov	lr, r3
 8003e9a:	4770      	bx	lr

08003e9c <_fini>:
 8003e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e9e:	bf00      	nop
 8003ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ea2:	bc08      	pop	{r3}
 8003ea4:	469e      	mov	lr, r3
 8003ea6:	4770      	bx	lr
