Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\nnd25\Desktop\ece_5760_final_proj\computer_15_640_video_mod\computer_15_640_video_mod\verilog\Computer_System.qsys --block-symbol-file --output-directory=C:\Users\nnd25\Desktop\ece_5760_final_proj\computer_15_640_video_mod\computer_15_640_video_mod\verilog\Computer_System --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding EBAB_video_in [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module EBAB_video_in
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Sys_Clk [clock_source 18.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module VGA_Alpha_Blender
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding VGA_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module VGA_PLL
Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module VGA_Pixel_DMA
Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Pixel_FIFO
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Video_In_DMA_Addr_Translation
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Edge_Detection_Subsystem [Edge_Detection_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Chroma_Filter [altera_up_avalon_video_chroma_resampler 15.1]
Warning: Chroma_Filter: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)
Progress: Parameterizing module Chroma_Filter
Progress: Adding Chroma_Upsampler [altera_up_avalon_video_chroma_resampler 15.1]
Warning: Chroma_Upsampler: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)
Progress: Parameterizing module Chroma_Upsampler
Progress: Adding Edge_Detection [altera_up_avalon_video_edge_detection 15.1]
Warning: Edge_Detection: Used altera_up_avalon_video_edge_detection 18.0 (instead of 15.1)
Progress: Parameterizing module Edge_Detection
Progress: Adding Edge_Detection_Router_Controller [altera_avalon_pio 15.1]
Warning: Edge_Detection_Router_Controller: Used altera_avalon_pio 18.1 (instead of 15.1)
Progress: Parameterizing module Edge_Detection_Router_Controller
Progress: Adding Sys_Clk [clock_source 15.1]
Warning: Sys_Clk: Used clock_source 18.1 (instead of 15.1)
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_Stream_Merger [altera_up_avalon_video_stream_router 15.1]
Warning: Video_Stream_Merger: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)
Progress: Parameterizing module Video_Stream_Merger
Progress: Adding Video_Stream_Splitter [altera_up_avalon_video_stream_router 15.1]
Warning: Video_Stream_Splitter: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)
Progress: Parameterizing module Video_Stream_Splitter
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Edge_Detection_Subsystem
Progress: Adding Sys_Clk [clock_source 15.0]
Warning: Sys_Clk: Used clock_source 18.1 (instead of 15.0)
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_In [altera_up_avalon_video_decoder 15.0]
Warning: Video_In: Used altera_up_avalon_video_decoder 18.0 (instead of 15.0)
Progress: Parameterizing module Video_In
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 15.0]
Warning: Video_In_CSC: Used altera_up_avalon_video_csc 18.0 (instead of 15.0)
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 15.0]
Warning: Video_In_Chroma_Resampler: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.0)
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 15.0]
Warning: Video_In_Clipper: Used altera_up_avalon_video_clipper 18.0 (instead of 15.0)
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 15.0]
Warning: Video_In_DMA: Used altera_up_avalon_video_dma_controller 18.0 (instead of 15.0)
Progress: Parameterizing module Video_In_DMA
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 15.0]
Warning: Video_In_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.0)
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 15.0]
Warning: Video_In_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.0)
Progress: Parameterizing module Video_In_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Video_In_Subsystem
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_col [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_col
Progress: Adding pio_collectsingle [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_collectsingle
Progress: Adding pio_color [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_color
Progress: Adding pio_integral_data [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_integral_data
Progress: Adding pio_row [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_row
Progress: Adding pio_state [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_state
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System.pio_col: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.pio_collectsingle: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.pio_color: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.pio_integral_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.pio_row: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.pio_state: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\nnd25\Desktop\ece_5760_final_proj\computer_15_640_video_mod\computer_15_640_video_mod\verilog\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\Users\nnd25\Desktop\ece_5760_final_proj\computer_15_640_video_mod\computer_15_640_video_mod\verilog\Computer_System\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding EBAB_video_in [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module EBAB_video_in
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Video_In_DMA_Addr_Translation
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Parameterizing module Video_In_Subsystem
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_col [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_col
Progress: Adding pio_collectsingle [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_collectsingle
Progress: Adding pio_color [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_color
Progress: Adding pio_integral_data [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_integral_data
Progress: Adding pio_row [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_row
Progress: Adding pio_state [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_state
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System.pio_col: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.pio_collectsingle: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.pio_color: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.pio_integral_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.pio_row: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.pio_state: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_002.sink1
Info: Inserting clock-crossing logic between EBAB_video_in_avalon_master_to_SDRAM_s1_cmd_width_adapter.src and cmd_mux.sink2
Info: Inserting clock-crossing logic between SDRAM_s1_to_EBAB_video_in_avalon_master_rsp_width_adapter.src and rsp_mux_002.sink0
Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Video_In_DMA_Addr_Translation.master and slave Video_In_Subsystem.video_in_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Video_In_Subsystem.video_in_dma_master and slave Onchip_SRAM.s1 because the master has address signal 32 bit wide, but the slave is 17 bit wide.
Info: Interconnect is inserted between master Video_In_Subsystem.video_in_dma_master and slave Onchip_SRAM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: EBAB_video_in: Starting Generation of External Bus to Avalon Bridge
Info: EBAB_video_in: "Computer_System" instantiated altera_up_external_bus_to_avalon_bridge "EBAB_video_in"
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0004_Onchip_SRAM_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0004_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Pixel_DMA_Addr_Translation: "Computer_System" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "Pixel_DMA_Addr_Translation"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0006_SDRAM_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0006_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info: Video_In_Subsystem: "Computer_System" instantiated Video_In_Subsystem "Video_In_Subsystem"
Info: pio_col: Starting RTL generation for module 'Computer_System_pio_col'
Info: pio_col:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_pio_col --dir=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0007_pio_col_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0007_pio_col_gen//Computer_System_pio_col_component_configuration.pl  --do_build_sim=0  ]
Info: pio_col: Done RTL generation for module 'Computer_System_pio_col'
Info: pio_col: "Computer_System" instantiated altera_avalon_pio "pio_col"
Info: pio_collectsingle: Starting RTL generation for module 'Computer_System_pio_collectsingle'
Info: pio_collectsingle:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_pio_collectsingle --dir=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0008_pio_collectsingle_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0008_pio_collectsingle_gen//Computer_System_pio_collectsingle_component_configuration.pl  --do_build_sim=0  ]
Info: pio_collectsingle: Done RTL generation for module 'Computer_System_pio_collectsingle'
Info: pio_collectsingle: "Computer_System" instantiated altera_avalon_pio "pio_collectsingle"
Info: pio_integral_data: Starting RTL generation for module 'Computer_System_pio_integral_data'
Info: pio_integral_data:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_pio_integral_data --dir=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0009_pio_integral_data_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0009_pio_integral_data_gen//Computer_System_pio_integral_data_component_configuration.pl  --do_build_sim=0  ]
Info: pio_integral_data: Done RTL generation for module 'Computer_System_pio_integral_data'
Info: pio_integral_data: "Computer_System" instantiated altera_avalon_pio "pio_integral_data"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: mm_interconnect_4: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "VGA_Subsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_PLL: "VGA_Subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: Edge_Detection_Subsystem: "Video_In_Subsystem" instantiated Edge_Detection_Subsystem "Edge_Detection_Subsystem"
Info: Video_In: Starting Generation of Video In Decoder
Info: Video_In: "Video_In_Subsystem" instantiated altera_up_avalon_video_decoder "Video_In"
Info: Video_In_CSC: Starting Generation of Colour Space Converter
Info: Video_In_CSC: "Video_In_Subsystem" instantiated altera_up_avalon_video_csc "Video_In_CSC"
Info: Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler
Info: Video_In_Chroma_Resampler: "Video_In_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Video_In_Chroma_Resampler"
Info: Video_In_Clipper: Starting generation of the video clipper
Info: Video_In_Clipper: "Video_In_Subsystem" instantiated altera_up_avalon_video_clipper "Video_In_Clipper"
Info: Video_In_DMA: Starting Generation of Video DMA Controller
Info: Video_In_DMA: "Video_In_Subsystem" instantiated altera_up_avalon_video_dma_controller "Video_In_DMA"
Info: Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: Video_In_RGB_Resampler: "Video_In_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "Video_In_RGB_Resampler"
Info: Video_In_Scaler: Starting Generation of Video Scaler
Info: Video_In_Scaler: "Video_In_Subsystem" instantiated altera_up_avalon_video_scaler "Video_In_Scaler"
Info: EBAB_video_in_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "EBAB_video_in_avalon_master_translator"
Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: EBAB_video_in_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "EBAB_video_in_avalon_master_agent"
Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: SDRAM_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SDRAM_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/nnd25/Desktop/ece_5760_final_proj/computer_15_640_video_mod/computer_15_640_video_mod/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: Chroma_Filter: Starting Generation of Chroma Resampler
Info: Chroma_Filter: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Chroma_Filter"
Info: Chroma_Upsampler: Starting Generation of Chroma Resampler
Info: Chroma_Upsampler: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Chroma_Upsampler"
Info: Edge_Detection: Starting Generation of Video In Edge Detection
Info: Edge_Detection: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_edge_detection "Edge_Detection"
Info: Edge_Detection_Router_Controller: Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'
Info: Edge_Detection_Router_Controller:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0068_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/nnd25/AppData/Local/Temp/alt9484_3945436965520887816.dir/0068_Edge_Detection_Router_Controller_gen//Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  ]
Info: Edge_Detection_Router_Controller: Done RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'
Info: Edge_Detection_Router_Controller: "Edge_Detection_Subsystem" instantiated altera_avalon_pio "Edge_Detection_Router_Controller"
Info: Video_Stream_Merger: Starting Generation of Video In Stream Router
Info: Video_Stream_Merger: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_stream_router "Video_Stream_Merger"
Info: Video_Stream_Splitter: Starting Generation of Video In Stream Router
Info: Video_Stream_Splitter: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_stream_router "Video_Stream_Splitter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 88 modules, 193 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
