XBar2.v,verilog,xil_defaultlib,../../../../../../../GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/2d50/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/4fba"
aFIFO.v,verilog,xil_defaultlib,../../../../../../../GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/2d50/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/4fba"
adder.v,verilog,xil_defaultlib,../../../../../../../GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/2d50/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/4fba"
matrixAccTopDevice.v,verilog,xil_defaultlib,../../../../../../../GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/2d50/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/4fba"
matrixAccelerator.v,verilog,xil_defaultlib,../../../../../../../GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/2d50/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/4fba"
matrixControl3x3.v,verilog,xil_defaultlib,../../../../../../../GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/2d50/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/4fba"
multiplyComputePynq.v,verilog,xil_defaultlib,../../../../../../../GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/2d50/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/4fba"
Conv_Accel_Top.v,verilog,xil_defaultlib,../../../../../../../GitHub/ReconHardware/PynqSoftware/Sources/General/Conv_Accel_Top.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/2d50/hdl"incdir="../../../../../Sources/BlockDiagrams/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
