verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../serial.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../serial.gen/sources_1/bd/system/ipshared/b28c/hdl" \
"../../../../gpio.gen/sources_1/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../serial.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../serial.gen/sources_1/bd/system/ipshared/b28c/hdl" \
"../../../../gpio.gen/sources_1/bd/system/ipshared/6d40/hdl/gpio_v1_0_AXI.v" \
"../../../../gpio.gen/sources_1/bd/system/ipshared/6d40/hdl/gpio.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../serial.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../serial.gen/sources_1/bd/system/ipshared/b28c/hdl" \
"../../../../gpio.gen/sources_1/bd/system/ip/system_gpio_0_2/sim/system_gpio_0_2.v" \
"../../../../gpio.gen/sources_1/bd/system/ip/system_xlconcat_1_0/sim/system_xlconcat_1_0.v" \
"../../../../gpio.gen/sources_1/bd/system/ip/system_processing_system7_1_0/sim/system_processing_system7_1_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../serial.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../serial.gen/sources_1/bd/system/ipshared/b28c/hdl" \
"../../../bd/system/ipshared/e852/src/edge_detector.sv" \
"../../../bd/system/ipshared/e852/src/fifo16x9.sv" \
"../../../bd/system/ipshared/e852/hdl/serial_v1_0_AXI.v" \
"../../../bd/system/ipshared/e852/src/brd.sv" \
"../../../bd/system/ipshared/e852/src/transmitter.sv" \
"../../../bd/system/ipshared/e852/hdl/serial.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../serial.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../serial.gen/sources_1/bd/system/ipshared/b28c/hdl" \
"../../../../gpio.gen/sources_1/bd/system/ip/system_serial_0_2/sim/system_serial_0_2.v" \
"../../../../gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../../gpio.gen/sources_1/bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
