// Seed: 1315174818
module module_0 ();
  wire id_1;
  assign module_1.id_21 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input logic id_3,
    input wor id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wire id_7,
    input supply1 id_8,
    output wire id_9,
    input tri id_10,
    input tri1 id_11,
    output supply1 id_12,
    input supply1 id_13,
    output logic id_14,
    input wire id_15
);
  logic id_17, id_18, id_19, id_20, id_21, id_22;
  assign id_19 = !id_1;
  initial begin : LABEL_0
    if (id_8) begin : LABEL_0
      if (id_13) begin : LABEL_0
        id_14 <= 1;
      end
      id_14 <= 1;
    end else id_22 <= 1'h0;
  end
  assign id_9 = 1;
  wire id_23 = 1;
  assign id_18 = id_3;
  initial begin : LABEL_0
    id_17 = id_18;
  end
  wire id_24 = 1'b0;
  module_0 modCall_1 ();
  assign id_23 = (id_24);
  generate
    wire id_25;
  endgenerate
  wire id_26;
  final $display(id_3);
endmodule
