Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:13:12 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : mkDelayWorker32B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_322/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_322/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.067ns (55.833%)  route 0.053ns (44.167%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y129                                                     r  prevent_hanging_nodes_INST_0_i_322/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_322/Q
                         net (fo=2, routed)           0.041     0.093    sizefifo1/fifo_1/ram2/I51
    SLICE_X74Y129                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_389/I2
    SLICE_X74Y129        LUT3 (Prop_LUT3_I2_O)        0.015     0.108 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_389/O
                         net (fo=1, routed)           0.012     0.120    n_63_sizefifo1
    SLICE_X74Y129        FDRE                                         r  prevent_hanging_nodes_INST_0_i_322/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y129                                                     r  prevent_hanging_nodes_INST_0_i_322/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y129        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_322
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_391/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_391/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.067ns (55.372%)  route 0.054ns (44.628%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y130                                                     r  prevent_hanging_nodes_INST_0_i_391/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_391/Q
                         net (fo=2, routed)           0.042     0.094    sizefifo1/fifo_1/ram2/I23
    SLICE_X74Y130                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_409/I2
    SLICE_X74Y130        LUT3 (Prop_LUT3_I2_O)        0.015     0.109 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_409/O
                         net (fo=1, routed)           0.012     0.121    n_35_sizefifo1
    SLICE_X74Y130        FDRE                                         r  prevent_hanging_nodes_INST_0_i_391/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y130                                                     r  prevent_hanging_nodes_INST_0_i_391/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y130        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_391
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_262/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_262/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.067ns (54.032%)  route 0.057ns (45.968%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y126                                                     r  prevent_hanging_nodes_INST_0_i_262/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_262/Q
                         net (fo=2, routed)           0.045     0.097    sizefifo1/fifo_1/ram2/I53
    SLICE_X73Y126                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_362/I2
    SLICE_X73Y126        LUT3 (Prop_LUT3_I2_O)        0.015     0.112 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_362/O
                         net (fo=1, routed)           0.012     0.124    n_65_sizefifo1
    SLICE_X73Y126        FDRE                                         r  prevent_hanging_nodes_INST_0_i_262/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y126                                                     r  prevent_hanging_nodes_INST_0_i_262/C
                         clock pessimism              0.000     0.000    
    SLICE_X73Y126        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_262
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_383/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_383/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.066ns (52.381%)  route 0.060ns (47.619%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y130                                                     r  prevent_hanging_nodes_INST_0_i_383/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  prevent_hanging_nodes_INST_0_i_383/Q
                         net (fo=2, routed)           0.044     0.095    sizefifo1/fifo_1/ram2/I59
    SLICE_X74Y130                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_405/I2
    SLICE_X74Y130        LUT3 (Prop_LUT3_I2_O)        0.015     0.110 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_405/O
                         net (fo=1, routed)           0.016     0.126    n_71_sizefifo1
    SLICE_X74Y130        FDRE                                         r  prevent_hanging_nodes_INST_0_i_383/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y130                                                     r  prevent_hanging_nodes_INST_0_i_383/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y130        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_383
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_261/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_261/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.067ns (52.756%)  route 0.060ns (47.244%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y126                                                     r  prevent_hanging_nodes_INST_0_i_261/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_261/Q
                         net (fo=2, routed)           0.044     0.096    sizefifo1/fifo_1/ram2/I26
    SLICE_X73Y126                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_361/I2
    SLICE_X73Y126        LUT3 (Prop_LUT3_I2_O)        0.015     0.111 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_361/O
                         net (fo=1, routed)           0.016     0.127    n_38_sizefifo1
    SLICE_X73Y126        FDRE                                         r  prevent_hanging_nodes_INST_0_i_261/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y126                                                     r  prevent_hanging_nodes_INST_0_i_261/C
                         clock pessimism              0.000     0.000    
    SLICE_X73Y126        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_261
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_319/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_319/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.067ns (52.756%)  route 0.060ns (47.244%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y127                                                     r  prevent_hanging_nodes_INST_0_i_319/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_319/Q
                         net (fo=2, routed)           0.044     0.096    sizefifo1/fifo_1/ram2/I18
    SLICE_X73Y127                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_385/I2
    SLICE_X73Y127        LUT3 (Prop_LUT3_I2_O)        0.015     0.111 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_385/O
                         net (fo=1, routed)           0.016     0.127    n_30_sizefifo1
    SLICE_X73Y127        FDRE                                         r  prevent_hanging_nodes_INST_0_i_319/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y127                                                     r  prevent_hanging_nodes_INST_0_i_319/C
                         clock pessimism              0.000     0.000    
    SLICE_X73Y127        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_319
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_366/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_366/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.067ns (52.756%)  route 0.060ns (47.244%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y125                                                     r  prevent_hanging_nodes_INST_0_i_366/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_366/Q
                         net (fo=2, routed)           0.044     0.096    sizefifo1/fifo_1/ram2/I12
    SLICE_X73Y125                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_403/I2
    SLICE_X73Y125        LUT3 (Prop_LUT3_I2_O)        0.015     0.111 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_403/O
                         net (fo=1, routed)           0.016     0.127    n_24_sizefifo1
    SLICE_X73Y125        FDRE                                         r  prevent_hanging_nodes_INST_0_i_366/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y125                                                     r  prevent_hanging_nodes_INST_0_i_366/C
                         clock pessimism              0.000     0.000    
    SLICE_X73Y125        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_366
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_293/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_293/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.067ns (52.756%)  route 0.060ns (47.244%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y126                                                     r  prevent_hanging_nodes_INST_0_i_293/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y126        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_293/Q
                         net (fo=2, routed)           0.045     0.097    sizefifo1/fifo_1/ram2/I6
    SLICE_X74Y126                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_373/I2
    SLICE_X74Y126        LUT3 (Prop_LUT3_I2_O)        0.015     0.112 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_373/O
                         net (fo=1, routed)           0.015     0.127    n_18_sizefifo1
    SLICE_X74Y126        FDRE                                         r  prevent_hanging_nodes_INST_0_i_293/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y126                                                     r  prevent_hanging_nodes_INST_0_i_293/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y126        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_293
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_296/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_296/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.067ns (52.756%)  route 0.060ns (47.244%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y121                                                     r  prevent_hanging_nodes_INST_0_i_296/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y121        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_296/Q
                         net (fo=2, routed)           0.045     0.097    sizefifo1/fifo_1/ram2/I45
    SLICE_X74Y121                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_375/I2
    SLICE_X74Y121        LUT3 (Prop_LUT3_I2_O)        0.015     0.112 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_375/O
                         net (fo=1, routed)           0.015     0.127    n_57_sizefifo1
    SLICE_X74Y121        FDRE                                         r  prevent_hanging_nodes_INST_0_i_296/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y121                                                     r  prevent_hanging_nodes_INST_0_i_296/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y121        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_296
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_317/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_317/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.067ns (52.756%)  route 0.060ns (47.244%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y129                                                     r  prevent_hanging_nodes_INST_0_i_317/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_317/Q
                         net (fo=2, routed)           0.045     0.097    sizefifo1/fifo_1/ram2/I24
    SLICE_X74Y129                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_382/I2
    SLICE_X74Y129        LUT3 (Prop_LUT3_I2_O)        0.015     0.112 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_382/O
                         net (fo=1, routed)           0.015     0.127    n_36_sizefifo1
    SLICE_X74Y129        FDRE                                         r  prevent_hanging_nodes_INST_0_i_317/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y129                                                     r  prevent_hanging_nodes_INST_0_i_317/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y129        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_317
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    




