#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c118e6cdbd0 .scope module, "sync_fifo_btb" "sync_fifo_btb" 2 1;
 .timescale 0 0;
P_0x5c118e6cdd60 .param/l "DEPTH" 1 2 3, +C4<00000000000000000000000000001000>;
P_0x5c118e6cdda0 .param/l "D_WIDTH" 1 2 4, +C4<00000000000000000000000000001000>;
P_0x5c118e6cdde0 .param/l "T" 1 2 5, +C4<00000000000000000000000000001010>;
v0x5c118e6f7eb0_0 .var "clk", 0 0;
v0x5c118e6f7f70_0 .net "empty", 0 0, v0x5c118e6bf0a0_0;  1 drivers
v0x5c118e6f8030_0 .net "full", 0 0, v0x5c118e6bf780_0;  1 drivers
v0x5c118e6f8120_0 .net "r_data", 7 0, L_0x5c118e6bebc0;  1 drivers
v0x5c118e6f8210_0 .var "rd", 0 0;
v0x5c118e6f8350_0 .var "reset", 0 0;
v0x5c118e6f8440_0 .var "w_data", 7 0;
v0x5c118e6f8530_0 .var "wr", 0 0;
E_0x5c118e68bf00 .event negedge, v0x5c118e6bed20_0;
S_0x5c118e6d7080 .scope module, "fifo1" "sync_fifo_rtl" 2 12, 3 1 0, S_0x5c118e6cdbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 8 "w_data";
    .port_info 5 /OUTPUT 8 "r_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x5c118e6bce10 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x5c118e6bce50 .param/l "D_WIDTH" 0 3 8, +C4<00000000000000000000000000001000>;
L_0x5c118e6be7a0 .functor AND 1, v0x5c118e6f8530_0, L_0x5c118e6f8620, C4<1>, C4<1>;
v0x5c118e6f74d0_0 .net *"_ivl_1", 0 0, L_0x5c118e6f8620;  1 drivers
v0x5c118e6f75b0_0 .net "clk", 0 0, v0x5c118e6f7eb0_0;  1 drivers
v0x5c118e6f7670_0 .net "empty", 0 0, v0x5c118e6bf0a0_0;  alias, 1 drivers
v0x5c118e6f7710_0 .net "full", 0 0, v0x5c118e6bf780_0;  alias, 1 drivers
v0x5c118e6f77e0_0 .net "r_addr", 2 0, L_0x5c118e6f8a60;  1 drivers
v0x5c118e6f7920_0 .net "r_data", 7 0, L_0x5c118e6bebc0;  alias, 1 drivers
v0x5c118e6f79c0_0 .net "rd", 0 0, v0x5c118e6f8210_0;  1 drivers
v0x5c118e6f7a60_0 .net "reset", 0 0, v0x5c118e6f8350_0;  1 drivers
v0x5c118e6f7b30_0 .net "w_addr", 2 0, L_0x5c118e6f89c0;  1 drivers
v0x5c118e6f7bd0_0 .net "w_data", 7 0, v0x5c118e6f8440_0;  1 drivers
v0x5c118e6f7c70_0 .net "we", 0 0, L_0x5c118e6be7a0;  1 drivers
v0x5c118e6f7d60_0 .net "wr", 0 0, v0x5c118e6f8530_0;  1 drivers
L_0x5c118e6f8620 .reduce/nor v0x5c118e6bf780_0;
S_0x5c118e6ca180 .scope module, "ctrl1" "sync_fifo_ctrl" 3 18, 4 1 0, S_0x5c118e6d7080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /OUTPUT 3 "w_addr";
    .port_info 6 /OUTPUT 3 "r_addr";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
P_0x5c118e6ca360 .param/l "DEPTH" 0 4 8, +C4<00000000000000000000000000001000>;
v0x5c118e6be940_0 .net *"_ivl_3", 5 0, L_0x5c118e6f8b90;  1 drivers
v0x5c118e6bed20_0 .net "clk", 0 0, v0x5c118e6f7eb0_0;  alias, 1 drivers
v0x5c118e6bf0a0_0 .var "empty", 0 0;
v0x5c118e6bf440_0 .var "empty_next", 0 0;
v0x5c118e6bf780_0 .var "full", 0 0;
v0x5c118e6bfa40_0 .var "full_next", 0 0;
v0x5c118e6bfdd0_0 .net "r_addr", 2 0, L_0x5c118e6f8a60;  alias, 1 drivers
v0x5c118e6f60d0_0 .var "r_ptr", 2 0;
v0x5c118e6f61b0_0 .var "r_ptr_next", 2 0;
v0x5c118e6f6290_0 .net "rd", 0 0, v0x5c118e6f8210_0;  alias, 1 drivers
v0x5c118e6f6350_0 .net "reset", 0 0, v0x5c118e6f8350_0;  alias, 1 drivers
v0x5c118e6f6410_0 .net "w_addr", 2 0, L_0x5c118e6f89c0;  alias, 1 drivers
v0x5c118e6f64f0_0 .var "w_ptr", 2 0;
v0x5c118e6f65d0_0 .var "w_ptr_next", 2 0;
v0x5c118e6f66b0_0 .net "we", 0 0, L_0x5c118e6be7a0;  alias, 1 drivers
v0x5c118e6f6770_0 .net "wr", 0 0, v0x5c118e6f8530_0;  alias, 1 drivers
E_0x5c118e68c080/0 .event anyedge, v0x5c118e6f64f0_0, v0x5c118e6f60d0_0, v0x5c118e6bf0a0_0, v0x5c118e6bf780_0;
E_0x5c118e68c080/1 .event anyedge, v0x5c118e6f6770_0, v0x5c118e6f6290_0, v0x5c118e6f65d0_0, v0x5c118e6f61b0_0;
E_0x5c118e68c080 .event/or E_0x5c118e68c080/0, E_0x5c118e68c080/1;
E_0x5c118e6c4670 .event posedge, v0x5c118e6f6350_0, v0x5c118e6bed20_0;
L_0x5c118e6f89c0 .part L_0x5c118e6f8b90, 3, 3;
L_0x5c118e6f8a60 .part L_0x5c118e6f8b90, 0, 3;
L_0x5c118e6f8b90 .concat [ 3 3 0 0], v0x5c118e6f60d0_0, v0x5c118e6f64f0_0;
S_0x5c118e6f6950 .scope module, "mem1" "sync_fifo_mem" 3 17, 5 1 0, S_0x5c118e6d7080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "w_data";
    .port_info 3 /INPUT 3 "w_addr";
    .port_info 4 /INPUT 3 "r_addr";
    .port_info 5 /OUTPUT 8 "r_data";
P_0x5c118e6bcea0 .param/l "DEPTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_0x5c118e6bcee0 .param/l "D_WIDTH" 0 5 8, +C4<00000000000000000000000000001000>;
L_0x5c118e6bebc0 .functor BUFZ 8, L_0x5c118e6f8750, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c118e6f6c60_0 .net *"_ivl_0", 7 0, L_0x5c118e6f8750;  1 drivers
v0x5c118e6f6d60_0 .net *"_ivl_2", 4 0, L_0x5c118e6f8810;  1 drivers
L_0x77b5e5c41018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c118e6f6e40_0 .net *"_ivl_5", 1 0, L_0x77b5e5c41018;  1 drivers
v0x5c118e6f6f00_0 .net "clk", 0 0, v0x5c118e6f7eb0_0;  alias, 1 drivers
v0x5c118e6f6fa0 .array "mem", 7 0, 7 0;
v0x5c118e6f7090_0 .net "r_addr", 2 0, L_0x5c118e6f8a60;  alias, 1 drivers
v0x5c118e6f7150_0 .net "r_data", 7 0, L_0x5c118e6bebc0;  alias, 1 drivers
v0x5c118e6f7210_0 .net "w_addr", 2 0, L_0x5c118e6f89c0;  alias, 1 drivers
v0x5c118e6f72d0_0 .net "w_data", 7 0, v0x5c118e6f8440_0;  alias, 1 drivers
v0x5c118e6f7390_0 .net "we", 0 0, L_0x5c118e6be7a0;  alias, 1 drivers
E_0x5c118e6af290 .event posedge, v0x5c118e6bed20_0;
L_0x5c118e6f8750 .array/port v0x5c118e6f6fa0, L_0x5c118e6f8810;
L_0x5c118e6f8810 .concat [ 3 2 0 0], L_0x5c118e6f8a60, L_0x77b5e5c41018;
    .scope S_0x5c118e6f6950;
T_0 ;
    %wait E_0x5c118e6af290;
    %load/vec4 v0x5c118e6f7390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5c118e6f72d0_0;
    %load/vec4 v0x5c118e6f7210_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c118e6f6fa0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c118e6ca180;
T_1 ;
    %wait E_0x5c118e6c4670;
    %load/vec4 v0x5c118e6f6350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c118e6f64f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c118e6f60d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c118e6bf0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c118e6bf780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c118e6f65d0_0;
    %assign/vec4 v0x5c118e6f64f0_0, 0;
    %load/vec4 v0x5c118e6f61b0_0;
    %assign/vec4 v0x5c118e6f60d0_0, 0;
    %load/vec4 v0x5c118e6bf440_0;
    %assign/vec4 v0x5c118e6bf0a0_0, 0;
    %load/vec4 v0x5c118e6bfa40_0;
    %assign/vec4 v0x5c118e6bf780_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c118e6ca180;
T_2 ;
    %wait E_0x5c118e68c080;
    %load/vec4 v0x5c118e6f64f0_0;
    %store/vec4 v0x5c118e6f65d0_0, 0, 3;
    %load/vec4 v0x5c118e6f60d0_0;
    %store/vec4 v0x5c118e6f61b0_0, 0, 3;
    %load/vec4 v0x5c118e6bf0a0_0;
    %store/vec4 v0x5c118e6bf440_0, 0, 1;
    %load/vec4 v0x5c118e6bf780_0;
    %store/vec4 v0x5c118e6bfa40_0, 0, 1;
    %load/vec4 v0x5c118e6f6770_0;
    %load/vec4 v0x5c118e6f6290_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x5c118e6bf780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5c118e6f64f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5c118e6f65d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6bf440_0, 0, 1;
T_2.4 ;
    %load/vec4 v0x5c118e6f65d0_0;
    %load/vec4 v0x5c118e6f60d0_0;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c118e6bfa40_0, 0, 1;
T_2.6 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x5c118e6bf0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x5c118e6f60d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5c118e6f61b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6bfa40_0, 0, 1;
T_2.8 ;
    %load/vec4 v0x5c118e6f61b0_0;
    %load/vec4 v0x5c118e6f64f0_0;
    %cmp/e;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c118e6bf440_0, 0, 1;
T_2.10 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5c118e6bf0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0x5c118e6f64f0_0;
    %store/vec4 v0x5c118e6f65d0_0, 0, 3;
    %load/vec4 v0x5c118e6f60d0_0;
    %store/vec4 v0x5c118e6f61b0_0, 0, 3;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x5c118e6f64f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5c118e6f65d0_0, 0, 3;
    %load/vec4 v0x5c118e6f60d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5c118e6f61b0_0, 0, 3;
T_2.13 ;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c118e6cdbd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6f7eb0_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x5c118e6f7eb0_0;
    %inv;
    %store/vec4 v0x5c118e6f7eb0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x5c118e6cdbd0;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "sync_fifo_btb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5c118e6cdbd0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c118e6f8350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6f8210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6f8530_0, 0, 1;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6f8350_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5c118e6cdbd0;
T_6 ;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5c118e6f8440_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c118e6f8530_0, 0, 1;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6f8530_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5c118e6f8440_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c118e6f8530_0, 0, 1;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6f8530_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5c118e6f8440_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c118e6f8530_0, 0, 1;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6f8530_0, 0, 1;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c118e6f8210_0, 0, 1;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6f8210_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5c118e6f8440_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c118e6f8530_0, 0, 1;
    %wait E_0x5c118e68bf00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c118e6f8530_0, 0, 1;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %delay 10, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "sync_fifo_btb.v";
    "sync_fifo_rtl.v";
    "sync_fifo_ctrl.v";
    "sync_fifo_mem.v";
