
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 14.32

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: Z[9][1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: Z[10][1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ Z[9][1]$_DFF_P_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.05    0.16    0.16 v Z[9][1]$_DFF_P_/Q_N (sg13g2_dfrbp_1)
                                         _00841_ (net)
                  0.05    0.00    0.16 v Z[10][1]$_DFF_P_/D (sg13g2_dfrbp_1)
                                  0.16   data arrival time

                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ Z[10][1]$_DFF_P_/CLK (sg13g2_dfrbp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: Yin[0] (input port clocked by clock)
Endpoint: X[0][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.00    0.00    0.00    4.00 v Yin[0] (in)
                                         Yin[0] (net)
                  0.00    0.00    4.00 v _11864_/A (sg13g2_buf_2)
     6    0.02    0.04    0.07    4.07 v _11864_/X (sg13g2_buf_2)
                                         _03997_ (net)
                  0.04    0.00    4.07 v _12019_/A (sg13g2_nor3_1)
     3    0.01    0.16    0.16    4.23 ^ _12019_/Y (sg13g2_nor3_1)
                                         _04132_ (net)
                  0.16    0.00    4.23 ^ _12025_/B (sg13g2_nand2b_1)
     1    0.00    0.04    0.08    4.31 v _12025_/Y (sg13g2_nand2b_1)
                                         _04137_ (net)
                  0.04    0.00    4.31 v _12026_/A (sg13g2_buf_2)
     4    0.01    0.03    0.09    4.40 v _12026_/X (sg13g2_buf_2)
                                         _04138_ (net)
                  0.03    0.00    4.40 v _12037_/C (sg13g2_or3_1)
     1    0.00    0.03    0.12    4.52 v _12037_/X (sg13g2_or3_1)
                                         _04147_ (net)
                  0.03    0.00    4.52 v _12038_/A (sg13g2_buf_2)
     4    0.01    0.04    0.09    4.61 v _12038_/X (sg13g2_buf_2)
                                         _04148_ (net)
                  0.04    0.00    4.61 v _12048_/C (sg13g2_nor3_2)
     3    0.01    0.10    0.09    4.70 ^ _12048_/Y (sg13g2_nor3_2)
                                         _04156_ (net)
                  0.10    0.00    4.70 ^ _12053_/B (sg13g2_nand2b_1)
     1    0.00    0.04    0.07    4.77 v _12053_/Y (sg13g2_nand2b_1)
                                         _04160_ (net)
                  0.04    0.00    4.77 v _12054_/A (sg13g2_buf_2)
     4    0.01    0.03    0.08    4.85 v _12054_/X (sg13g2_buf_2)
                                         _04161_ (net)
                  0.03    0.00    4.85 v _12065_/C (sg13g2_nor3_1)
     3    0.01    0.15    0.13    4.98 ^ _12065_/Y (sg13g2_nor3_1)
                                         _04170_ (net)
                  0.15    0.00    4.98 ^ _12071_/B (sg13g2_nand2b_1)
     1    0.00    0.04    0.08    5.06 v _12071_/Y (sg13g2_nand2b_1)
                                         _04175_ (net)
                  0.04    0.00    5.06 v _12072_/A (sg13g2_buf_2)
     4    0.01    0.04    0.09    5.15 v _12072_/X (sg13g2_buf_2)
                                         _04176_ (net)
                  0.04    0.00    5.15 v _12083_/C (sg13g2_nor3_2)
     3    0.01    0.10    0.09    5.24 ^ _12083_/Y (sg13g2_nor3_2)
                                         _04185_ (net)
                  0.10    0.00    5.24 ^ _12089_/B (sg13g2_nand2b_1)
     2    0.01    0.06    0.09    5.33 v _12089_/Y (sg13g2_nand2b_1)
                                         _04190_ (net)
                  0.06    0.00    5.33 v _12091_/A2 (sg13g2_o21ai_1)
     1    0.00    0.07    0.09    5.42 ^ _12091_/Y (sg13g2_o21ai_1)
                                         _04192_ (net)
                  0.07    0.00    5.42 ^ _12092_/B (sg13g2_nor2_1)
     1    0.00    0.03    0.04    5.46 v _12092_/Y (sg13g2_nor2_1)
                                         _04193_ (net)
                  0.03    0.00    5.46 v _12093_/B1 (sg13g2_a21oi_1)
     1    0.00    0.05    0.06    5.52 ^ _12093_/Y (sg13g2_a21oi_1)
                                         _04194_ (net)
                  0.05    0.00    5.52 ^ _12094_/B1 (sg13g2_a21oi_1)
     1    0.00    0.05    0.03    5.55 v _12094_/Y (sg13g2_a21oi_1)
                                         _00006_ (net)
                  0.05    0.00    5.55 v X[0][15]$_DFF_P_/D (sg13g2_dfrbp_1)
                                  5.55   data arrival time

                  0.00   20.00   20.00   clock clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ X[0][15]$_DFF_P_/CLK (sg13g2_dfrbp_1)
                         -0.13   19.87   library setup time
                                 19.87   data required time
-----------------------------------------------------------------------------
                                 19.87   data required time
                                 -5.55   data arrival time
-----------------------------------------------------------------------------
                                 14.32   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: Yin[0] (input port clocked by clock)
Endpoint: X[0][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.00    0.00    0.00    4.00 v Yin[0] (in)
                                         Yin[0] (net)
                  0.00    0.00    4.00 v _11864_/A (sg13g2_buf_2)
     6    0.02    0.04    0.07    4.07 v _11864_/X (sg13g2_buf_2)
                                         _03997_ (net)
                  0.04    0.00    4.07 v _12019_/A (sg13g2_nor3_1)
     3    0.01    0.16    0.16    4.23 ^ _12019_/Y (sg13g2_nor3_1)
                                         _04132_ (net)
                  0.16    0.00    4.23 ^ _12025_/B (sg13g2_nand2b_1)
     1    0.00    0.04    0.08    4.31 v _12025_/Y (sg13g2_nand2b_1)
                                         _04137_ (net)
                  0.04    0.00    4.31 v _12026_/A (sg13g2_buf_2)
     4    0.01    0.03    0.09    4.40 v _12026_/X (sg13g2_buf_2)
                                         _04138_ (net)
                  0.03    0.00    4.40 v _12037_/C (sg13g2_or3_1)
     1    0.00    0.03    0.12    4.52 v _12037_/X (sg13g2_or3_1)
                                         _04147_ (net)
                  0.03    0.00    4.52 v _12038_/A (sg13g2_buf_2)
     4    0.01    0.04    0.09    4.61 v _12038_/X (sg13g2_buf_2)
                                         _04148_ (net)
                  0.04    0.00    4.61 v _12048_/C (sg13g2_nor3_2)
     3    0.01    0.10    0.09    4.70 ^ _12048_/Y (sg13g2_nor3_2)
                                         _04156_ (net)
                  0.10    0.00    4.70 ^ _12053_/B (sg13g2_nand2b_1)
     1    0.00    0.04    0.07    4.77 v _12053_/Y (sg13g2_nand2b_1)
                                         _04160_ (net)
                  0.04    0.00    4.77 v _12054_/A (sg13g2_buf_2)
     4    0.01    0.03    0.08    4.85 v _12054_/X (sg13g2_buf_2)
                                         _04161_ (net)
                  0.03    0.00    4.85 v _12065_/C (sg13g2_nor3_1)
     3    0.01    0.15    0.13    4.98 ^ _12065_/Y (sg13g2_nor3_1)
                                         _04170_ (net)
                  0.15    0.00    4.98 ^ _12071_/B (sg13g2_nand2b_1)
     1    0.00    0.04    0.08    5.06 v _12071_/Y (sg13g2_nand2b_1)
                                         _04175_ (net)
                  0.04    0.00    5.06 v _12072_/A (sg13g2_buf_2)
     4    0.01    0.04    0.09    5.15 v _12072_/X (sg13g2_buf_2)
                                         _04176_ (net)
                  0.04    0.00    5.15 v _12083_/C (sg13g2_nor3_2)
     3    0.01    0.10    0.09    5.24 ^ _12083_/Y (sg13g2_nor3_2)
                                         _04185_ (net)
                  0.10    0.00    5.24 ^ _12089_/B (sg13g2_nand2b_1)
     2    0.01    0.06    0.09    5.33 v _12089_/Y (sg13g2_nand2b_1)
                                         _04190_ (net)
                  0.06    0.00    5.33 v _12091_/A2 (sg13g2_o21ai_1)
     1    0.00    0.07    0.09    5.42 ^ _12091_/Y (sg13g2_o21ai_1)
                                         _04192_ (net)
                  0.07    0.00    5.42 ^ _12092_/B (sg13g2_nor2_1)
     1    0.00    0.03    0.04    5.46 v _12092_/Y (sg13g2_nor2_1)
                                         _04193_ (net)
                  0.03    0.00    5.46 v _12093_/B1 (sg13g2_a21oi_1)
     1    0.00    0.05    0.06    5.52 ^ _12093_/Y (sg13g2_a21oi_1)
                                         _04194_ (net)
                  0.05    0.00    5.52 ^ _12094_/B1 (sg13g2_a21oi_1)
     1    0.00    0.05    0.03    5.55 v _12094_/Y (sg13g2_a21oi_1)
                                         _00006_ (net)
                  0.05    0.00    5.55 v X[0][15]$_DFF_P_/D (sg13g2_dfrbp_1)
                                  5.55   data arrival time

                  0.00   20.00   20.00   clock clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ X[0][15]$_DFF_P_/CLK (sg13g2_dfrbp_1)
                         -0.13   19.87   library setup time
                                 19.87   data required time
-----------------------------------------------------------------------------
                                 19.87   data required time
                                 -5.55   data arrival time
-----------------------------------------------------------------------------
                                 14.32   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.08e-03   3.09e-04   5.15e-07   5.39e-03  40.6%
Combinational          4.47e-03   3.40e-03   1.46e-06   7.87e-03  59.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.55e-03   3.71e-03   1.98e-06   1.33e-02 100.0%
                          72.0%      28.0%       0.0%
