INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Digital-Design-with-HDL/clk_div/clk_div.srcs/sources_1/new/cld_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cld_div
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Digital-Design-with-HDL/clk_div/clk_div.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
