
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.042871                       # Number of seconds simulated
sim_ticks                                 42870986000                       # Number of ticks simulated
final_tick                                42870986000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 112505                       # Simulator instruction rate (inst/s)
host_op_rate                                   205932                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48232080                       # Simulator tick rate (ticks/s)
host_mem_usage                                2217512                       # Number of bytes of host memory used
host_seconds                                   888.85                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             57472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1541504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1598976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        57472                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           57472                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1025024                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1025024                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                898                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              24086                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24984                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16016                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16016                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1340580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             35956812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37297393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1340580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1340580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23909504                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23909504                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23909504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1340580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            35956812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61206896                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          20867                       # number of replacements
system.l2.tagsinuse                       2907.089913                       # Cycle average of tags in use
system.l2.total_refs                           173532                       # Total number of references to valid blocks.
system.l2.sampled_refs                          24841                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.985709                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    24669126500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2221.403020                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             357.155834                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             328.531059                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.542335                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.087196                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.080208                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.709739                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    3                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                60064                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   60067                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           131063                       # number of Writeback hits
system.l2.Writeback_hits::total                131063                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              52178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52178                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                112242                       # number of demand (read+write) hits
system.l2.demand_hits::total                   112245                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data               112242                       # number of overall hits
system.l2.overall_hits::total                  112245                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                898                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6345                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7243                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            17741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17741                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 898                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               24086                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24984                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                898                       # number of overall misses
system.l2.overall_misses::cpu.data              24086                       # number of overall misses
system.l2.overall_misses::total                 24984                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     48067500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    335849000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       383916500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    943866000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     943866000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      48067500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1279715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1327782500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     48067500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1279715000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1327782500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              901                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            66409                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               67310                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       131063                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            131063                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          69919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69919                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               901                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            136328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               137229                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              901                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           136328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              137229                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.996670                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.095544                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.107607                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.253736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.253736                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996670                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.176677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182061                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996670                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.176677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182061                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53527.282851                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52931.284476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53005.177413                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53202.525224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53202.525224                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53527.282851                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53131.071992                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53145.313000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53527.282851                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53131.071992                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53145.313000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16016                       # number of writebacks
system.l2.writebacks::total                     16016                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           898                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6345                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7243                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17741                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          24086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24984                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         24086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24984                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     37115000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    258139500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    295254500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    728978000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    728978000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     37115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    987117500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1024232500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     37115000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    987117500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1024232500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.996670                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.095544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.107607                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.253736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.253736                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.176677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182061                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.176677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182061                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41330.734967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40683.924350                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40764.117079                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41090.017474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41090.017474                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41330.734967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40983.039940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40995.537144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41330.734967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40983.039940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40995.537144                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                22646504                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22646504                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1199632                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13941715                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13049693                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.601777                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                         85741973                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19614591                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      133224878                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22646504                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13049693                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      39911899                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 7162860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               20180292                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            85                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  18869138                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                365647                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           85668563                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.864312                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.498190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 46789104     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1753010      2.05%     56.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2308374      2.69%     59.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2723940      3.18%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2406692      2.81%     65.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2588532      3.02%     68.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2981444      3.48%     71.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2557894      2.99%     74.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 21559573     25.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             85668563                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.264124                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.553788                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 24392832                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              17210109                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  34968197                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3135744                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5961681                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              240519821                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                5961681                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26841477                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2011501                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6372                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35431294                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15416238                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              234834803                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1443175                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11793238                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1545278                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           258939484                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             558561005                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        401130228                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         157430777                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638966                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 57300459                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                123                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  25115340                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26956836                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13914777                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2647965                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           179078                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  226659228                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 190                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 210671528                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3084298                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        42971448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     51554981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            104                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      85668563                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.459146                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.664203                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11991800     14.00%     14.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18650923     21.77%     35.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11463075     13.38%     49.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17321564     20.22%     69.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16481413     19.24%     88.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7742637      9.04%     97.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1634090      1.91%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              378102      0.44%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4959      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        85668563                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                24443057     39.22%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              37661907     60.44%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 156651      0.25%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 55082      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            480225      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             125612316     59.62%     59.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            46234589     21.95%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25626427     12.16%     93.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12717971      6.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              210671528                       # Type of FU issued
system.cpu.iq.rate                           2.457041                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    62316697                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.295800                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          417258703                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         195295812                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    150240207                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           155153908                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           74336426                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57673426                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              176522262                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                95985738                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2800771                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5526716                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        14085                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1379                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2789184                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7436                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           363                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5961681                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  104116                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7852                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           226659418                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            835088                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26956836                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13914777                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                116                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     72                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1379                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         744180                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       539697                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1283877                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             208762688                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25150912                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1908837                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37659563                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18790499                       # Number of branches executed
system.cpu.iew.exec_stores                   12508651                       # Number of stores executed
system.cpu.iew.exec_rate                     2.434778                       # Inst execution rate
system.cpu.iew.wb_sent                      208178441                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     207913633                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 152664576                       # num instructions producing a value
system.cpu.iew.wb_consumers                 252317512                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.424876                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.605049                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        43617069                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1199645                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     79706882                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.296443                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.558817                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20931654     26.26%     26.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23808402     29.87%     56.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9603023     12.05%     68.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6737417      8.45%     76.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3640797      4.57%     81.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2965534      3.72%     84.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1866904      2.34%     87.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2001867      2.51%     89.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8151284     10.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     79706882                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               8151284                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    298214989                       # The number of ROB reads
system.cpu.rob.rob_writes                   459286236                       # The number of ROB writes
system.cpu.timesIdled                            2221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           73410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.857420                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.857420                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.166290                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.166290                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                309997257                       # number of integer regfile reads
system.cpu.int_regfile_writes               175097474                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  98122832                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 53425535                       # number of floating regfile writes
system.cpu.misc_regfile_reads                80801063                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.tagsinuse                634.440929                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18867989                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    901                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               20941.164262                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     634.440929                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.619571                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.619571                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18867989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18867989                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18867989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18867989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18867989                       # number of overall hits
system.cpu.icache.overall_hits::total        18867989                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1149                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1149                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1149                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1149                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1149                       # number of overall misses
system.cpu.icache.overall_misses::total          1149                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     60936000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60936000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     60936000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60936000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     60936000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60936000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18869138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18869138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18869138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18869138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18869138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18869138                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53033.942559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53033.942559                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53033.942559                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53033.942559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53033.942559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53033.942559                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          248                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          901                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          901                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          901                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          901                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          901                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     49000500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49000500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     49000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     49000500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49000500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54384.572697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54384.572697                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54384.572697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54384.572697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54384.572697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54384.572697                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 135304                       # number of replacements
system.cpu.dcache.tagsinuse                977.690925                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33317204                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 136328                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 244.390030                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             5655352000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     977.690925                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.954776                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.954776                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22261541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22261541                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11055663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11055663                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33317204                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33317204                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33317204                       # number of overall hits
system.cpu.dcache.overall_hits::total        33317204                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        97736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         97736                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        69927                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69927                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       167663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       167663                       # number of overall misses
system.cpu.dcache.overall_misses::total        167663                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1526409000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1526409000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1676355499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1676355499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3202764499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3202764499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3202764499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3202764499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22359277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22359277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33484867                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33484867                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33484867                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33484867                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004371                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006285                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005007                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15617.674143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15617.674143                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23972.936048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23972.936048                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19102.392889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19102.392889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19102.392889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19102.392889                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3758                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.421569                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       131063                       # number of writebacks
system.cpu.dcache.writebacks::total            131063                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        31327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31327                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        31335                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31335                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        31335                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31335                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        66409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        66409                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69919                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69919                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       136328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       136328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       136328                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       136328                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1003428500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1003428500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1536386499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1536386499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2539814999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2539814999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2539814999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2539814999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004071                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004071                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004071                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004071                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15109.826981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15109.826981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21973.805389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21973.805389                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18630.178679                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18630.178679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18630.178679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18630.178679                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
