#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* LED */
#define LED__0__DR CYREG_GPIO_PRT2_DR
#define LED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED__0__HSIOM_MASK 0x0F000000u
#define LED__0__HSIOM_SHIFT 24u
#define LED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED__0__INTR CYREG_GPIO_PRT2_INTR
#define LED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED__0__MASK 0x40u
#define LED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED__0__PC CYREG_GPIO_PRT2_PC
#define LED__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED__0__PORT 2u
#define LED__0__PS CYREG_GPIO_PRT2_PS
#define LED__0__SHIFT 6u
#define LED__DR CYREG_GPIO_PRT2_DR
#define LED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED__INTR CYREG_GPIO_PRT2_INTR
#define LED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED__MASK 0x40u
#define LED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED__PC CYREG_GPIO_PRT2_PC
#define LED__PC2 CYREG_GPIO_PRT2_PC2
#define LED__PORT 2u
#define LED__PS CYREG_GPIO_PRT2_PS
#define LED__SHIFT 6u

/* Pin_1 */
#define Pin_1__0__DR CYREG_GPIO_PRT3_DR
#define Pin_1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_1__0__HSIOM_MASK 0x0000000Fu
#define Pin_1__0__HSIOM_SHIFT 0u
#define Pin_1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_1__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_1__0__MASK 0x01u
#define Pin_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_1__0__OUT_SEL_SHIFT 0u
#define Pin_1__0__OUT_SEL_VAL 2u
#define Pin_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_1__0__PC CYREG_GPIO_PRT3_PC
#define Pin_1__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_1__0__PORT 3u
#define Pin_1__0__PS CYREG_GPIO_PRT3_PS
#define Pin_1__0__SHIFT 0u
#define Pin_1__DR CYREG_GPIO_PRT3_DR
#define Pin_1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_1__INTR CYREG_GPIO_PRT3_INTR
#define Pin_1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_1__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_1__MASK 0x01u
#define Pin_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_1__PC CYREG_GPIO_PRT3_PC
#define Pin_1__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_1__PORT 3u
#define Pin_1__PS CYREG_GPIO_PRT3_PS
#define Pin_1__SHIFT 0u

/* Pin_2 */
#define Pin_2__0__DR CYREG_GPIO_PRT0_DR
#define Pin_2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_2__0__HSIOM_MASK 0x000000F0u
#define Pin_2__0__HSIOM_SHIFT 4u
#define Pin_2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_2__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_2__0__MASK 0x02u
#define Pin_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_2__0__PC CYREG_GPIO_PRT0_PC
#define Pin_2__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_2__0__PORT 0u
#define Pin_2__0__PS CYREG_GPIO_PRT0_PS
#define Pin_2__0__SHIFT 1u
#define Pin_2__DR CYREG_GPIO_PRT0_DR
#define Pin_2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_2__INTR CYREG_GPIO_PRT0_INTR
#define Pin_2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_2__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_2__MASK 0x02u
#define Pin_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_2__PC CYREG_GPIO_PRT0_PC
#define Pin_2__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_2__PORT 0u
#define Pin_2__PS CYREG_GPIO_PRT0_PS
#define Pin_2__SHIFT 1u

/* Pin_3 */
#define Pin_3__0__DR CYREG_GPIO_PRT1_DR
#define Pin_3__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_3__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_3__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_3__0__HSIOM_MASK 0x0000000Fu
#define Pin_3__0__HSIOM_SHIFT 0u
#define Pin_3__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_3__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_3__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_3__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_3__0__MASK 0x01u
#define Pin_3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_3__0__PC CYREG_GPIO_PRT1_PC
#define Pin_3__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_3__0__PORT 1u
#define Pin_3__0__PS CYREG_GPIO_PRT1_PS
#define Pin_3__0__SHIFT 0u
#define Pin_3__DR CYREG_GPIO_PRT1_DR
#define Pin_3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_3__INTR CYREG_GPIO_PRT1_INTR
#define Pin_3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_3__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_3__MASK 0x01u
#define Pin_3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_3__PC CYREG_GPIO_PRT1_PC
#define Pin_3__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_3__PORT 1u
#define Pin_3__PS CYREG_GPIO_PRT1_PS
#define Pin_3__SHIFT 0u

/* Pin_4 */
#define Pin_4__0__DR CYREG_GPIO_PRT0_DR
#define Pin_4__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_4__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_4__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_4__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_4__0__HSIOM_MASK 0x000F0000u
#define Pin_4__0__HSIOM_SHIFT 16u
#define Pin_4__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_4__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_4__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_4__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_4__0__MASK 0x10u
#define Pin_4__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_4__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_4__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_4__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_4__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_4__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_4__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_4__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_4__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_4__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_4__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_4__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_4__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_4__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_4__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_4__0__PC CYREG_GPIO_PRT0_PC
#define Pin_4__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_4__0__PORT 0u
#define Pin_4__0__PS CYREG_GPIO_PRT0_PS
#define Pin_4__0__SHIFT 4u
#define Pin_4__DR CYREG_GPIO_PRT0_DR
#define Pin_4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_4__INTR CYREG_GPIO_PRT0_INTR
#define Pin_4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_4__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_4__MASK 0x10u
#define Pin_4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_4__PC CYREG_GPIO_PRT0_PC
#define Pin_4__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_4__PORT 0u
#define Pin_4__PS CYREG_GPIO_PRT0_PS
#define Pin_4__SHIFT 4u

/* Pin_5 */
#define Pin_5__0__DR CYREG_GPIO_PRT0_DR
#define Pin_5__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_5__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_5__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_5__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_5__0__HSIOM_MASK 0x0000000Fu
#define Pin_5__0__HSIOM_SHIFT 0u
#define Pin_5__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_5__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_5__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_5__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_5__0__MASK 0x01u
#define Pin_5__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_5__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_5__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_5__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_5__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_5__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_5__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_5__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_5__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_5__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_5__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_5__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_5__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_5__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_5__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_5__0__PC CYREG_GPIO_PRT0_PC
#define Pin_5__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_5__0__PORT 0u
#define Pin_5__0__PS CYREG_GPIO_PRT0_PS
#define Pin_5__0__SHIFT 0u
#define Pin_5__DR CYREG_GPIO_PRT0_DR
#define Pin_5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_5__INTR CYREG_GPIO_PRT0_INTR
#define Pin_5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_5__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_5__MASK 0x01u
#define Pin_5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_5__PC CYREG_GPIO_PRT0_PC
#define Pin_5__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_5__PORT 0u
#define Pin_5__PS CYREG_GPIO_PRT0_PS
#define Pin_5__SHIFT 0u

/* Pin_6 */
#define Pin_6__0__DR CYREG_GPIO_PRT0_DR
#define Pin_6__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_6__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_6__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_6__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_6__0__HSIOM_MASK 0x00000F00u
#define Pin_6__0__HSIOM_SHIFT 8u
#define Pin_6__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_6__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_6__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_6__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_6__0__MASK 0x04u
#define Pin_6__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_6__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_6__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_6__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_6__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_6__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_6__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_6__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_6__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_6__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_6__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_6__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_6__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_6__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_6__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_6__0__PC CYREG_GPIO_PRT0_PC
#define Pin_6__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_6__0__PORT 0u
#define Pin_6__0__PS CYREG_GPIO_PRT0_PS
#define Pin_6__0__SHIFT 2u
#define Pin_6__DR CYREG_GPIO_PRT0_DR
#define Pin_6__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_6__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_6__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_6__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_6__INTR CYREG_GPIO_PRT0_INTR
#define Pin_6__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_6__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_6__MASK 0x04u
#define Pin_6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_6__PC CYREG_GPIO_PRT0_PC
#define Pin_6__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_6__PORT 0u
#define Pin_6__PS CYREG_GPIO_PRT0_PS
#define Pin_6__SHIFT 2u

/* Pin_7 */
#define Pin_7__0__DR CYREG_GPIO_PRT0_DR
#define Pin_7__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_7__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_7__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_7__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_7__0__HSIOM_MASK 0x00F00000u
#define Pin_7__0__HSIOM_SHIFT 20u
#define Pin_7__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_7__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_7__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_7__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_7__0__MASK 0x20u
#define Pin_7__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7__0__PC CYREG_GPIO_PRT0_PC
#define Pin_7__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_7__0__PORT 0u
#define Pin_7__0__PS CYREG_GPIO_PRT0_PS
#define Pin_7__0__SHIFT 5u
#define Pin_7__DR CYREG_GPIO_PRT0_DR
#define Pin_7__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_7__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_7__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_7__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_7__INTR CYREG_GPIO_PRT0_INTR
#define Pin_7__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_7__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_7__MASK 0x20u
#define Pin_7__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7__PC CYREG_GPIO_PRT0_PC
#define Pin_7__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_7__PORT 0u
#define Pin_7__PS CYREG_GPIO_PRT0_PS
#define Pin_7__SHIFT 5u

/* Pin_8 */
#define Pin_8__0__DR CYREG_GPIO_PRT0_DR
#define Pin_8__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_8__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_8__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_8__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_8__0__HSIOM_MASK 0x0000F000u
#define Pin_8__0__HSIOM_SHIFT 12u
#define Pin_8__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_8__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_8__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_8__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_8__0__MASK 0x08u
#define Pin_8__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_8__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_8__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_8__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_8__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_8__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_8__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_8__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_8__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_8__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_8__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_8__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_8__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_8__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_8__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_8__0__PC CYREG_GPIO_PRT0_PC
#define Pin_8__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_8__0__PORT 0u
#define Pin_8__0__PS CYREG_GPIO_PRT0_PS
#define Pin_8__0__SHIFT 3u
#define Pin_8__DR CYREG_GPIO_PRT0_DR
#define Pin_8__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_8__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_8__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_8__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_8__INTR CYREG_GPIO_PRT0_INTR
#define Pin_8__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_8__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_8__MASK 0x08u
#define Pin_8__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_8__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_8__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_8__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_8__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_8__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_8__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_8__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_8__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_8__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_8__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_8__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_8__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_8__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_8__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_8__PC CYREG_GPIO_PRT0_PC
#define Pin_8__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_8__PORT 0u
#define Pin_8__PS CYREG_GPIO_PRT0_PS
#define Pin_8__SHIFT 3u

/* OneWire_clock_delay */
#define OneWire_clock_delay__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define OneWire_clock_delay__DIV_ID 0x00000040u
#define OneWire_clock_delay__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define OneWire_clock_delay__PA_DIV_ID 0x000000FFu

/* OneWire_ControlReg_DRV */
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__0__MASK 0x01u
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__0__POS 0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__MASK 0x01u
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define OneWire_ControlReg_DRV_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK0

/* OneWire_ControlReg_SEL */
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__0__MASK 0x01u
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__0__POS 0
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL3
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL3
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__MASK 0x01u
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define OneWire_ControlReg_SEL_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK3

/* OneWire_isr_DataReady */
#define OneWire_isr_DataReady__INTC_CLR_EN_REG CYREG_CM0_ICER
#define OneWire_isr_DataReady__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define OneWire_isr_DataReady__INTC_MASK 0x02u
#define OneWire_isr_DataReady__INTC_NUMBER 1u
#define OneWire_isr_DataReady__INTC_PRIOR_MASK 0xC000u
#define OneWire_isr_DataReady__INTC_PRIOR_NUM 3u
#define OneWire_isr_DataReady__INTC_PRIOR_REG CYREG_CM0_IPR0
#define OneWire_isr_DataReady__INTC_SET_EN_REG CYREG_CM0_ISER
#define OneWire_isr_DataReady__INTC_SET_PD_REG CYREG_CM0_ISPR

/* OneWire_StatusReg_BUS */
#define OneWire_StatusReg_BUS_sts_sts_reg__0__MASK 0x01u
#define OneWire_StatusReg_BUS_sts_sts_reg__0__POS 0
#define OneWire_StatusReg_BUS_sts_sts_reg__1__MASK 0x02u
#define OneWire_StatusReg_BUS_sts_sts_reg__1__POS 1
#define OneWire_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define OneWire_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define OneWire_StatusReg_BUS_sts_sts_reg__2__MASK 0x04u
#define OneWire_StatusReg_BUS_sts_sts_reg__2__POS 2
#define OneWire_StatusReg_BUS_sts_sts_reg__3__MASK 0x08u
#define OneWire_StatusReg_BUS_sts_sts_reg__3__POS 3
#define OneWire_StatusReg_BUS_sts_sts_reg__4__MASK 0x10u
#define OneWire_StatusReg_BUS_sts_sts_reg__4__POS 4
#define OneWire_StatusReg_BUS_sts_sts_reg__5__MASK 0x20u
#define OneWire_StatusReg_BUS_sts_sts_reg__5__POS 5
#define OneWire_StatusReg_BUS_sts_sts_reg__6__MASK 0x40u
#define OneWire_StatusReg_BUS_sts_sts_reg__6__POS 6
#define OneWire_StatusReg_BUS_sts_sts_reg__7__MASK 0x80u
#define OneWire_StatusReg_BUS_sts_sts_reg__7__POS 7
#define OneWire_StatusReg_BUS_sts_sts_reg__MASK 0xFFu
#define OneWire_StatusReg_BUS_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK2
#define OneWire_StatusReg_BUS_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define OneWire_StatusReg_BUS_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define OneWire_StatusReg_BUS_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define OneWire_StatusReg_BUS_sts_sts_reg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST2
#define OneWire_StatusReg_BUS_sts_sts_reg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST2
#define OneWire_StatusReg_BUS_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST2

/* OneWire_TimerDelay_TimerUDB */
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__0__POS 0
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__2__POS 2
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__3__POS 3
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST3
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x90u
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK2
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_UDB_W8_A02
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_UDB_W8_A12
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_UDB_W8_D02
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_UDB_W8_D12
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_UDB_W8_F02
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_UDB_W8_F12
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A3
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_UDB_W8_A03
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_UDB_W8_A13
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D3
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_UDB_W8_D03
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_UDB_W8_D13
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F3
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_UDB_W8_F03
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_UDB_W8_F13
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3

/* OneWire_Trigger */
#define OneWire_Trigger_Sync_ctrl_reg__0__MASK 0x01u
#define OneWire_Trigger_Sync_ctrl_reg__0__POS 0
#define OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define OneWire_Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define OneWire_Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define OneWire_Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define OneWire_Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define OneWire_Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define OneWire_Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define OneWire_Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define OneWire_Trigger_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL1
#define OneWire_Trigger_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define OneWire_Trigger_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL1
#define OneWire_Trigger_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define OneWire_Trigger_Sync_ctrl_reg__MASK 0x01u
#define OneWire_Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define OneWire_Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define OneWire_Trigger_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK1

/* Miscellaneous */
#define CY_PROJECT_NAME "TempSensor"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1A1711AAu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 21u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 2
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
