`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan  6 2021 14:47:51 KST (Jan  6 2021 05:47:51 UTC)

module fix2float_Subu5i31_4_3(in1, out1);
  input [4:0] in1;
  output [5:0] out1;
  wire [4:0] in1;
  wire [5:0] out1;
  assign out1[5] = 1'b0;
  INVX1 g14(.A (in1[4]), .Y (out1[4]));
  INVX1 g13(.A (in1[3]), .Y (out1[3]));
  INVX1 g11(.A (in1[1]), .Y (out1[1]));
  INVX1 g10(.A (in1[0]), .Y (out1[0]));
  INVX1 g12(.A (in1[2]), .Y (out1[2]));
endmodule


